
Path---( 0 )
2.548FDRE \TX_STATS_VALID_reg 0.223OBUF \TX_STATS_VALID_OBUF_inst 2.325

Path---( 1 )
2.686FDRE \TXD_reg[8] 0.204OBUF \TXD_OBUF[8]_inst 2.482

Path---( 2 )
2.608FDRE \TXD_reg[3] 0.223OBUF \TXD_OBUF[3]_inst 2.385

Path---( 3 )
2.614FDRE \TXD_reg[9] 0.223OBUF \TXD_OBUF[9]_inst 2.391

Path---( 4 )
2.665FDRE \TXD_reg[4] 0.204OBUF \TXD_OBUF[4]_inst 2.461

Path---( 5 )
2.660FDRE \TXSTATREGPLUS_reg[18] 0.223OBUF \TXSTATREGPLUS_OBUF[18]_inst 2.437

Path---( 6 )
2.660FDRE \TXD_reg[6] 0.204OBUF \TXD_OBUF[6]_inst 2.456

Path---( 7 )
2.663FDRE \TXSTATREGPLUS_reg[19] 0.223OBUF \TXSTATREGPLUS_OBUF[19]_inst 2.440

Path---( 8 )
2.653FDRE \TXSTATREGPLUS_reg[14] 0.223OBUF \TXSTATREGPLUS_OBUF[14]_inst 2.430

Path---( 9 )
2.666FDRE \TXSTATREGPLUS_reg[17] 0.223OBUF \TXSTATREGPLUS_OBUF[17]_inst 2.443

Path---( 10 )
2.590FDRE \TXD_reg[5] 0.223OBUF \TXD_OBUF[5]_inst 2.367

Path---( 11 )
2.593FDRE \TXD_reg[0] 0.223OBUF \TXD_OBUF[0]_inst 2.370

Path---( 12 )
2.596FDRE \TXD_reg[1] 0.223OBUF \TXD_OBUF[1]_inst 2.373

Path---( 13 )
2.677FDRE \TXSTATREGPLUS_reg[16] 0.223OBUF \TXSTATREGPLUS_OBUF[16]_inst 2.454

Path---( 14 )
2.593FDRE \TXD_reg[2] 0.223OBUF \TXD_OBUF[2]_inst 2.370

Path---( 15 )
2.563FDCE \U_ACK_CNT/tx_ack_reg_lopt_replica 0.223OBUF \TX_ACK_OBUF_inst 2.340

Path---( 16 )
2.676FDRE \TXD_reg[62] 0.204OBUF \TXD_OBUF[62]_inst 2.472

Path---( 17 )
2.640FDRE \TXSTATREGPLUS_reg[10] 0.223OBUF \TXSTATREGPLUS_OBUF[10]_inst 2.417

Path---( 18 )
2.626FDRE \TXD_reg[12] 0.223OBUF \TXD_OBUF[12]_inst 2.403

Path---( 19 )
2.623FDRE \TXD_reg[11] 0.223OBUF \TXD_OBUF[11]_inst 2.400

Path---( 20 )
2.626FDRE \TXSTATREGPLUS_reg[11] 0.223OBUF \TXSTATREGPLUS_OBUF[11]_inst 2.403

Path---( 21 )
2.649FDRE \TXSTATREGPLUS_reg[24]_lopt_replica_2 0.223OBUF \TXSTATREGPLUS_OBUF[24]_inst 2.426

Path---( 22 )
2.678FDRE \TXSTATREGPLUS_reg[15] 0.223OBUF \TXSTATREGPLUS_OBUF[15]_inst 2.455

Path---( 23 )
2.635FDRE \TXD_reg[59] 0.204OBUF \TXD_OBUF[59]_inst 2.431

Path---( 24 )
2.627FDRE \TXD_reg[7] 0.223OBUF \TXD_OBUF[7]_inst 2.404

Path---( 25 )
2.653FDRE \TXSTATREGPLUS_reg[13] 0.223OBUF \TXSTATREGPLUS_OBUF[13]_inst 2.430

Path---( 26 )
2.641FDRE \TXSTATREGPLUS_reg[8] 0.223OBUF \TXSTATREGPLUS_OBUF[8]_inst 2.418

Path---( 27 )
2.564FDRE \TXC_reg[6] 0.223OBUF \TXC_OBUF[6]_inst 2.341

Path---( 28 )
2.644FDRE \TXSTATREGPLUS_reg[9] 0.223OBUF \TXSTATREGPLUS_OBUF[9]_inst 2.421

Path---( 29 )
2.635FDRE \TXSTATREGPLUS_reg[12] 0.223OBUF \TXSTATREGPLUS_OBUF[12]_inst 2.412

Path---( 30 )
2.532FDRE \TXD_reg[13] 0.223OBUF \TXD_OBUF[13]_inst 2.309

Path---( 31 )
2.625FDRE \TXSTATREGPLUS_reg[3] 0.223OBUF \TXSTATREGPLUS_OBUF[3]_inst 2.402

Path---( 32 )
2.601FDRE \TXD_reg[10] 0.223OBUF \TXD_OBUF[10]_inst 2.378

Path---( 33 )
2.641FDRE \TXSTATREGPLUS_reg[7] 0.223OBUF \TXSTATREGPLUS_OBUF[7]_inst 2.418

Path---( 34 )
2.550FDRE \TXD_reg[63] 0.223OBUF \TXD_OBUF[63]_inst 2.327

Path---( 35 )
2.544FDRE \TXC_reg[3] 0.223OBUF \TXC_OBUF[3]_inst 2.321

Path---( 36 )
2.600FDRE \TXD_reg[61] 0.223OBUF \TXD_OBUF[61]_inst 2.377

Path---( 37 )
2.563FDRE \TXC_reg[7] 0.223OBUF \TXC_OBUF[7]_inst 2.340

Path---( 38 )
2.596FDRE \TXD_reg[58] 0.223OBUF \TXD_OBUF[58]_inst 2.373

Path---( 39 )
2.560FDRE \TXC_reg[1] 0.223OBUF \TXC_OBUF[1]_inst 2.337

Path---( 40 )
2.546FDRE \TXC_reg[2] 0.223OBUF \TXC_OBUF[2]_inst 2.323

Path---( 41 )
2.541FDRE \TXC_reg[0] 0.223OBUF \TXC_OBUF[0]_inst 2.318

Path---( 42 )
2.700FDRE \TXD_reg[37] 0.204OBUF \TXD_OBUF[37]_inst 2.496

Path---( 43 )
2.583FDRE \TXD_reg[15] 0.223OBUF \TXD_OBUF[15]_inst 2.360

Path---( 44 )
2.636FDRE \TXD_reg[56] 0.204OBUF \TXD_OBUF[56]_inst 2.432

Path---( 45 )
2.568FDRE \TXC_reg[5] 0.223OBUF \TXC_OBUF[5]_inst 2.345

Path---( 46 )
2.597FDRE \TXD_reg[18] 0.223OBUF \TXD_OBUF[18]_inst 2.374

Path---( 47 )
2.647FDRE \TXSTATREGPLUS_reg[6] 0.223OBUF \TXSTATREGPLUS_OBUF[6]_inst 2.424

Path---( 48 )
2.578FDRE \TXD_reg[21] 0.223OBUF \TXD_OBUF[21]_inst 2.355

Path---( 49 )
2.599FDRE \TXD_reg[57] 0.223OBUF \TXD_OBUF[57]_inst 2.376

Path---( 50 )
2.642FDRE \TXD_reg[22] 0.204OBUF \TXD_OBUF[22]_inst 2.438

Path---( 51 )
2.595FDRE \TXD_reg[17] 0.223OBUF \TXD_OBUF[17]_inst 2.372

Path---( 52 )
2.582FDRE \TXD_reg[16] 0.223OBUF \TXD_OBUF[16]_inst 2.359

Path---( 53 )
2.636FDRE \TXD_reg[38] 0.223OBUF \TXD_OBUF[38]_inst 2.413

Path---( 54 )
2.629FDRE \TXD_reg[23] 0.204OBUF \TXD_OBUF[23]_inst 2.425

Path---( 55 )
2.580FDRE \TXD_reg[55] 0.223OBUF \TXD_OBUF[55]_inst 2.357

Path---( 56 )
2.571FDRE \TXD_reg[60] 0.223OBUF \TXD_OBUF[60]_inst 2.348

Path---( 57 )
2.617FDRE \TXD_reg[36] 0.223OBUF \TXD_OBUF[36]_inst 2.394

Path---( 58 )
2.549FDRE \TXC_reg[4] 0.223OBUF \TXC_OBUF[4]_inst 2.326

Path---( 59 )
2.601FDRE \TXD_reg[54] 0.223OBUF \TXD_OBUF[54]_inst 2.378

Path---( 60 )
2.643FDRE \TXD_reg[48] 0.223OBUF \TXD_OBUF[48]_inst 2.420

Path---( 61 )
2.654FDRE \TXD_reg[29] 0.259OBUF \TXD_OBUF[29]_inst 2.395

Path---( 62 )
2.635FDRE \TXD_reg[24] 0.204OBUF \TXD_OBUF[24]_inst 2.431

Path---( 63 )
2.645FDRE \TXD_reg[47] 0.223OBUF \TXD_OBUF[47]_inst 2.422

Path---( 64 )
2.591FDRE \TXD_reg[53] 0.223OBUF \TXD_OBUF[53]_inst 2.368

Path---( 65 )
2.657FDRE \TXD_reg[35] 0.259OBUF \TXD_OBUF[35]_inst 2.398

Path---( 66 )
2.582FDRE \TXD_reg[51] 0.223OBUF \TXD_OBUF[51]_inst 2.359

Path---( 67 )
2.571FDRE \TXD_reg[52] 0.223OBUF \TXD_OBUF[52]_inst 2.348

Path---( 68 )
2.621FDRE \TXD_reg[33] 0.223OBUF \TXD_OBUF[33]_inst 2.398

Path---( 69 )
2.649FDRE \TXSTATREGPLUS_reg[5] 0.223OBUF \TXSTATREGPLUS_OBUF[5]_inst 2.426

Path---( 70 )
2.556FDRE \TXD_reg[19] 0.223OBUF \TXD_OBUF[19]_inst 2.333

Path---( 71 )
2.618FDRE \TXD_reg[25] 0.204OBUF \TXD_OBUF[25]_inst 2.414

Path---( 72 )
2.652FDRE \TXSTATREGPLUS_reg[24]_lopt_replica_3 0.223OBUF \TXSTATREGPLUS_OBUF[2]_inst 2.429

Path---( 73 )
2.642FDRE \TXD_reg[49] 0.223OBUF \TXD_OBUF[49]_inst 2.419

Path---( 74 )
2.618FDRE \TXD_reg[26] 0.204OBUF \TXD_OBUF[26]_inst 2.414

Path---( 75 )
2.630FDRE \TXD_reg[50] 0.223OBUF \TXD_OBUF[50]_inst 2.407

Path---( 76 )
2.632FDRE \TXSTATREGPLUS_reg[24] 0.223OBUF \TXSTATREGPLUS_OBUF[4]_inst 2.409

Path---( 77 )
2.644FDRE \TXD_reg[31] 0.259OBUF \TXD_OBUF[31]_inst 2.385

Path---( 78 )
2.637FDRE \TXD_reg[43] 0.223OBUF \TXD_OBUF[43]_inst 2.414

Path---( 79 )
2.631FDRE \TXD_reg[46] 0.223OBUF \TXD_OBUF[46]_inst 2.408

Path---( 80 )
2.619FDRE \TXD_reg[44] 0.223OBUF \TXD_OBUF[44]_inst 2.396

Path---( 81 )
2.604FDRE \TXD_reg[39] 0.223OBUF \TXD_OBUF[39]_inst 2.381

Path---( 82 )
2.552FDRE \TXD_reg[14] 0.223OBUF \TXD_OBUF[14]_inst 2.329

Path---( 83 )
2.616FDRE \TXD_reg[30] 0.223OBUF \TXD_OBUF[30]_inst 2.393

Path---( 84 )
2.590FDRE \TXD_reg[28] 0.223OBUF \TXD_OBUF[28]_inst 2.367

Path---( 85 )
2.592FDRE \TXD_reg[27] 0.223OBUF \TXD_OBUF[27]_inst 2.369

Path---( 86 )
2.609FDRE \TXD_reg[42] 0.223OBUF \TXD_OBUF[42]_inst 2.386

Path---( 87 )
2.601FDRE \TXD_reg[32] 0.223OBUF \TXD_OBUF[32]_inst 2.378

Path---( 88 )
2.603FDRE \TXD_reg[40] 0.223OBUF \TXD_OBUF[40]_inst 2.380

Path---( 89 )
2.559FDRE \TXD_reg[20] 0.223OBUF \TXD_OBUF[20]_inst 2.336

Path---( 90 )
2.644FDRE \TXSTATREGPLUS_reg[24]_lopt_replica 0.223OBUF \TXSTATREGPLUS_OBUF[1]_inst 2.421

Path---( 91 )
2.634FDRE \TXD_reg[45] 0.223OBUF \TXD_OBUF[45]_inst 2.411

Path---( 92 )
2.618FDRE \TXD_reg[34] 0.223OBUF \TXD_OBUF[34]_inst 2.395

Path---( 93 )
2.612FDRE \TXD_reg[41] 0.223OBUF \TXD_OBUF[41]_inst 2.389

Path---( 94 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 95 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[43]_i_3 0.132LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 96 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 97 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 98 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_2 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 99 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[47]_i_2 0.132LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 100 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[63]_i_3 0.132LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 101 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 102 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[41]_i_2 0.132LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 103 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 104 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 105 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[41]_i_3 0.132LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 106 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[48]_i_3 0.137LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 107 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[61]_i_2 0.132LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 108 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[58]_i_2 0.132LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 109 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 110 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 111 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[34]_i_2 0.132LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 112 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[43]_i_3 0.132LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 113 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[60]_i_2 0.132LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 114 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_3 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 115 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[48]_i_3 0.132LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 116 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[46]_i_3 0.132LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 117 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 118 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 119 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 120 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[43]_i_3 0.132LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 121 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_2 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 122 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[57]_i_3 0.132LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 123 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[63]_i_2 0.132LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 124 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[47]_i_2 0.132LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 125 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[63]_i_3 0.132LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 126 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 127 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 128 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[47]_i_3 0.132LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 129 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 130 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[41]_i_2 0.132LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 131 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 132 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[63]_i_3 0.137LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 133 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 134 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_2 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 135 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[47]_i_2 0.132LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 136 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[63]_i_3 0.132LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 137 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 138 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 139 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[49]_i_2 0.132LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 140 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[41]_i_3 0.132LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 141 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[33]_i_3 0.132LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 142 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[41]_i_2 0.132LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 143 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[61]_i_2 0.132LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 144 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 145 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[58]_i_2 0.132LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 146 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 147 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 148 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 149 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[61]_i_3 0.132LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 150 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[54]_i_2 0.132LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 151 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[35]_i_4 0.132LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 152 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 153 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 154 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[59]_i_2 0.132LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 155 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 156 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[34]_i_2 0.132LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 157 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 158 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[41]_i_3 0.132LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 159 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 160 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[60]_i_2 0.132LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 161 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_3 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 162 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[61]_i_2 0.132LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 163 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[48]_i_3 0.132LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 164 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[60]_i_3 0.132LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 165 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[58]_i_2 0.132LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 166 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[61]_i_4 0.043LUT6 \TX_DATA_DEL14[61]_i_3 0.043LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 167 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[20]_i_2 0.043LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 168 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[20]_i_2 0.132LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 169 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[42]_i_3 0.132LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 170 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[46]_i_3 0.132LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 171 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 172 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[25]_i_3 0.132LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 173 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[34]_i_2 0.132LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 174 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 175 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[60]_i_2 0.132LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 176 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 177 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_3 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 178 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[48]_i_3 0.132LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 179 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[43]_i_3 0.132LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 180 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[57]_i_3 0.132LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 181 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[63]_i_2 0.132LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 182 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[44]_i_2 0.132LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 183 )
0.204FDCE \append_end_frame_reg 0.204

Path---( 184 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 185 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 186 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 187 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[48]_i_2 0.132LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 188 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[46]_i_3 0.132LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 189 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[27]_i_3 0.132LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 190 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[42]_i_2 0.132LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 191 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[49]_i_3 0.132LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 192 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[47]_i_3 0.132LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 193 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 194 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[19]_i_2 0.043LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 195 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 196 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[62]_i_3 0.132LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 197 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 198 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 199 )
0.661FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[51]_i_2 0.144LUT6 \TX_DATA_DEL14[51]_i_1 0.137

Path---( 200 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 201 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 202 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[57]_i_3 0.132LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 203 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[63]_i_2 0.132LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 204 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[51]_i_3 0.132LUT6 \TX_DATA_DEL14[51]_i_1 0.043

Path---( 205 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[56]_i_2 0.132LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 206 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[56]_i_3 0.132LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 207 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_2 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 208 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[49]_i_2 0.132LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 209 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[33]_i_3 0.132LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 210 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[47]_i_2 0.132LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 211 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[63]_i_3 0.132LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 212 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[47]_i_3 0.132LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 213 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 214 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 215 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[40]_i_3 0.132LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 216 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 217 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 218 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 219 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[19]_i_2 0.132LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 220 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[32]_i_3 0.132LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 221 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[41]_i_2 0.132LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 222 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 223 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 224 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[59]_i_3 0.043LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 225 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[61]_i_3 0.132LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 226 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[54]_i_2 0.132LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 227 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[35]_i_4 0.132LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 228 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 229 )
0.457FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[63]_i_5 0.054LUT6 \TX_DATA_DEL14[48]_i_3 0.137LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 230 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 231 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[61]_i_3 0.137LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 232 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 233 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 234 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[63]_i_6 0.043LUT6 \TX_DATA_DEL14[47]_i_3 0.043LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 235 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[59]_i_3 0.132LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 236 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 237 )
0.495FDPE \fcs_enabled_int_reg 0.223LUT3 \TX_DATA_DEL14[12]_i_3 0.051LUT6 \TX_DATA_DEL14[60]_i_4 0.135LUT6 \TX_DATA_DEL14[60]_i_3 0.043LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 238 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[59]_i_2 0.132LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 239 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 240 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[49]_i_2 0.132LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 241 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[62]_i_3 0.137LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 242 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[52]_i_3 0.132LUT6 \TX_DATA_DEL14[52]_i_1 0.043

Path---( 243 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[33]_i_3 0.132LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 244 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[43]_i_2 0.132LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 245 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 246 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[38]_i_4 0.132LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 247 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[41]_i_3 0.132LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 248 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[60]_i_3 0.132LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 249 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[36]_i_3 0.132LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 250 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[35]_i_3 0.132LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 251 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 252 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[39]_i_4 0.132LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 253 )
0.395FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT6 \TX_DATA_DEL14[61]_i_4 0.043LUT6 \TX_DATA_DEL14[61]_i_3 0.043LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 254 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 255 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[55]_i_3 0.132LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 256 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 257 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 258 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[61]_i_3 0.132LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 259 )
0.455FDCE \insert_error_reg 0.223LUT2 \OVERFLOW_DATA[8]_i_2 0.051LUT6 \TX_DATA_DEL14[60]_i_2 0.138LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 260 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[54]_i_2 0.132LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 261 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[35]_i_4 0.132LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 262 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[60]_i_2 0.043LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 263 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[61]_i_2 0.132LUT6 \TX_DATA_DEL14[61]_i_1 0.043

Path---( 264 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 265 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[58]_i_2 0.132LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 266 )
0.404FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \TX_DATA_REG[48]_i_2 0.047LUT6 \TX_DATA_REG[31]_i_1 0.134

Path---( 267 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[20]_i_2 0.132LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 268 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[56]_i_3 0.137LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 269 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[42]_i_3 0.132LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 270 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 271 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[44]_i_3 0.132LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 272 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[25]_i_3 0.132LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 273 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 274 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[59]_i_2 0.132LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 275 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 276 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 277 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 278 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[51]_i_3 0.043LUT6 \TX_DATA_DEL14[51]_i_1 0.043

Path---( 279 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[35]_i_4 0.043LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 280 )
0.404FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \TX_DATA_REG[48]_i_2 0.047LUT6 \TX_DATA_REG[10]_i_1 0.134

Path---( 281 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[59]_i_4 0.043LUT6 \TX_DATA_DEL14[43]_i_3 0.043LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 282 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[20]_i_2 0.043LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 283 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 284 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[58]_i_3 0.132LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 285 )
0.495FDPE \fcs_enabled_int_reg 0.223LUT3 \TX_DATA_DEL14[12]_i_3 0.051LUT6 \TX_DATA_DEL14[60]_i_4 0.135LUT6 \TX_DATA_DEL14[44]_i_3 0.043LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 286 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[34]_i_2 0.132LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 287 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[62]_i_2 0.132LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 288 )
0.404FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \TX_DATA_REG[48]_i_2 0.047LUT6 \TX_DATA_REG[8]_i_1 0.134

Path---( 289 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[45]_i_3 0.137LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 290 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[47]_i_2 0.043LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 291 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[27]_i_4 0.132LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 292 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[44]_i_3 0.137LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 293 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[60]_i_3 0.132LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 294 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[60]_i_2 0.132LUT6 \TX_DATA_DEL14[60]_i_1 0.043

Path---( 295 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[44]_i_2 0.132LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 296 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 297 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[42]_i_2 0.043LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 298 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_3 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 299 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[26]_i_3 0.132LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 300 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[62]_i_4 0.043LUT6 \TX_DATA_DEL14[62]_i_3 0.043LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 301 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 302 )
0.501FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT4 \TX_DATA_DEL14[55]_i_7 0.043LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[48]_i_3 0.137LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 303 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 304 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[48]_i_3 0.132LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 305 )
0.512FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[50]_i_1 0.132

Path---( 306 )
0.521FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[63]_i_5 0.137LUT6 \TX_DATA_DEL14[48]_i_3 0.137LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 307 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[27]_i_4 0.043LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 308 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[46]_i_3 0.137LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 309 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 310 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[53]_i_2 0.132LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 311 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[47]_i_3 0.137LUT6 \TX_DATA_DEL14[47]_i_1 0.043

Path---( 312 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[21]_i_2 0.132LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 313 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[48]_i_2 0.132LUT6 \TX_DATA_DEL14[48]_i_1 0.043

Path---( 314 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[42]_i_3 0.132LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 315 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[27]_i_3 0.132LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 316 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[25]_i_3 0.132LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 317 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 318 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 319 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[42]_i_2 0.132LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 320 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 321 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[49]_i_3 0.132LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 322 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 323 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[33]_i_4 0.132LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 324 )
0.404FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \TX_DATA_REG[48]_i_2 0.047LUT6 \TX_DATA_REG[19]_i_1 0.134

Path---( 325 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 326 )
0.654FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[52]_i_2 0.138LUT6 \TX_DATA_DEL14[52]_i_1 0.136

Path---( 327 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 328 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[29]_i_4 0.132LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 329 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[46]_i_3 0.132LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 330 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[62]_i_3 0.132LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 331 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[41]_i_2 0.043LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 332 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[20]_i_2 0.132LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 333 )
0.597FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[51]_i_2 0.144LUT6 \TX_DATA_DEL14[51]_i_1 0.137

Path---( 334 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[49]_i_3 0.137LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 335 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[58]_i_2 0.043LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 336 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 337 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 338 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[19]_i_2 0.043LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 339 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[37]_i_3 0.132LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 340 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 341 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[50]_i_4 0.132LUT6 \TX_DATA_DEL14[50]_i_1 0.043

Path---( 342 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 343 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[51]_i_3 0.132LUT6 \TX_DATA_DEL14[51]_i_1 0.043

Path---( 344 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[44]_i_2 0.132LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 345 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[41]_i_2 0.043LUT6 \TX_DATA_DEL14[41]_i_1 0.043

Path---( 346 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 347 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 348 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 349 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 350 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 351 )
0.457FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[63]_i_5 0.054LUT6 \TX_DATA_DEL14[63]_i_3 0.137LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 352 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[57]_i_4 0.043LUT6 \TX_DATA_DEL14[57]_i_3 0.043LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 353 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 354 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[56]_i_2 0.132LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 355 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[56]_i_3 0.132LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 356 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[58]_i_2 0.043LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 357 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 358 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[57]_i_3 0.132LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 359 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[63]_i_2 0.132LUT6 \TX_DATA_DEL14[63]_i_1 0.043

Path---( 360 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[58]_i_2 0.043LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 361 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[27]_i_3 0.132LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 362 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[42]_i_2 0.132LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 363 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[49]_i_3 0.132LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 364 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 365 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[62]_i_3 0.132LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 366 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[40]_i_3 0.132LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 367 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 368 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[19]_i_2 0.132LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 369 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 370 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[32]_i_3 0.132LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 371 )
0.661FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[51]_i_2 0.144LUT6 \TX_DATA_DEL14[51]_i_1 0.137

Path---( 372 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 373 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 374 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[53]_i_3 0.132LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 375 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[21]_i_2 0.043LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 376 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 377 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 378 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[55]_i_5 0.132LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 379 )
0.395FDPE \fcs_enabled_int_reg 0.223LUT3 \TX_DATA_DEL14[11]_i_3 0.043LUT6 \TX_DATA_DEL14[59]_i_4 0.043LUT6 \TX_DATA_DEL14[43]_i_3 0.043LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 380 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT5 \TX_DATA_DEL14[51]_i_2 0.054LUT6 \TX_DATA_DEL14[51]_i_1 0.137

Path---( 381 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[57]_i_2 0.132LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 382 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[42]_i_3 0.137LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 383 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[51]_i_3 0.132LUT6 \TX_DATA_DEL14[51]_i_1 0.043

Path---( 384 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[24]_i_3 0.132LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 385 )
0.455FDCE \insert_error_reg 0.223LUT2 \OVERFLOW_DATA[8]_i_2 0.051LUT6 \TX_DATA_DEL14[44]_i_2 0.138LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 386 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 387 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[42]_i_2 0.043LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 388 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 389 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[59]_i_3 0.132LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 390 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[31]_i_4 0.132LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 391 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[56]_i_2 0.132LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 392 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[56]_i_3 0.132LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 393 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 394 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[59]_i_3 0.043LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 395 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 396 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[12]_i_1 0.043

Path---( 397 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[46]_i_2 0.132LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 398 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[52]_i_3 0.132LUT6 \TX_DATA_DEL14[52]_i_1 0.043

Path---( 399 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 400 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 401 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 402 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[43]_i_2 0.132LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 403 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 404 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 405 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[43]_i_3 0.132LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 406 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 407 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[57]_i_3 0.137LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 408 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[56]_i_4 0.043LUT6 \TX_DATA_DEL14[40]_i_3 0.043LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 409 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[59]_i_3 0.137LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 410 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[38]_i_4 0.132LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 411 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[49]_i_2 0.132LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 412 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[37]_i_4 0.132LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 413 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[40]_i_3 0.132LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 414 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[33]_i_3 0.132LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 415 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 416 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 417 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 418 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 419 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 420 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[36]_i_3 0.132LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 421 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[35]_i_3 0.132LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 422 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 423 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[32]_i_3 0.132LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 424 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[39]_i_4 0.132LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 425 )
0.309FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT4 \TX_DATA_REG[15]_i_2 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 426 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[55]_i_3 0.132LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 427 )
0.404FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \TX_DATA_REG[48]_i_2 0.047LUT6 \TX_DATA_REG[27]_i_1 0.134

Path---( 428 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[42]_i_2 0.043LUT6 \TX_DATA_DEL14[42]_i_1 0.043

Path---( 429 )
0.666FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT5 \TX_DATA_DEL14[51]_i_2 0.054LUT6 \TX_DATA_DEL14[51]_i_1 0.137

Path---( 430 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 431 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[39]_i_3 0.132LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 432 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[59]_i_3 0.132LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 433 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[44]_i_3 0.132LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 434 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[25]_i_5 0.043LUT6 \TX_DATA_DEL14[24]_i_4 0.043LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 435 )
0.448FDPE \fcs_enabled_int_reg 0.223LUT2 \TX_DATA_DEL14[58]_i_4 0.050LUT6 \TX_DATA_DEL14[34]_i_2 0.132LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 436 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 437 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[19]_i_2 0.132LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 438 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 439 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 440 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 441 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[62]_i_3 0.043LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 442 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[54]_i_2 0.132LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 443 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[35]_i_4 0.132LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 444 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 445 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 446 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 447 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 448 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 449 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[29]_i_3 0.132LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 450 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 451 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 452 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[52]_i_3 0.132LUT6 \TX_DATA_DEL14[52]_i_1 0.043

Path---( 453 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 454 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 455 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 456 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 457 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 458 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[62]_i_2 0.043LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 459 )
0.395FDPE \fcs_enabled_int_reg 0.223LUT2 \TX_DATA_DEL14[2]_i_3 0.043LUT6 \TX_DATA_DEL14[34]_i_3 0.043LUT6 \TX_DATA_DEL14[34]_i_2 0.043LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 460 )
0.395FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT6 \TX_DATA_DEL14[59]_i_4 0.043LUT6 \TX_DATA_DEL14[43]_i_3 0.043LUT6 \TX_DATA_DEL14[43]_i_1 0.043

Path---( 461 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 462 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[54]_i_3 0.132LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 463 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[58]_i_3 0.132LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 464 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[35]_i_1 0.043

Path---( 465 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[59]_i_2 0.132LUT6 \TX_DATA_DEL14[59]_i_1 0.043

Path---( 466 )
0.455FDCE \insert_error_reg 0.223LUT2 \OVERFLOW_DATA[8]_i_2 0.051LUT6 \TX_DATA_DEL14[57]_i_2 0.138LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 467 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT6 \TX_DATA_DEL14[20]_i_2 0.043LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 468 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[38]_i_4 0.132LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 469 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 470 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[62]_i_2 0.132LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 471 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[28]_i_3 0.132LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 472 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[27]_i_4 0.132LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 473 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[51]_i_3 0.043LUT6 \TX_DATA_DEL14[51]_i_1 0.043

Path---( 474 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[36]_i_3 0.132LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 475 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[57]_i_2 0.043LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 476 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[39]_i_4 0.132LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 477 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[55]_i_3 0.132LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 478 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 479 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 480 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 481 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 482 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT5 \FRAME_START_i_1 0.043

Path---( 483 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[26]_i_3 0.132LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 484 )
0.395FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT6 \TX_DATA_DEL14[62]_i_4 0.043LUT6 \TX_DATA_DEL14[62]_i_3 0.043LUT6 \TX_DATA_DEL14[62]_i_1 0.043

Path---( 485 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[2]_i_1 0.043

Path---( 486 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 487 )
0.448FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[50]_i_1 0.132

Path---( 488 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[32]_i_2 0.132LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 489 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[18]_i_2 0.132LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 490 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 491 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[46]_i_2 0.043LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 492 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT6 \TX_DATA_DEL14[20]_i_2 0.043LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 493 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[53]_i_2 0.132LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 494 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[21]_i_2 0.132LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 495 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[34]_i_2 0.043LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 496 )
0.497FDCE \insert_error_reg 0.223LUT3 \TX_DATA_DEL14[12]_i_3 0.053LUT6 \TX_DATA_DEL14[60]_i_4 0.135LUT6 \TX_DATA_DEL14[44]_i_3 0.043LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 497 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[44]_i_3 0.132LUT6 \TX_DATA_DEL14[44]_i_1 0.043

Path---( 498 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 499 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 500 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 501 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[38]_i_3 0.132LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 502 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 503 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[34]_i_3 0.043LUT6 \TX_DATA_DEL14[34]_i_2 0.043LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 504 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[33]_i_4 0.132LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 505 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 506 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[45]_i_2 0.132LUT6 \TX_DATA_DEL14[45]_i_1 0.043

Path---( 507 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[57]_i_3 0.043LUT6 \TX_DATA_DEL14[57]_i_1 0.043

Path---( 508 )
0.590FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[52]_i_2 0.138LUT6 \TX_DATA_DEL14[52]_i_1 0.136

Path---( 509 )
0.570FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 510 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[46]_i_3 0.043LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 511 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[29]_i_4 0.132LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 512 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[28]_i_4 0.132LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 513 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[27]_i_4 0.043LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 514 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[25]_i_3 0.132LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 515 )
0.662FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT5 \TX_DATA_DEL14[52]_i_2 0.051LUT6 \TX_DATA_DEL14[52]_i_1 0.136

Path---( 516 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[58]_i_3 0.132LUT6 \TX_DATA_DEL14[58]_i_1 0.043

Path---( 517 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 518 )
0.352FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 519 )
0.360FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 520 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 521 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 522 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 523 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT5 \TX_DATA_DEL14[54]_i_2 0.043LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 524 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[26]_i_2 0.132LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 525 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[49]_i_3 0.043LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 526 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 527 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[14]_i_1 0.043

Path---( 528 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[30]_i_3 0.132LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 529 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[13]_i_1 0.043

Path---( 530 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[27]_i_4 0.132LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 531 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 532 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[22]_i_2 0.132LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 533 )
0.404FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \TX_DATA_REG[48]_i_2 0.047LUT6 \TX_DATA_REG[48]_i_1 0.134

Path---( 534 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[37]_i_3 0.132LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 535 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[50]_i_4 0.132LUT6 \TX_DATA_DEL14[50]_i_1 0.043

Path---( 536 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT6 \TX_DATA_DEL14[19]_i_2 0.043LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 537 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[20]_i_2 0.132LUT6 \TX_DATA_DEL14[20]_i_1 0.043

Path---( 538 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[26]_i_3 0.132LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 539 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 540 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 541 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 542 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 543 )
0.512FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[50]_i_1 0.132

Path---( 544 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 545 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 546 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[53]_i_2 0.132LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 547 )
0.404FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \TX_DATA_REG[48]_i_2 0.047LUT6 \TX_DATA_REG[40]_i_1 0.134

Path---( 548 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[7]_i_1 0.043

Path---( 549 )
0.452FDPE \fcs_enabled_int_reg 0.223LUT3 \TX_DATA_DEL14[12]_i_3 0.051LUT6 \OVERFLOW_DATA[4]_i_2 0.135LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 550 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 551 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[33]_i_4 0.132LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 552 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[24]_i_4 0.137LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 553 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 554 )
0.654FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[52]_i_2 0.138LUT6 \TX_DATA_DEL14[52]_i_1 0.136

Path---( 555 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[10]_i_1 0.043

Path---( 556 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 557 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT6 \TX_DATA_DEL14[19]_i_2 0.043LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 558 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[29]_i_4 0.132LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 559 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 560 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[27]_i_3 0.132LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 561 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 562 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 563 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 564 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 565 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[30]_i_4 0.132LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 566 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 567 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[49]_i_3 0.132LUT6 \TX_DATA_DEL14[49]_i_1 0.043

Path---( 568 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT5 \TX_DATA_DEL14[55]_i_3 0.043LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 569 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[21]_i_2 0.132LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 570 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 571 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[53]_i_3 0.132LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 572 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[55]_i_5 0.132LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 573 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 574 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 575 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 576 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[37]_i_3 0.132LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 577 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[50]_i_4 0.132LUT6 \TX_DATA_DEL14[50]_i_1 0.043

Path---( 578 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[24]_i_3 0.132LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 579 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 580 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[33]_i_1 0.043

Path---( 581 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 582 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 583 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 584 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[31]_i_4 0.132LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 585 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 586 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 587 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[21]_i_2 0.043LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 588 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 589 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 590 )
0.570FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.134LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 591 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[34]_i_2 0.132LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 592 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[17]_i_2 0.043LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 593 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[46]_i_2 0.132LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 594 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[17]_i_2 0.132LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 595 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.123LUT6 \OVERFLOW_DATA[13]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 596 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 597 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[56]_i_2 0.132LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 598 )
0.395FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT6 \TX_DATA_DEL14[56]_i_4 0.043LUT6 \TX_DATA_DEL14[40]_i_3 0.043LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 599 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[56]_i_3 0.132LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 600 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[11]_i_1 0.043

Path---( 601 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[37]_i_4 0.132LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 602 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT5 \TX_DATA_DEL14[54]_i_2 0.043LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 603 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[16]_i_2 0.132LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 604 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 605 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 606 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 607 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 608 )
0.452FDPE \fcs_enabled_int_reg 0.223LUT3 \TX_DATA_DEL14[12]_i_3 0.051LUT6 \TX_DATA_DEL14[28]_i_3 0.135LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 609 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[53]_i_3 0.132LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 610 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 611 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[55]_i_5 0.132LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 612 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[19]_i_2 0.043LUT6 \TX_DATA_DEL14[19]_i_1 0.043

Path---( 613 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[40]_i_3 0.132LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 614 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[24]_i_3 0.132LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 615 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 616 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 617 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 618 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 619 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[32]_i_3 0.132LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 620 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[39]_i_3 0.132LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 621 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT6 \TX_DATA_DEL14[34]_i_2 0.043LUT5 \TX_DATA_DEL14[34]_i_1 0.043

Path---( 622 )
0.395FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT6 \TX_DATA_DEL14[25]_i_5 0.043LUT6 \TX_DATA_DEL14[24]_i_4 0.043LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 623 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[31]_i_4 0.132LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 624 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 625 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[56]_i_4 0.043LUT6 \TX_DATA_DEL14[56]_i_3 0.043LUT6 \TX_DATA_DEL14[56]_i_1 0.043

Path---( 626 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[29]_i_3 0.132LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 627 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[46]_i_2 0.132LUT6 \TX_DATA_DEL14[46]_i_1 0.043

Path---( 628 )
0.425FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.126LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 629 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 630 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 631 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 632 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 633 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[54]_i_3 0.132LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 634 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[7]_i_1 0.043

Path---( 635 )
0.452FDPE \fcs_enabled_int_reg 0.223LUT3 \TX_DATA_DEL14[12]_i_3 0.051LUT6 \TX_DATA_DEL14[36]_i_4 0.135LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 636 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[56]_i_4 0.043LUT6 \TX_DATA_DEL14[40]_i_3 0.043LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 637 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 638 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 639 )
0.309FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT4 \TX_DATA_REG[15]_i_2 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 640 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[37]_i_1 0.043

Path---( 641 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 642 )
0.468FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_VALID_DEL14[7]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 643 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 644 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[28]_i_3 0.132LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 645 )
0.422FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_VALID_DEL14[7]_i_2 0.123LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 646 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[52]_i_3 0.132LUT6 \TX_DATA_DEL14[52]_i_1 0.043

Path---( 647 )
0.309FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT4 \TX_DATA_REG[15]_i_2 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 648 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 649 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[25]_i_5 0.136LUT6 \TX_DATA_DEL14[24]_i_4 0.043LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 650 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[38]_i_4 0.132LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 651 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 652 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 653 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 654 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 655 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 656 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 657 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 658 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 659 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 660 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[32]_i_2 0.132LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 661 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[18]_i_2 0.132LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 662 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[36]_i_3 0.132LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 663 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 664 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 665 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.123LUT6 \OVERFLOW_DATA[11]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 666 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[39]_i_3 0.132LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 667 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[6]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 668 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[39]_i_4 0.132LUT6 \TX_DATA_DEL14[39]_i_1 0.043

Path---( 669 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[25]_i_5 0.043LUT6 \TX_DATA_DEL14[24]_i_4 0.043LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 670 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[36]_i_4 0.132LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 671 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[55]_i_3 0.132LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 672 )
0.309FDCE \load_final_CRC_reg 0.223LUT2 \TX_DATA_DEL14[50]_i_2 0.043LUT6 \TX_DATA_DEL14[50]_i_1 0.043

Path---( 673 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 674 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 675 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 676 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 677 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[38]_i_3 0.132LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 678 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 679 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 680 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 681 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 682 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[18]_i_2 0.043LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 683 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[29]_i_3 0.132LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 684 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 685 )
0.352FDPE \fcs_enabled_int_reg 0.223LUT3 \TX_DATA_DEL14[11]_i_3 0.043LUT6 \TX_DATA_DEL14[27]_i_3 0.043LUT6 \TX_DATA_DEL14[27]_i_1 0.043

Path---( 686 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 687 )
0.309FDCE \load_final_CRC_reg 0.223LUT4 \TX_DATA_DEL14[6]_i_2 0.043LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 688 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[28]_i_4 0.132LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 689 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT5 \TX_DATA_DEL14[52]_i_2 0.052LUT6 \TX_DATA_DEL14[52]_i_1 0.136

Path---( 690 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT5 \TX_DATA_DEL14[53]_i_2 0.043LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 691 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[54]_i_3 0.132LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 692 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 693 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 694 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 695 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[26]_i_2 0.132LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 696 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[28]_i_3 0.132LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 697 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[30]_i_3 0.132LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 698 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[22]_i_2 0.132LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 699 )
0.503FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 700 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 701 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 702 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 703 )
0.595FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT5 \TX_DATA_DEL14[52]_i_2 0.051LUT6 \TX_DATA_DEL14[52]_i_1 0.136

Path---( 704 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 705 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 706 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 707 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[32]_i_3 0.043LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 708 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 709 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 710 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 711 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 712 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 713 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[32]_i_2 0.132LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 714 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[18]_i_2 0.132LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 715 )
0.388FDPE \TX_DATA_REG_reg[10] 0.259LUT3 \CRC_OUT[27]_i_7 0.043LUT6 \CRC_OUT[27]_i_4 0.043LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 716 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 717 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 718 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[38]_i_3 0.132LUT6 \TX_DATA_DEL14[38]_i_1 0.043

Path---( 719 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[31]_i_3 0.132LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 720 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[26]_i_3 0.132LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 721 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[40]_i_3 0.137LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 722 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 723 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 724 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 725 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 726 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 727 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 728 )
0.448FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[50]_i_1 0.132

Path---( 729 )
0.454FDCE \insert_error_reg 0.223LUT3 \TX_DATA_DEL14[12]_i_3 0.053LUT6 \OVERFLOW_DATA[4]_i_2 0.135LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 730 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 731 )
0.509FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.054LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 732 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[53]_i_2 0.132LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 733 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[28]_i_4 0.132LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 734 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[31]_i_4 0.137LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 735 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[30]_i_4 0.132LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 736 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 737 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 738 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 739 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 740 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[26]_i_2 0.132LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 741 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 742 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[23]_i_3 0.132LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 743 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT5 \TX_DATA_DEL14[55]_i_3 0.043LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 744 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[1]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 745 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[30]_i_3 0.132LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 746 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.123LUT6 \OVERFLOW_DATA[12]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 747 )
0.422FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.123LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 748 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 749 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 750 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[40]_i_2 0.132LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 751 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[29]_i_4 0.132LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 752 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[22]_i_2 0.132LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 753 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[25]_i_3 0.043LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 754 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 755 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 756 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[15]_i_1 0.043

Path---( 757 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[28]_i_4 0.137LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 758 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 759 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 760 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 761 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 762 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 763 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 764 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 765 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[5]_i_1 0.043

Path---( 766 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 767 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 768 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 769 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 770 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 771 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[4]_i_1 0.043

Path---( 772 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[21]_i_2 0.132LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 773 )
0.453FDPE \fcs_enabled_int_reg 0.223LUT2 \TX_DATA_DEL14[53]_i_4 0.051LUT6 \TX_DATA_DEL14[29]_i_3 0.136LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 774 )
0.425FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 775 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[0]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 776 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[50]_i_4 0.043LUT6 \TX_DATA_DEL14[50]_i_1 0.043

Path---( 777 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 778 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[50]_i_4 0.132LUT6 \TX_DATA_DEL14[50]_i_1 0.043

Path---( 779 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[8]_i_1 0.043

Path---( 780 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[17]_i_2 0.132LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 781 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 782 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 783 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 784 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[25]_i_3 0.043LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 785 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[7]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 786 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 787 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 788 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 789 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 790 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 791 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT6 \TX_DATA_DEL14[21]_i_2 0.043LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 792 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT5 \TX_DATA_DEL14[54]_i_2 0.132LUT6 \TX_DATA_DEL14[54]_i_1 0.043

Path---( 793 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT6 \TX_DATA_DEL14[36]_i_4 0.043LUT6 \TX_DATA_DEL14[36]_i_1 0.043

Path---( 794 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[30]_i_4 0.132LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 795 )
0.448FDPE \fcs_enabled_int_reg 0.223LUT2 \TX_DATA_DEL14[57]_i_5 0.050LUT6 \TX_DATA_DEL14[25]_i_3 0.132LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 796 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[5]_i_5 0.043LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 797 )
0.562FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[63]_i_5 0.055LUT6 \TX_DATA_DEL14[26]_i_3 0.137LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 798 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[17]_i_2 0.043LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 799 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 800 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 801 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[16]_i_2 0.132LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 802 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 803 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 804 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT6 \TX_DATA_DEL14[21]_i_2 0.043LUT6 \TX_DATA_DEL14[21]_i_1 0.043

Path---( 805 )
0.454FDCE \insert_error_reg 0.223LUT3 \TX_DATA_DEL14[12]_i_3 0.053LUT6 \TX_DATA_DEL14[28]_i_3 0.135LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 806 )
0.456FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT4 \TX_DATA_DEL14[55]_i_4 0.043LUT2 \TX_DATA_DEL14[39]_i_5 0.043LUT6 \TX_DATA_DEL14[32]_i_1 0.043

Path---( 807 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 808 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.123LUT6 \OVERFLOW_DATA[14]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 809 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 810 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 811 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 812 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 813 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[25]_i_3 0.132LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 814 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[53]_i_3 0.132LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 815 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 816 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 817 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[55]_i_5 0.132LUT6 \TX_DATA_DEL14[55]_i_1 0.043

Path---( 818 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[25]_i_3 0.043LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 819 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 820 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[2]_i_1 0.043

Path---( 821 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[3]_i_1 0.043

Path---( 822 )
0.459FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT6 \TX_DATA_DEL14[25]_i_5 0.043LUT6 \TX_DATA_DEL14[25]_i_4 0.043LUT6 \TX_DATA_DEL14[25]_i_1 0.043

Path---( 823 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[17]_i_2 0.132LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 824 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[24]_i_3 0.132LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 825 )
0.560FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[33]_i_6 0.134LUT6 \TX_DATA_DEL14[25]_i_5 0.136LUT6 \TX_DATA_DEL14[24]_i_4 0.043LUT6 \TX_DATA_DEL14[24]_i_1 0.043

Path---( 826 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 827 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 828 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 829 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[4]_i_1 0.043

Path---( 830 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 831 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 832 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 833 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 834 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[6]_i_1 0.043

Path---( 835 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.134LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 836 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 837 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[31]_i_4 0.132LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 838 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 839 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 840 )
0.404FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_VALID_DEL14[7]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_2 0.043LUT5 \TX_DATA_VALID_DEL14[5]_i_1 0.052

Path---( 841 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 842 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 843 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 844 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 845 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[16]_i_2 0.132LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 846 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 847 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 848 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 849 )
0.395FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT6 \TX_DATA_DEL14[56]_i_4 0.043LUT6 \TX_DATA_DEL14[40]_i_3 0.043LUT6 \TX_DATA_DEL14[40]_i_1 0.043

Path---( 850 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 851 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[53]_i_3 0.043LUT6 \TX_DATA_DEL14[53]_i_1 0.043

Path---( 852 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 853 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 854 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 855 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 856 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 857 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 858 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 859 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 860 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 861 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[0]_i_1 0.043

Path---( 862 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[30]_i_3 0.043LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 863 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[3]_i_1 0.043

Path---( 864 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 865 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 866 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 867 )
0.408FDCE \load_final_CRC_reg 0.223LUT2 \TX_DATA_DEL14[55]_i_2 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.136

Path---( 868 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 869 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[6]_i_1 0.043

Path---( 870 )
0.408FDCE \load_final_CRC_reg 0.223LUT2 \TX_DATA_DEL14[55]_i_2 0.049LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.136

Path---( 871 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 872 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 873 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 874 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 875 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 876 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 877 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 878 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 879 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 880 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 881 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 882 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 883 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 884 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 885 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 886 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 887 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 888 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 889 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 890 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 891 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 892 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[29]_i_3 0.132LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 893 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 894 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[18]_i_2 0.043LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 895 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 896 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[1]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 897 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 898 )
0.408FDCE \load_final_CRC_reg 0.223LUT2 \TX_DATA_DEL14[55]_i_2 0.049LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.136

Path---( 899 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 900 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 901 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 902 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 903 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 904 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 905 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 906 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 907 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 908 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 909 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 910 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 911 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.126LUT6 \OVERFLOW_DATA[15]_i_2 0.043LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 912 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[28]_i_3 0.132LUT6 \TX_DATA_DEL14[28]_i_1 0.043

Path---( 913 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 914 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 915 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 916 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 917 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 918 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 919 )
0.352FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 920 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 921 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 922 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 923 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 924 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 925 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 926 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 927 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[26]_i_2 0.043LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 928 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[31]_i_3 0.132LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 929 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[16]_i_2 0.043LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 930 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 931 )
0.309FDCE \load_final_CRC_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 932 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 933 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 934 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[1]_i_1 0.043

Path---( 935 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[18]_i_2 0.132LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 936 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 937 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 938 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 939 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 940 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 941 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 942 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 943 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 944 )
0.461FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 945 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.126LUT6 \OVERFLOW_DATA[12]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 946 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 947 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[23]_i_3 0.132LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 948 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[31]_i_3 0.043LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 949 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 950 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[55]_i_3 0.051LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 951 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[26]_i_2 0.132LUT6 \TX_DATA_DEL14[26]_i_1 0.043

Path---( 952 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 953 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[30]_i_3 0.132LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 954 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[22]_i_2 0.132LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 955 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[9]_i_1 0.043

Path---( 956 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT2 \TX_DATA_DEL14[15]_i_3 0.043LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 957 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT2 \TX_DATA_DEL14[15]_i_3 0.132LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 958 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.126LUT6 \OVERFLOW_DATA[13]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 959 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[6]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 960 )
0.666FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 961 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[31]_i_3 0.132LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 962 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 963 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 964 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 965 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 966 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[29]_i_4 0.043LUT6 \TX_DATA_DEL14[29]_i_1 0.043

Path---( 967 )
0.563FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT5 \CRC_OUT[10]_i_5 0.150LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 968 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 969 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 970 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 971 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 972 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 973 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 974 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.126LUT6 \OVERFLOW_DATA[13]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 975 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[14]_i_2 0.043LUT6 \CRC_OUT[14]_i_1 0.043

Path---( 976 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 977 )
0.500FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.054LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 978 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 979 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 980 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 981 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 982 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[23]_i_3 0.132LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 983 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 984 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.134LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 985 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[9]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 986 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 987 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 988 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 989 )
0.388FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[24]_i_5 0.043LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 990 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[30]_i_4 0.132LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 991 )
0.388FDCE \TX_DATA_REG_reg[36] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 992 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 993 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 994 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 995 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 996 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 997 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 998 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 999 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1000 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1001 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1002 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1003 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1004 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1005 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1006 )
0.457FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1007 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1008 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1009 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1010 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1011 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[24]_i_5 0.043LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 1012 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT6 \TX_DATA_DEL14[17]_i_2 0.043LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 1013 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[5]_i_1 0.043

Path---( 1014 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 1015 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[4]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 1016 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[31]_i_4 0.043LUT6 \TX_DATA_DEL14[31]_i_1 0.043

Path---( 1017 )
0.597FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT5 \CRC_OUT[10]_i_5 0.150LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 1018 )
0.582FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT4 \CRC_OUT[13]_i_5 0.138LUT6 \CRC_OUT[13]_i_1 0.134

Path---( 1019 )
0.599FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT5 \CRC_OUT[10]_i_5 0.150LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 1020 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[1]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 1021 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1022 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1023 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1024 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[30]_i_4 0.043LUT6 \TX_DATA_DEL14[30]_i_1 0.043

Path---( 1025 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[17]_i_2 0.132LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 1026 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.126LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 1027 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1028 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 1029 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1030 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1031 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1032 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1033 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1034 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1035 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1036 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1037 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 1038 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1039 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1040 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT6 \TX_DATA_DEL14[17]_i_2 0.043LUT6 \TX_DATA_DEL14[17]_i_1 0.043

Path---( 1041 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[1]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 1042 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.126LUT6 \OVERFLOW_DATA[11]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 1043 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.123LUT6 \OVERFLOW_DATA[15]_i_2 0.043LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 1044 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1045 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1046 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1047 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[16]_i_2 0.132LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 1048 )
0.666FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.134LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 1049 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.134LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 1050 )
0.352FDPE \TX_DATA_REG_reg[56] 0.223LUT3 \CRC_OUT[27]_i_7 0.043LUT6 \CRC_OUT[27]_i_4 0.043LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 1051 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[14]_i_1 0.043

Path---( 1052 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 1053 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1054 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.126LUT6 \OVERFLOW_DATA[11]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 1055 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[0]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 1056 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1057 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1058 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[55]_i_3 0.047LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 1059 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[7]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 1060 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1061 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1062 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 1063 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1064 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1065 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1066 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1067 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1068 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1069 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1070 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1071 )
0.320FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[4]_i_1 0.054

Path---( 1072 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 1073 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 1074 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 1075 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[5]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 1076 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 1077 )
0.388FDPE \TX_DATA_REG_reg[10] 0.259LUT3 \CRC_OUT[27]_i_7 0.043LUT6 \CRC_OUT[1]_i_3 0.043LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 1078 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[55]_i_3 0.051LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 1079 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1080 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1081 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1082 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1083 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1084 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 1085 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1086 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1087 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1088 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[55]_i_3 0.051LUT6 \TX_DATA_REG[55]_i_2 0.134LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 1089 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1090 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 1091 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1092 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 1093 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1094 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1095 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 1096 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1097 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 1098 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[6]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 1099 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 1100 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 1101 )
0.521FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.126LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 1102 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1103 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT6 \TX_DATA_DEL14[18]_i_2 0.043LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 1104 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 1105 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1106 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[25]_i_5 0.134LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 1107 )
0.594FDCE \TX_DATA_REG_reg[60] 0.259LUT4 \CRC_OUT[26]_i_2 0.051LUT5 \CRC_OUT[10]_i_5 0.147LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 1108 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1109 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1110 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1111 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1112 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1113 )
0.388FDCE \U_CRC64/CRC_OUT_reg[17] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[5]_i_5 0.043LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 1114 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1115 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1116 )
0.561FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT5 \CRC_OUT[10]_i_5 0.150LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 1117 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.123LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 1118 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 1119 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 1120 )
0.388FDCE \TX_DATA_REG_reg[15] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[24]_i_5 0.043LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 1121 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.126LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 1122 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 1123 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[30]_i_4 0.134LUT6 \CRC_OUT[30]_i_1 0.043

Path---( 1124 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 1125 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 1126 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[16]_i_2 0.043LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 1127 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1128 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1129 )
0.352FDCE \TX_DATA_REG_reg[7] 0.223LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 1130 )
0.329FDCE \append_end_frame_reg 0.204LUT2 \tx_undderrun_int_i_1 0.125

Path---( 1131 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1132 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 1133 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[3]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 1134 )
0.457FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[23]_i_2 0.138LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 1135 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 1136 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 1137 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 1138 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.126LUT6 \TX_DATA_DEL14[18]_i_2 0.043LUT6 \TX_DATA_DEL14[18]_i_1 0.043

Path---( 1139 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[55]_i_3 0.051LUT6 \TX_DATA_REG[55]_i_2 0.134LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 1140 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 1141 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.126LUT6 \OVERFLOW_DATA[12]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 1142 )
0.500FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.054LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 1143 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1144 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1145 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1146 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1147 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 1148 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1149 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1150 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1151 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1152 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1153 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1154 )
0.360FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 1155 )
0.765FDCE \final_byte_count_reg[5] 0.223LUT6 \insert_error_i_33 0.043CARRY4 \insert_error_reg_i_18 0.256CARRY4 \insert_error_reg_i_7 0.076LUT5 \insert_error_i_2 0.124LUT6 \insert_error_i_1 0.043

Path---( 1156 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.123LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 1157 )
0.388FDCE \TX_DATA_REG_reg[36] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 1158 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1159 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1160 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1161 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1162 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 1163 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1164 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1165 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 1166 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[16]_i_1 0.043

Path---( 1167 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1168 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1169 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1170 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1171 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1172 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1173 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1174 )
0.352FDCE \TX_DATA_REG_reg[3] 0.223LUT4 \CRC_OUT[29]_i_8 0.043LUT6 \CRC_OUT[8]_i_4 0.043LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 1175 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 1176 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1177 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1178 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1179 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1180 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[29]_i_6 0.134LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 1181 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1182 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 1183 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1184 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1185 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1186 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1187 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1188 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1189 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1190 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1191 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 1192 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 1193 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[12]_i_4 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 1194 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1195 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1196 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1197 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1198 )
0.599FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 1199 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1200 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1201 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1202 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1203 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 1204 )
0.491FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT6 \CRC_OUT[23]_i_2 0.138LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 1205 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[1]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 1206 )
0.493FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[23]_i_2 0.138LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 1207 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1208 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1209 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1210 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1211 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1212 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1213 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1214 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1215 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 1216 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1217 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1218 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1219 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1220 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1221 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1222 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1223 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1224 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1225 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1226 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1227 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1228 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1229 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1230 )
0.729FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1231 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1232 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1233 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1234 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1235 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 1236 )
0.491FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \TX_DATA_DEL14[50]_i_5 0.043LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[23]_i_3 0.132LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 1237 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1238 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1239 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1240 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1241 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 1242 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1243 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1244 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1245 )
0.682FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_1 0.130

Path---( 1246 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1247 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1248 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1249 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1250 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1251 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1252 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1253 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1254 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1255 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1256 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1257 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1258 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1259 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1260 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[55]_i_3 0.047LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 1261 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.126LUT6 \OVERFLOW_DATA[14]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 1262 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[0]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 1263 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1264 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1265 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1266 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1267 )
0.804FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1268 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 1269 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 1270 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1271 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1272 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1273 )
0.388FDCE \TX_DATA_REG_reg[13] 0.259LUT4 \CRC_OUT[29]_i_8 0.043LUT6 \CRC_OUT[8]_i_4 0.043LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 1274 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[55]_i_3 0.047LUT6 \TX_DATA_REG[55]_i_2 0.134LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 1275 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[7]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 1276 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1277 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1278 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1279 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1280 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 1281 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1282 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1283 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1284 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1285 )
0.605FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.054LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 1286 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 1287 )
0.500FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.054LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 1288 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1289 )
0.558FDCE \TX_DATA_REG_reg[35] 0.223LUT4 \CRC_OUT[26]_i_2 0.051LUT5 \CRC_OUT[10]_i_5 0.147LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 1290 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1291 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[18]_i_4 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 1292 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1293 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1294 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1295 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1296 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 1297 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1298 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1299 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1300 )
0.518FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.123LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 1301 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1302 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1303 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1304 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1305 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[1]_i_1 0.043

Path---( 1306 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1307 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1308 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1309 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1310 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1311 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1312 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1313 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[15]_i_1 0.043

Path---( 1314 )
0.455FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT6 \CRC_OUT[23]_i_2 0.138LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 1315 )
0.457FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[24]_i_5 0.138LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 1316 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[55]_i_3 0.051LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 1317 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1318 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 1319 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 1320 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1321 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1322 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1323 )
0.457FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 1324 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1325 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1326 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1327 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1328 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 1329 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1330 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1331 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1332 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[17]_i_2__0 0.043LUT6 \CRC_OUT[17]_i_1__0 0.043

Path---( 1333 )
0.319FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[6]_i_1 0.053

Path---( 1334 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.123LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 1335 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1336 )
0.521FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 1337 )
0.352FDCE \TX_DATA_REG_reg[4] 0.223LUT2 \CRC_OUT[18]_i_7 0.043LUT6 \CRC_OUT[4]_i_2 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 1338 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 1339 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1340 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1341 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1342 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1343 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1344 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1345 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1346 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1347 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1348 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1349 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1350 )
0.765FDCE \final_byte_count_reg[5] 0.223LUT6 \insert_error_i_33 0.043CARRY4 \insert_error_reg_i_18 0.256CARRY4 \insert_error_reg_i_7 0.076LUT6 \insert_error_i_4 0.124LUT6 \insert_error_i_1 0.043

Path---( 1351 )
0.457FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 1352 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.123LUT6 \OVERFLOW_DATA[15]_i_2 0.043LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 1353 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[29]_i_6 0.134LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 1354 )
0.388FDPE \TX_DATA_REG_reg[10] 0.259LUT3 \CRC_OUT[27]_i_7 0.043LUT5 \CRC_OUT[15]_i_3 0.043LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 1355 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[23]_i_3 0.043LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 1356 )
0.316FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[3]_i_1 0.050

Path---( 1357 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 1358 )
0.457FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT3 \CRC_OUT[20]_i_2 0.138LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 1359 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[55]_i_3 0.047LUT6 \TX_DATA_REG[55]_i_2 0.134LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 1360 )
0.395FDCE \final_byte_count_reg[13] 0.223LUT6 \insert_error_i_17 0.043LUT5 \insert_error_i_6 0.043LUT5 \insert_error_i_2 0.043LUT6 \insert_error_i_1 0.043

Path---( 1361 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1362 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1363 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 1364 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 1365 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 1366 )
1.240FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1367 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1368 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1369 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1370 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1371 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1372 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1373 )
0.352FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT4 \CRC_OUT[29]_i_8 0.043LUT6 \CRC_OUT[8]_i_4 0.043LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 1374 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 1375 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1376 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1377 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1378 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1379 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1380 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 1381 )
0.352FDPE \fcs_enabled_int_reg 0.223LUT3 \TX_DATA_DEL14[11]_i_3 0.043LUT6 \OVERFLOW_DATA[3]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 1382 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1383 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1384 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1385 )
0.424FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 1386 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[17]_i_3 0.043LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 1387 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[1]_i_1 0.136

Path---( 1388 )
1.193FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1389 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1390 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1391 )
1.132FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1392 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 1393 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 1394 )
0.415FDCE \load_final_CRC_reg 0.223LUT3 \TX_DATA_DEL14[55]_i_6 0.055LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.137

Path---( 1395 )
1.229FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1396 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1397 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1398 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1399 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1400 )
1.315FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1401 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1402 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1403 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1404 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1405 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 1406 )
0.388FDCE \TX_DATA_REG_reg[60] 0.259LUT2 \CRC_OUT[11]_i_4 0.043LUT6 \CRC_OUT[25]_i_3 0.043LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 1407 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 1408 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 1409 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 1410 )
1.226FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1411 )
1.085FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1412 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 1413 )
0.457FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[13]_i_3 0.138LUT6 \CRC_OUT[13]_i_1 0.043

Path---( 1414 )
0.483FDCE \TX_DATA_REG_reg[13] 0.259LUT2 \CRC_OUT[28]_i_9 0.047LUT6 \CRC_OUT[5]_i_5 0.134LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 1415 )
0.352FDCE \U_CRC64/CRC_OUT_reg[21] 0.223LUT3 \CRC_OUT[27]_i_7 0.043LUT6 \CRC_OUT[27]_i_4 0.043LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 1416 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1417 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1418 )
0.415FDCE \load_final_CRC_reg 0.223LUT3 \TX_DATA_DEL14[55]_i_6 0.055LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.137

Path---( 1419 )
0.582FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT4 \CRC_OUT[13]_i_5 0.138LUT6 \CRC_OUT[13]_i_1 0.134

Path---( 1420 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1421 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1422 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1423 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1424 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1425 )
1.182FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1426 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1427 )
0.542FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT4 \CRC_OUT[13]_i_5 0.138LUT6 \CRC_OUT[13]_i_1 0.134

Path---( 1428 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 1429 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 1430 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.123LUT6 \OVERFLOW_DATA[12]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 1431 )
1.179FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1432 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1433 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1434 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1435 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1436 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[22]_i_2 0.132LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 1437 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[10]_i_1 0.043

Path---( 1438 )
0.491FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT6 \CRC_OUT[24]_i_5 0.138LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 1439 )
1.207FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1440 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 1441 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 1442 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 1443 )
0.493FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[24]_i_5 0.138LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 1444 )
1.118FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1445 )
0.352FDCE \TX_DATA_REG_reg[7] 0.223LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 1446 )
1.304FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1447 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1448 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1449 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1450 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1451 )
0.388FDCE \TX_DATA_REG_reg[36] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[11]_i_5 0.043LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 1452 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1453 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[9]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 1454 )
1.215FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1455 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1456 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1457 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1458 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1459 )
1.301FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1460 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1461 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1462 )
0.491FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 1463 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 1464 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 1465 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 1466 )
0.493FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 1467 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1468 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1469 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1470 )
0.740FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1471 )
1.071FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1472 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1473 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1474 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1475 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1476 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1477 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 1478 )
0.388FDCE \U_CRC64/CRC_OUT_reg[24] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 1479 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[25]_i_5 0.134LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 1480 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 1481 )
1.168FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1482 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT5 \CRC_OUT[25]_i_5 0.134LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 1483 )
0.491FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 1484 )
0.493FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 1485 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1486 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 1487 )
1.193FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1488 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \TX_DATA_DEL14[23]_i_2 0.126LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 1489 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1490 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1491 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1492 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1493 )
0.318FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT3 \shift_pause_data[8]_i_1 0.052

Path---( 1494 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1495 )
1.290FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1496 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1497 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1498 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1499 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1500 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 1501 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1502 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1503 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1504 )
0.491FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 1505 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1506 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1507 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1508 )
0.493FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT3 \CRC_OUT[20]_i_2 0.138LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 1509 )
0.388FDCE \U_CRC64/CRC_OUT_reg[7] 0.259LUT2 \CRC_OUT[23]_i_8 0.043LUT6 \CRC_OUT[20]_i_3 0.043LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 1510 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1511 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1512 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1513 )
0.761FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1514 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1515 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1516 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1517 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1518 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1519 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1520 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 1521 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 1522 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 1523 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 1524 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1525 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1526 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1527 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1528 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1529 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1530 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1531 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1532 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 1533 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 1534 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 1535 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1536 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1537 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1538 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1539 )
0.759FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1540 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[19]_i_2 0.043LUT6 \CRC_OUT[19]_i_1 0.043

Path---( 1541 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1542 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.123LUT6 \OVERFLOW_DATA[13]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 1543 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 1544 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1545 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1546 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1547 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1548 )
0.455FDCE \TX_DATA_REG_reg[59] 0.223LUT4 \CRC_OUT[27]_i_2 0.051LUT5 \CRC_OUT[15]_i_3 0.138LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 1549 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.126LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 1550 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[4]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 1551 )
0.309FDCE \load_final_CRC_reg 0.223LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 1552 )
1.187FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1553 )
0.388FDCE \U_CRC64/CRC_OUT_reg[17] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[14]_i_2 0.043LUT6 \CRC_OUT[14]_i_1 0.043

Path---( 1554 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1555 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1556 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 1557 )
1.186FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1558 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 1559 )
0.491FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT6 \CRC_OUT[13]_i_3 0.138LUT6 \CRC_OUT[13]_i_1 0.043

Path---( 1560 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1561 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1562 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1563 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1564 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1565 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[6]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 1566 )
0.493FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[13]_i_3 0.138LUT6 \CRC_OUT[13]_i_1 0.043

Path---( 1567 )
0.388FDCE \TX_DATA_REG_reg[61] 0.259LUT4 \CRC_OUT[24]_i_6 0.043LUT6 \CRC_OUT[9]_i_3 0.043LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 1568 )
1.183FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1569 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1570 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1571 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1572 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1573 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1574 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1575 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1576 )
1.140FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1577 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 1578 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1579 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1580 )
1.139FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1581 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 1582 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1583 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1584 )
1.079FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1585 )
0.592FDCE \U_CRC64/CRC_OUT_reg[7] 0.259LUT4 \CRC_OUT[26]_i_2 0.049LUT5 \CRC_OUT[10]_i_5 0.147LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 1586 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[0]_i_2 0.043LUT6 \OVERFLOW_DATA[0]_i_1 0.043

Path---( 1587 )
1.136FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1588 )
1.176FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1589 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1590 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1591 )
1.175FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1592 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 1593 )
1.262FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1594 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 1595 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 1596 )
1.075FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1597 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[11]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 1598 )
1.261FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1599 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1600 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1601 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1602 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1603 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1604 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 1605 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1606 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1607 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1608 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1609 )
1.250FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.165

Path---( 1610 )
1.032FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1611 )
1.172FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.151

Path---( 1612 )
1.172FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1613 )
1.258FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1614 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1615 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1616 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1617 )
0.723FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1618 )
0.388FDRE \U_CRC8/data_int_reg[7] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[13]_i_2__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 1619 )
1.129FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1620 )
1.128FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1621 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1622 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1623 )
1.028FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1624 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1625 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1626 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1627 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1628 )
0.791FDCE \length_register_reg[1] 0.259LUT6 \insert_error_i_34 0.043CARRY4 \insert_error_reg_i_18 0.246CARRY4 \insert_error_reg_i_7 0.076LUT5 \insert_error_i_2 0.124LUT6 \insert_error_i_1 0.043

Path---( 1629 )
1.125FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.151

Path---( 1630 )
1.125FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1631 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1632 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1633 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1634 )
1.154FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1635 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1636 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1637 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1638 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1639 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1640 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1641 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1642 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1643 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1644 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1645 )
0.388FDCE \TX_DATA_REG_reg[61] 0.259LUT4 \CRC_OUT[24]_i_6 0.043LUT6 \CRC_OUT[2]_i_3 0.043LUT3 \CRC_OUT[2]_i_1 0.043

Path---( 1646 )
1.251FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1647 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1648 )
1.250FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1649 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1650 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1651 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1652 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1653 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1654 )
1.150FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.246CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1655 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1656 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1657 )
0.388FDCE \TX_DATA_REG_reg[36] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[3]_i_3 0.043LUT6 \CRC_OUT[3]_i_1 0.043

Path---( 1658 )
1.161FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.151

Path---( 1659 )
0.489FDPE \TX_DATA_REG_reg[34] 0.259LUT4 \CRC_OUT[22]_i_4 0.051LUT6 \CRC_OUT[25]_i_3 0.136LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 1660 )
1.247FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.151

Path---( 1661 )
1.247FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1662 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[55]_i_3 0.047LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 1663 )
1.236FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.151

Path---( 1664 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1665 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[9]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 1666 )
0.388FDCE \TX_DATA_REG_reg[60] 0.259LUT2 \CRC_OUT[11]_i_4 0.043LUT6 \CRC_OUT[8]_i_4 0.043LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 1667 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1668 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1669 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1670 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1671 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1672 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 1673 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1674 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1675 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1676 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1677 )
1.114FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.151

Path---( 1678 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1679 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1680 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1681 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 1682 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_DEL14[63]_i_4 0.123LUT6 \TX_DATA_DEL14[16]_i_2 0.043LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 1683 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 1684 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1685 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1686 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[5]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 1687 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1688 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1689 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1690 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1691 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[25]_i_5 0.134LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 1692 )
0.395FDCE \final_byte_count_reg[13] 0.223LUT6 \insert_error_i_17 0.043LUT5 \insert_error_i_6 0.043LUT6 \insert_error_i_4 0.043LUT6 \insert_error_i_1 0.043

Path---( 1693 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1694 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1695 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1696 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1697 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[25]_i_5 0.134LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 1698 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 1699 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 1700 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[7]_i_2 0.043LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 1701 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1702 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1703 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1704 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1705 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1706 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 1707 )
1.236FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.151

Path---( 1708 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1709 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1710 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1711 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1712 )
0.518FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.134LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.043

Path---( 1713 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1714 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[55]_i_3 0.051LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 1715 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 1716 )
0.266FDCE \load_final_CRC_reg 0.223LUT6 \TX_DATA_DEL14[16]_i_1 0.043

Path---( 1717 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1718 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1719 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1720 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1721 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1722 )
0.702FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1723 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[30]_i_4 0.134LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 1724 )
0.457FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[1]_i_3 0.138LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 1725 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 1726 )
0.489FDCE \TX_DATA_REG_reg[60] 0.259LUT4 \CRC_OUT[26]_i_2 0.051LUT6 \CRC_OUT[5]_i_2 0.136LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 1727 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1728 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 1729 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1730 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1731 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1732 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1733 )
0.521FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 1734 )
0.455FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT6 \CRC_OUT[13]_i_3 0.138LUT6 \CRC_OUT[13]_i_1 0.043

Path---( 1735 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 1736 )
0.352FDCE \TX_DATA_REG_reg[35] 0.223LUT2 \CRC_OUT[11]_i_4 0.043LUT6 \CRC_OUT[25]_i_3 0.043LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 1737 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 1738 )
0.415FDCE \load_final_CRC_reg 0.223LUT3 \TX_DATA_DEL14[55]_i_6 0.055LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.137

Path---( 1739 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[29]_i_6 0.134LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 1740 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1741 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1742 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1743 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1744 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1745 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1746 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1747 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1748 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1749 )
0.663FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_1 0.130

Path---( 1750 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 1751 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1752 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT6 \CRC_OUT[29]_i_6 0.134LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 1753 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1754 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1755 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1756 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1757 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[1]_i_1 0.136

Path---( 1758 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[55]_i_3 0.051LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 1759 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 1760 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[55]_i_1 0.043

Path---( 1761 )
0.388FDCE \TX_DATA_REG_reg[46] 0.259LUT2 \CRC_OUT[8]_i_5 0.043LUT6 \CRC_OUT[8]_i_4 0.043LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 1762 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 1763 )
0.388FDCE \U_CRC64/CRC_OUT_reg[7] 0.259LUT2 \CRC_OUT[23]_i_8 0.043LUT6 \CRC_OUT[23]_i_2 0.043LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 1764 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1765 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1766 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1767 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1768 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[5]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 1769 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[30]_i_4 0.134LUT6 \CRC_OUT[30]_i_1 0.043

Path---( 1770 )
1.132FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.165

Path---( 1771 )
1.133FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.112

Path---( 1772 )
0.725FDCE \length_register_reg[10] 0.259LUT6 \insert_error_i_31 0.043CARRY4 \insert_error_reg_i_18 0.180CARRY4 \insert_error_reg_i_7 0.076LUT5 \insert_error_i_2 0.124LUT6 \insert_error_i_1 0.043

Path---( 1773 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1774 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1775 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1776 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1777 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1778 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1779 )
0.561FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[22]_i_2 0.043LUT6 \TX_DATA_DEL14[22]_i_1 0.043

Path---( 1780 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT5 \CRC_OUT[30]_i_4 0.134LUT6 \CRC_OUT[30]_i_1 0.043

Path---( 1781 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1782 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1783 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1784 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1785 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 1786 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 1787 )
0.455FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT6 \CRC_OUT[24]_i_5 0.138LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 1788 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1789 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 1790 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 1791 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 1792 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1793 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1794 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1795 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1796 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 1797 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 1798 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1799 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1800 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1801 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1802 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 1803 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1804 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1805 )
1.129FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 1806 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1807 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1808 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1809 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 1810 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 1811 )
1.085FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.165

Path---( 1812 )
1.086FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.112

Path---( 1813 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1814 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1815 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[29]_i_6 0.134LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 1816 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1817 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1818 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1819 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1820 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1821 )
0.455FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 1822 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 1823 )
0.493FDPE \TX_DATA_REG_reg[16] 0.259LUT4 \CRC_OUT[31]_i_11 0.054LUT6 \CRC_OUT[31]_i_6 0.137LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 1824 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1825 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 1826 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[10]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 1827 )
1.082FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 1828 )
0.388FDCE \U_CRC64/CRC_OUT_reg[16] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[24]_i_5 0.043LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 1829 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1830 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1831 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1832 )
0.768FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_1 0.130

Path---( 1833 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[21]_i_1 0.043

Path---( 1834 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 1835 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 1836 )
1.121FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.165

Path---( 1837 )
1.122FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.112

Path---( 1838 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 1839 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1840 )
1.207FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.165

Path---( 1841 )
1.208FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.112

Path---( 1842 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.123LUT6 \OVERFLOW_DATA[11]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 1843 )
1.197FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.112

Path---( 1844 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1845 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1846 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1847 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1848 )
0.455FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 1849 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1850 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1851 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1852 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 1853 )
1.118FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.151

Path---( 1854 )
1.196FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1855 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1856 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1857 )
1.118FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 1858 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 1859 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1860 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 1861 )
1.204FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 1862 )
0.767FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_2 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.193CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 1863 )
1.074FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.165

Path---( 1864 )
1.075FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.112

Path---( 1865 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 1866 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1867 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1868 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1869 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1870 )
1.193FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.054CARRY4 \counter_reg[12]_i_1 0.108

Path---( 1871 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 1872 )
0.388FDCE \TX_DATA_REG_reg[46] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 1873 )
0.769FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_3 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.195CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 1874 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 1875 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[3]_i_1 0.136

Path---( 1876 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT5 \TX_DATA_REG[20]_i_1 0.043

Path---( 1877 )
0.455FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 1878 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1879 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1880 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1881 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 1882 )
1.071FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.151

Path---( 1883 )
1.149FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1884 )
1.071FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 1885 )
1.013FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.292

Path---( 1886 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[2]_i_1 0.136

Path---( 1887 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[1]_i_1 0.136

Path---( 1888 )
1.196FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.165

Path---( 1889 )
1.197FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.112

Path---( 1890 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 1891 )
0.559FDPE \TX_DATA_REG_reg[24] 0.223LUT4 \CRC_OUT[26]_i_2 0.052LUT5 \CRC_OUT[10]_i_5 0.147LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 1892 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1893 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1894 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1895 )
0.765FDCE \length_register_reg[5] 0.223LUT6 \insert_error_i_33 0.043CARRY4 \insert_error_reg_i_18 0.256CARRY4 \insert_error_reg_i_7 0.076LUT5 \insert_error_i_2 0.124LUT6 \insert_error_i_1 0.043

Path---( 1896 )
1.107FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.151

Path---( 1897 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 1898 )
0.801FDCE \length_register_reg[4] 0.259LUT6 \insert_error_i_33 0.043CARRY4 \insert_error_reg_i_18 0.256CARRY4 \insert_error_reg_i_7 0.076LUT5 \insert_error_i_2 0.124LUT6 \insert_error_i_1 0.043

Path---( 1899 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1900 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1901 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1902 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 1903 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1904 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1905 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1906 )
1.193FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.151

Path---( 1907 )
1.271FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1908 )
0.966FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.292

Path---( 1909 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1910 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1911 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1912 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1913 )
1.193FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 1914 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 1915 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 1916 )
1.182FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.151

Path---( 1917 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 1918 )
0.491FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT6 \CRC_OUT[1]_i_3 0.138LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 1919 )
0.395FDCE \final_byte_count_reg[11] 0.223LUT6 \insert_error_i_17 0.043LUT5 \insert_error_i_6 0.043LUT5 \insert_error_i_2 0.043LUT6 \insert_error_i_1 0.043

Path---( 1920 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 1921 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 1922 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT4 \TX_DATA_REG[17]_i_1 0.043

Path---( 1923 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1924 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1925 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 1926 )
0.493FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[1]_i_3 0.138LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 1927 )
1.060FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.151

Path---( 1928 )
1.197FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.165

Path---( 1929 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 1930 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 1931 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 1932 )
1.088FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.292

Path---( 1933 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 1934 )
0.388FDCE \TX_DATA_REG_reg[36] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 1935 )
0.750FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_2 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.193CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 1936 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1937 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1938 )
0.873FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 1939 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1940 )
0.352FDCE \TX_DATA_REG_reg[7] 0.223LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[11]_i_5 0.043LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 1941 )
0.752FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_3 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.195CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 1942 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 1943 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1944 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1945 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1946 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1947 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1948 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1949 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1950 )
0.558FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[1]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[1]_i_1 0.043

Path---( 1951 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1952 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1953 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1954 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1955 )
0.875FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 1956 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1957 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 1958 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1959 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1960 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1961 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1962 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 1963 )
1.182FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.151

Path---( 1964 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \TX_DATA_DEL14[55]_i_7 0.123LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 1965 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.126LUT6 \OVERFLOW_DATA[14]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 1966 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 1967 )
0.493FDCE \TX_DATA_REG_reg[43] 0.259LUT4 \CRC_OUT[27]_i_2 0.053LUT5 \CRC_OUT[15]_i_3 0.138LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 1968 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1969 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1970 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 1971 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[28]_i_5 0.043LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 1972 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[9]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 1973 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1974 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1975 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1976 )
0.697FDCE \length_register_reg[12] 0.259LUT6 \insert_error_i_20 0.043CARRY4 \insert_error_reg_i_7 0.228LUT5 \insert_error_i_2 0.124LUT6 \insert_error_i_1 0.043

Path---( 1977 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 1978 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 1979 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[31]_i_2 0.043LUT6 \OVERFLOW_DATA[15]_i_2 0.043LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 1980 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 1981 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 1982 )
0.457FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT3 \CRC_OUT[20]_i_2 0.138LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 1983 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 1984 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[3]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 1985 )
0.352FDPE \TX_DATA_REG_reg[56] 0.223LUT3 \CRC_OUT[27]_i_7 0.043LUT6 \CRC_OUT[1]_i_3 0.043LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 1986 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.123LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 1987 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 1988 )
0.493FDRE \U_CRC8/data_int_reg[6] 0.259LUT3 \CRC_OUT[26]_i_3__0 0.054LUT6 \CRC_OUT[26]_i_2__0 0.137LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 1989 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 1990 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 1991 )
0.360FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 1992 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 1993 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[7]_i_1 0.043

Path---( 1994 )
0.518FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.043

Path---( 1995 )
0.518FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.043

Path---( 1996 )
0.856FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 1997 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1998 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 1999 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2000 )
0.982FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.261

Path---( 2001 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2002 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2003 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2004 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2005 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2006 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2007 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2008 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2009 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2010 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2011 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 2012 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2013 )
1.079FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2014 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 2015 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2016 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2017 )
0.309FDCE \load_final_CRC_reg 0.223LUT6 \TX_DATA_VALID_DEL14[2]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 2018 )
0.518FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.135LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.043

Path---( 2019 )
0.858FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 2020 )
0.352FDCE \TX_DATA_VALID_REG_reg[5] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 2021 )
0.558FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[1]_i_1 0.136

Path---( 2022 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 2023 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2024 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2025 )
0.388FDCE \U_CRC64/CRC_OUT_reg[24] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 2026 )
0.838FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 2027 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.126LUT6 \OVERFLOW_DATA[15]_i_2 0.043LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 2028 )
1.075FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2029 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 2030 )
0.935FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.261

Path---( 2031 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2032 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2033 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2034 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2035 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 2036 )
1.032FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2037 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2038 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2039 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 2040 )
0.388FDCE \U_CRC64/CRC_OUT_reg[27] 0.259LUT2 \CRC_OUT[18]_i_7 0.043LUT6 \CRC_OUT[4]_i_2 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 2041 )
0.352FDCE \TX_DATA_REG_reg[35] 0.223LUT2 \CRC_OUT[11]_i_4 0.043LUT6 \CRC_OUT[8]_i_4 0.043LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 2042 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2043 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 2044 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 2045 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 2046 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2047 )
1.028FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2048 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 2049 )
0.451FDCE \FRAME_START_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.051LUT6 \shift_pause_data[44]_i_1 0.134LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 2050 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2051 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2052 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2053 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2054 )
0.830FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 2055 )
1.068FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2056 )
1.057FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[8]_i_5 0.122CARRY4 \counter_reg[8]_i_1 0.261

Path---( 2057 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2058 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2059 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2060 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2061 )
1.154FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2062 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 2063 )
0.720FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[12]_i_4 0.136CARRY4 \final_byte_count_reg[12]_i_1 0.312

Path---( 2064 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[6]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 2065 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 2066 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 2067 )
1.142FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.165

Path---( 2068 )
1.143FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.112

Path---( 2069 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2070 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2071 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2072 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[6]_i_1 0.043

Path---( 2073 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2074 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2075 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2076 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 2077 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 2078 )
1.064FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2079 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2080 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2081 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[1]_i_1 0.043

Path---( 2082 )
0.493FDRE \U_CRC8/data_int_reg[0] 0.259LUT3 \CRC_OUT[26]_i_3__0 0.054LUT6 \CRC_OUT[26]_i_2__0 0.137LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 2083 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[4]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 2084 )
0.352FDCE \insert_error_reg 0.223LUT3 \TX_DATA_DEL14[11]_i_3 0.043LUT6 \OVERFLOW_DATA[3]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 2085 )
1.150FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2086 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[31]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 2087 )
1.021FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2088 )
0.820FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.193CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 2089 )
0.822FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.195CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 2090 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 2091 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2092 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2093 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2094 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2095 )
1.139FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 2096 )
0.712FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_2 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.193CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2097 )
0.712FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_2 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.193CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2098 )
0.455FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT6 \CRC_OUT[1]_i_3 0.138LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 2099 )
0.821FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 2100 )
0.714FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_3 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.195CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2101 )
0.714FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_3 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.195CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2102 )
0.494FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_DEL14[63]_i_4 0.136LUT6 \TX_DATA_DEL14[23]_i_3 0.043LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 2103 )
1.095FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.165

Path---( 2104 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 2105 )
1.017FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2106 )
0.388FDCE \TX_DATA_REG_reg[43] 0.259LUT5 \CRC_OUT[26]_i_8 0.043LUT6 \CRC_OUT[26]_i_4 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 2107 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 2108 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 2109 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2110 )
0.453FDCE \TX_DATA_REG_reg[35] 0.223LUT4 \CRC_OUT[26]_i_2 0.051LUT6 \CRC_OUT[5]_i_2 0.136LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 2111 )
1.143FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2112 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 2113 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[15]_i_3__0 0.043LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 2114 )
1.092FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 2115 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[11]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 2116 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 2117 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \TX_DATA_DEL14[23]_i_2 0.043LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 2118 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 2119 )
0.388FDRE \U_CRC8/data_int_reg[6] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[13]_i_2__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 2120 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2121 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2122 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2123 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2124 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2125 )
1.217FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.165

Path---( 2126 )
0.493FDCE \TX_DATA_REG_reg[61] 0.259LUT2 \CRC_OUT[25]_i_10 0.054LUT6 \CRC_OUT[25]_i_3 0.137LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 2127 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[10]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 2128 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 2129 )
1.139FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.231CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2130 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2131 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2132 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2133 )
0.813FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 2134 )
1.128FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.151

Path---( 2135 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 2136 )
0.457FDCE \FRAME_START_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.051LUT6 \shift_pause_data[44]_i_1 0.134LUT3 \shift_pause_data[8]_i_1 0.049

Path---( 2137 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2138 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2139 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2140 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2141 )
1.214FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 2142 )
0.558FDCE \TX_DATA_REG_reg[4] 0.223LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[14]_i_1 0.136

Path---( 2143 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2144 )
1.143FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.165

Path---( 2145 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 2146 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[14]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 2147 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2148 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2149 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2150 )
0.491FDCE \TX_DATA_REG_reg[13] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 2151 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[55]_i_3 0.047LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 2152 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2153 )
0.820FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2154 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2155 )
0.457FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2156 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2157 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2158 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2159 )
0.388FDCE \TX_DATA_REG_reg[60] 0.259LUT2 \CRC_OUT[11]_i_4 0.043LUT6 \CRC_OUT[13]_i_3 0.043LUT6 \CRC_OUT[13]_i_1 0.043

Path---( 2160 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[13]_i_1 0.043

Path---( 2161 )
1.081FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.151

Path---( 2162 )
0.803FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.193CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 2163 )
0.805FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.195CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 2164 )
0.493FDCE \TX_DATA_REG_reg[47] 0.259LUT5 \CRC_OUT[19]_i_4 0.053LUT3 \CRC_OUT[20]_i_2 0.138LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 2165 )
0.266FDCE \load_final_CRC_reg 0.223LUT6 \TX_DATA_VALID_DEL14[2]_i_1 0.043

Path---( 2166 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2167 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2168 )
1.140FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.054CARRY4 \counter_reg[8]_i_1 0.108

Path---( 2169 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2170 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2171 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2172 )
0.352FDCE \TX_DATA_REG_reg[7] 0.223LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[3]_i_3 0.043LUT6 \CRC_OUT[3]_i_1 0.043

Path---( 2173 )
0.818FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2174 )
0.818FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2175 )
0.822FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2176 )
0.388FDPE \TX_DATA_REG_reg[1] 0.259LUT4 \CRC_OUT[1]_i_2 0.043LUT5 \CRC_OUT[23]_i_4 0.043LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 2177 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2178 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2179 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[2]_i_1 0.043

Path---( 2180 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2181 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2182 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2183 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2184 )
0.820FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2185 )
0.820FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2186 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 2187 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 2188 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[9]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 2189 )
1.203FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.151

Path---( 2190 )
0.494FDPE \TX_DATA_REG_reg[8] 0.259LUT3 \CRC_OUT[13]_i_4 0.055LUT6 \CRC_OUT[5]_i_2 0.137LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 2191 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[55]_i_3 0.047LUT6 \TX_DATA_REG[55]_i_2 0.134LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 2192 )
0.690FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[12]_i_4 0.136CARRY4 \final_byte_count_reg[12]_i_1 0.282

Path---( 2193 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT4 \CRC_OUT[1]_i_2 0.043LUT5 \CRC_OUT[23]_i_4 0.043LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 2194 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[13]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 2195 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[5]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 2196 )
1.129FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.151

Path---( 2197 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 2198 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2199 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[31]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 2200 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2201 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2202 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2203 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2204 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 2205 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2206 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2207 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2208 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2209 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2210 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2211 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2212 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2213 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2214 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2215 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2216 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2217 )
0.518FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.134LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.043

Path---( 2218 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2219 )
0.803FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2220 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 2221 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2222 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2223 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 2224 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[3]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 2225 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 2226 )
0.408FDCE \FRAME_START_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.051LUT6 \shift_pause_data[44]_i_1 0.134

Path---( 2227 )
0.321FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[40]_i_1 0.055

Path---( 2228 )
0.817FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 2229 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 2230 )
0.388FDPE \TX_DATA_REG_reg[8] 0.259LUT3 \CRC_OUT[29]_i_3 0.043LUT6 \CRC_OUT[23]_i_2 0.043LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 2231 )
0.558FDCE \TX_DATA_REG_reg[4] 0.223LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[3]_i_1 0.136

Path---( 2232 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 2233 )
0.314FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[5]_i_1 0.048

Path---( 2234 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[29]_i_6 0.134LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 2235 )
0.805FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2236 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[1]_i_1 0.043

Path---( 2237 )
0.388FDCE \TX_DATA_REG_reg[46] 0.259LUT6 \CRC_OUT[21]_i_4 0.043LUT6 \CRC_OUT[21]_i_2 0.043LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2238 )
0.663FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.132LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 2239 )
0.352FDPE \TX_DATA_REG_reg[24] 0.223LUT2 \CRC_OUT[23]_i_8 0.043LUT6 \CRC_OUT[20]_i_3 0.043LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 2240 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT6 \CRC_OUT[29]_i_6 0.134LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 2241 )
0.785FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2242 )
0.487FDCE \U_CRC64/CRC_OUT_reg[18] 0.259LUT2 \CRC_OUT[28]_i_9 0.051LUT6 \CRC_OUT[5]_i_5 0.134LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 2243 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT6 \OVERFLOW_DATA[4]_i_2 0.123LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 2244 )
0.270FDCE \load_CRC8_reg 0.223LUT1 \tx_data_int[7]_i_1 0.047

Path---( 2245 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 2246 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2247 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2248 )
0.388FDCE \TX_DATA_REG_reg[61] 0.259LUT4 \CRC_OUT[24]_i_6 0.043LUT6 \CRC_OUT[4]_i_3 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 2249 )
0.783FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2250 )
0.783FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2251 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2252 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2253 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2254 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2255 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT4 \TX_DATA_REG[41]_i_1 0.043

Path---( 2256 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 2257 )
0.411FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT2 \TX_DATA_DEL14[55]_i_2 0.052LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.136

Path---( 2258 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 2259 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 2260 )
0.352FDCE \TX_DATA_REG_reg[6] 0.223LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[29]_i_7 0.043LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 2261 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2262 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT3 \OVERFLOW_DATA[39]_i_3 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2263 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2264 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2265 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 2266 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 2267 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 2268 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2269 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 2270 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 2271 )
0.411FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT2 \TX_DATA_DEL14[55]_i_2 0.052LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.136

Path---( 2272 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2273 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2274 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2275 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[3]_i_1 0.136

Path---( 2276 )
0.388FDCE \U_CRC64/CRC_OUT_reg[17] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[12]_i_4 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 2277 )
0.518FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.134LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.043

Path---( 2278 )
0.777FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2279 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 2280 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[1]_i_1 0.136

Path---( 2281 )
0.309FDCE \load_final_CRC_reg 0.223LUT6 \TX_DATA_VALID_DEL14[0]_i_2 0.043LUT6 \TX_DATA_VALID_DEL14[0]_i_1 0.043

Path---( 2282 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[2]_i_1 0.136

Path---( 2283 )
0.487FDCE \TX_DATA_REG_reg[29] 0.259LUT4 \CRC_OUT[23]_i_3 0.049LUT6 \CRC_OUT[9]_i_4 0.136LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 2284 )
0.775FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2285 )
0.775FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2286 )
1.013FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.292

Path---( 2287 )
0.388FDCE \TX_DATA_REG_reg[39] 0.259LUT4 \CRC_OUT[22]_i_6 0.043LUT6 \CRC_OUT[4]_i_3 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 2288 )
0.555FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \TX_DATA_DEL14[50]_i_5 0.126LUT4 \TX_DATA_DEL14[50]_i_3 0.050LUT6 \TX_DATA_DEL14[23]_i_3 0.132LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 2289 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[50]_i_1 0.043

Path---( 2290 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 2291 )
1.089FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2292 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 2293 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[28]_i_5 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 2294 )
0.800FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.149

Path---( 2295 )
0.457FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.054LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.043

Path---( 2296 )
0.352FDCE \TX_DATA_REG_reg[62] 0.223LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 2297 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 2298 )
0.767FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.193CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2299 )
0.769FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.195CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2300 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 2301 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2302 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2303 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2304 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2305 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 2306 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 2307 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT4 \TX_DATA_REG[49]_i_1 0.043

Path---( 2308 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[5]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 2309 )
0.270FDCE \load_CRC8_reg 0.223LUT1 \tx_data_int[7]_i_1 0.047

Path---( 2310 )
0.270FDCE \load_CRC8_reg 0.223LUT1 \tx_data_int[7]_i_1 0.047

Path---( 2311 )
0.270FDCE \load_CRC8_reg 0.223LUT1 \tx_data_int[7]_i_1 0.047

Path---( 2312 )
0.270FDCE \load_CRC8_reg 0.223LUT1 \tx_data_int[7]_i_1 0.047

Path---( 2313 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.126LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 2314 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2315 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2316 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2317 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2318 )
0.768FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2319 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 2320 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2321 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2322 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2323 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2324 )
1.085FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2325 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2326 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2327 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 2328 )
0.966FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.292

Path---( 2329 )
0.765FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.193CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2330 )
0.767FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.195CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2331 )
0.765FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.193CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2332 )
0.767FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.195CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2333 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 2334 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 2335 )
1.042FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2336 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 2337 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 2338 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2339 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2340 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2341 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2342 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2343 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2344 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2345 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2346 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2347 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2348 )
0.424FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 2349 )
0.487FDCE \U_CRC64/CRC_OUT_reg[7] 0.259LUT4 \CRC_OUT[26]_i_2 0.049LUT6 \CRC_OUT[5]_i_2 0.136LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 2350 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2351 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 2352 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2353 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2354 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 2355 )
0.352FDCE \TX_DATA_REG_reg[7] 0.223LUT3 \CRC_OUT[30]_i_8 0.043LUT6 \CRC_OUT[30]_i_2 0.043LUT6 \CRC_OUT[30]_i_1 0.043

Path---( 2356 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2357 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2358 )
1.038FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2359 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 2360 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 2361 )
0.487FDCE \TX_DATA_REG_reg[29] 0.259LUT4 \CRC_OUT[23]_i_3 0.049LUT6 \CRC_OUT[21]_i_2 0.136LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2362 )
1.001FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.276

Path---( 2363 )
1.088FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.292

Path---( 2364 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 2365 )
0.352FDCE \TX_DATA_REG_reg[6] 0.223LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[29]_i_7 0.043LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 2366 )
1.164FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2367 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 2368 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2369 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2370 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2371 )
0.760FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2372 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2373 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[25]_i_5 0.134LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 2374 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 2375 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[25]_i_5 0.134LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 2376 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 2377 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT5 \CRC_OUT[25]_i_5 0.134LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 2378 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2379 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2380 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2381 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[28]_i_5 0.043LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2382 )
0.597FDCE \U_CRC64/CRC_OUT_reg[18] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT5 \CRC_OUT[10]_i_5 0.150LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 2383 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2384 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2385 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2386 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2387 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2388 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT5 \CRC_OUT[25]_i_5 0.134LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 2389 )
1.160FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.256CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2390 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 2391 )
0.954FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.276

Path---( 2392 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2393 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2394 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2395 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 2396 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 2397 )
1.090FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.112

Path---( 2398 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 2399 )
0.223FDCE \load_final_CRC_reg 0.223

Path---( 2400 )
0.767FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.166

Path---( 2401 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2402 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2403 )
0.750FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.193CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2404 )
0.752FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.195CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2405 )
0.411FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT2 \TX_DATA_DEL14[55]_i_2 0.052LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.136

Path---( 2406 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 2407 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2408 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2409 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2410 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2411 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 2412 )
0.769FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.166

Path---( 2413 )
0.765FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2414 )
0.765FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2415 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2416 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 2417 )
1.086FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.246CARRY4 \counter_reg[4]_i_1 0.108

Path---( 2418 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 2419 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[3]_i_1 0.136

Path---( 2420 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2421 )
0.352FDCE \TX_DATA_REG_reg[52] 0.223LUT3 \CRC_OUT[22]_i_7 0.043LUT6 \CRC_OUT[22]_i_3 0.043LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 2422 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[12]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 2423 )
1.076FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.276

Path---( 2424 )
0.767FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2425 )
0.767FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2426 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_2 0.043LUT6 \OVERFLOW_DATA[4]_i_1 0.043

Path---( 2427 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 2428 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[2]_i_1 0.136

Path---( 2429 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.126LUT6 \OVERFLOW_DATA[31]_i_1 0.043

Path---( 2430 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 2431 )
0.487FDCE \TX_DATA_REG_reg[54] 0.259LUT4 \CRC_OUT[31]_i_10 0.051LUT6 \CRC_OUT[31]_i_6 0.134LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 2432 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.126LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 2433 )
0.558FDCE \TX_DATA_REG_reg[4] 0.223LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT5 \CRC_OUT[15]_i_1 0.136

Path---( 2434 )
0.447FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2435 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2436 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 2437 )
0.388FDCE \TX_DATA_REG_reg[60] 0.259LUT2 \CRC_OUT[11]_i_4 0.043LUT6 \CRC_OUT[29]_i_5 0.043LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 2438 )
0.381FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.126LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 2439 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[10]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 2440 )
0.388FDCE \TX_DATA_REG_reg[46] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[1]_i_1 0.043

Path---( 2441 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 2442 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.043

Path---( 2443 )
0.489FDCE \TX_DATA_REG_reg[60] 0.259LUT4 \CRC_OUT[26]_i_2 0.051LUT6 \CRC_OUT[7]_i_3 0.136LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 2444 )
0.982FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.261

Path---( 2445 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 2446 )
0.352FDCE \TX_DATA_REG_reg[7] 0.223LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[23]_i_5 0.043LUT6 \CRC_OUT[23]_i_1 0.043

Path---( 2447 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 2448 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 2449 )
0.455FDPE \TX_DATA_REG_reg[58] 0.223LUT4 \CRC_OUT[27]_i_2 0.051LUT5 \CRC_OUT[15]_i_3 0.138LUT5 \CRC_OUT[15]_i_1 0.043

Path---( 2450 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 2451 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2452 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2453 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2454 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2455 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[0]_i_1 0.136

Path---( 2456 )
0.841FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_4 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.267CARRY4 \final_byte_count_reg[12]_i_1 0.166

Path---( 2457 )
0.558FDCE \TX_DATA_REG_reg[4] 0.223LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[19]_i_1 0.136

Path---( 2458 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 2459 )
0.750FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.149

Path---( 2460 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2461 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2462 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 2463 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 2464 )
0.935FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.261

Path---( 2465 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2466 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2467 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2468 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2469 )
0.764FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2470 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 2471 )
0.457FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.043LUT2 \TX_DATA_VALID_DEL14[7]_i_3 0.054LUT6 \TX_DATA_VALID_DEL14[7]_i_1 0.137

Path---( 2472 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[1]_i_1 0.136

Path---( 2473 )
0.454FDCE \TX_DATA_REG_reg[7] 0.223LUT3 \CRC_OUT[25]_i_9 0.052LUT6 \CRC_OUT[25]_i_3 0.136LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 2474 )
0.352FDCE \TX_DATA_REG_reg[59] 0.223LUT5 \CRC_OUT[26]_i_8 0.043LUT6 \CRC_OUT[26]_i_4 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 2475 )
0.752FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.149

Path---( 2476 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2477 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2478 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2479 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2480 )
0.388FDCE \TX_DATA_REG_reg[46] 0.259LUT2 \CRC_OUT[8]_i_5 0.043LUT6 \CRC_OUT[2]_i_3 0.043LUT3 \CRC_OUT[2]_i_1 0.043

Path---( 2481 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 2482 )
0.762FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2483 )
0.762FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.053CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2484 )
0.484FDPE \TX_DATA_REG_reg[1] 0.259LUT2 \CRC_OUT[10]_i_4 0.050LUT6 \CRC_OUT[13]_i_2 0.132LUT6 \CRC_OUT[13]_i_1 0.043

Path---( 2485 )
0.388FDPE \TX_DATA_REG_reg[8] 0.259LUT3 \CRC_OUT[29]_i_3 0.043LUT6 \CRC_OUT[22]_i_3 0.043LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 2486 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2487 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2488 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2489 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2490 )
0.388FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[25]_i_3 0.043LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 2491 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2492 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 2493 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2494 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2495 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2496 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2497 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 2498 )
0.730FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2499 )
0.730FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2500 )
1.057FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.261

Path---( 2501 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2502 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2503 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[2]_i_1 0.043

Path---( 2504 )
0.969FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.244

Path---( 2505 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT5 \TX_DATA_REG[52]_i_1 0.043

Path---( 2506 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 2507 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[3]_i_1 0.043

Path---( 2508 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[32]_i_1 0.043

Path---( 2509 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2510 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 2511 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 2512 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 2513 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 2514 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2515 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[7] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2516 )
0.388FDCE \TX_DATA_REG_reg[19] 0.259LUT4 \CRC_OUT[22]_i_6 0.043LUT6 \CRC_OUT[4]_i_3 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 2517 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 2518 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2519 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2520 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2521 )
0.922FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.244

Path---( 2522 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[3]_i_2 0.043LUT6 \OVERFLOW_DATA[3]_i_1 0.043

Path---( 2523 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 2524 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2525 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[31]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_2 0.043LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 2526 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2527 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2528 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 2529 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[34]_i_1 0.043

Path---( 2530 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2531 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2532 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2533 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[31]_i_2 0.043LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2534 )
0.388FDCE \TX_DATA_REG_reg[39] 0.259LUT4 \CRC_OUT[22]_i_6 0.043LUT6 \CRC_OUT[0]_i_2 0.043LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 2535 )
0.722FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2536 )
0.722FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2537 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2538 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2539 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2540 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2541 )
0.352FDCE \TX_DATA_REG_reg[35] 0.223LUT2 \CRC_OUT[11]_i_4 0.043LUT6 \CRC_OUT[13]_i_3 0.043LUT6 \CRC_OUT[13]_i_1 0.043

Path---( 2542 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 2543 )
0.747FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2544 )
0.388FDRE \U_CRC8/data_int_reg[0] 0.259LUT2 \CRC_OUT[10]_i_4__0 0.043LUT6 \CRC_OUT[5]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 2545 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 2546 )
0.455FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 2547 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 2548 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 2549 )
0.558FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[3]_i_1 0.136

Path---( 2550 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.126LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.043

Path---( 2551 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2552 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2553 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2554 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2555 )
1.044FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.244

Path---( 2556 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.126LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.043

Path---( 2557 )
0.412FDCE \insert_error_reg 0.223LUT2 \OVERFLOW_DATA[8]_i_2 0.051LUT6 \OVERFLOW_DATA[8]_i_1 0.138

Path---( 2558 )
0.388FDPE \TX_DATA_REG_reg[16] 0.259LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[29]_i_7 0.043LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 2559 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 2560 )
0.712FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.193CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2561 )
0.714FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.195CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2562 )
0.712FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.193CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2563 )
0.714FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.195CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2564 )
0.558FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[2]_i_1 0.136

Path---( 2565 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2566 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2567 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.126LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.043

Path---( 2568 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[25]_i_3 0.043LUT5 \CRC_OUT[25]_i_1 0.043

Path---( 2569 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 2570 )
1.029FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.308

Path---( 2571 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2572 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2573 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2574 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[29]_i_6 0.134LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 2575 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[1]_i_1 0.136

Path---( 2576 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 2577 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 2578 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT6 \CRC_OUT[29]_i_6 0.134LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 2579 )
0.388FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[14]_i_1 0.043

Path---( 2580 )
0.558FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 2581 )
0.483FDCE \TX_DATA_REG_reg[13] 0.259LUT2 \CRC_OUT[28]_i_9 0.047LUT6 \CRC_OUT[11]_i_5 0.134LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 2582 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 2583 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2584 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2585 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2586 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 2587 )
0.558FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 2588 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2589 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2590 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2591 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2592 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2593 )
0.982FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.308

Path---( 2594 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2595 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2596 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2597 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2598 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 2599 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[12]_i_1 0.043

Path---( 2600 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 2601 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[11]_i_1 0.043

Path---( 2602 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2603 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 2604 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2605 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2606 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 2607 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 2608 )
0.447FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 2609 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[23]_i_1 0.043

Path---( 2610 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[0]_i_1 0.043

Path---( 2611 )
0.352FDCE \TX_DATA_REG_reg[3] 0.223LUT4 \CRC_OUT[29]_i_8 0.043LUT6 \CRC_OUT[6]_i_2 0.043LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 2612 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[25]_i_1 0.043

Path---( 2613 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2614 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 2615 )
1.104FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.308

Path---( 2616 )
0.712FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 2617 )
0.712FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 2618 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2619 )
0.938FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.217

Path---( 2620 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[61]_i_1 0.043

Path---( 2621 )
0.388FDCE \U_CRC64/CRC_OUT_reg[17] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[18]_i_4 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 2622 )
0.714FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 2623 )
0.714FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 2624 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 2625 )
0.454FDPE \TX_DATA_REG_reg[24] 0.223LUT4 \CRC_OUT[26]_i_2 0.052LUT6 \CRC_OUT[5]_i_2 0.136LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 2626 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2627 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2628 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2629 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2630 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2631 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2632 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2633 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_2 0.043LUT6 \OVERFLOW_DATA[5]_i_1 0.043

Path---( 2634 )
0.388FDRE \U_CRC8/data_int_reg[7] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[6]_i_2__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 2635 )
0.586FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_3 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.178

Path---( 2636 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 2637 )
0.891FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.217

Path---( 2638 )
0.320FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[7]_i_1 0.054

Path---( 2639 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2640 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2641 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[14]_i_1 0.043

Path---( 2642 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2643 )
0.266FDCE \load_final_CRC_reg 0.223LUT6 \TX_DATA_DEL14[23]_i_1 0.043

Path---( 2644 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 2645 )
0.388FDRE \U_CRC8/data_int_reg[7] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[6]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 2646 )
0.388FDPE \TX_DATA_REG_reg[1] 0.259LUT4 \CRC_OUT[1]_i_2 0.043LUT6 \CRC_OUT[31]_i_6 0.043LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 2647 )
0.266FDCE \U_ACK_CNT/start_count_del_reg 0.223LUT2 \tx_ack_i_1 0.043

Path---( 2648 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[12]_i_5 0.043LUT6 \CRC_OUT[21]_i_2 0.043LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2649 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[14]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 2650 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 2651 )
1.024FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.292

Path---( 2652 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[10]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 2653 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 2654 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 2655 )
1.013FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.217

Path---( 2656 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2657 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2658 )
0.315FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[9]_i_1 0.049

Path---( 2659 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT5 \CRC_OUT[30]_i_4 0.134LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2660 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2661 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2662 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2663 )
0.711FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.166

Path---( 2664 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT5 \CRC_OUT[30]_i_4 0.134LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2665 )
0.786FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_4 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.267CARRY4 \final_byte_count_reg[12]_i_1 0.111

Path---( 2666 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 2667 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 2668 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 2669 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT4 \CRC_OUT[1]_i_2 0.043LUT6 \CRC_OUT[31]_i_6 0.043LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 2670 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2671 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2672 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2673 )
0.999FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.278

Path---( 2674 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2675 )
0.319FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT6 \TX_DATA_REG[63]_i_3 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2676 )
0.319FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT6 \TX_DATA_REG[63]_i_3 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2677 )
0.709FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2678 )
0.709FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.053CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2679 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 2680 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2681 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2682 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 2683 )
0.493FDPE \TX_DATA_REG_reg[10] 0.259LUT2 \CRC_OUT[31]_i_12 0.054LUT6 \CRC_OUT[0]_i_2 0.137LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 2684 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2685 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[1]_i_1 0.043

Path---( 2686 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2687 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2688 )
0.785FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2689 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[13]_i_2 0.043LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 2690 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 2691 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 2692 )
0.952FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.278

Path---( 2693 )
0.388FDPE \TX_DATA_REG_reg[16] 0.259LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[29]_i_7 0.043LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 2694 )
0.396FDRE \U_CRC8/data_int_reg[0] 0.259LUT2 \CRC_OUT[10]_i_4__0 0.043LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[7]_i_1__0 0.051

Path---( 2695 )
0.388FDCE \U_CRC64/CRC_OUT_reg[24] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[11]_i_5 0.043LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 2696 )
0.490FDCE \TX_DATA_REG_reg[28] 0.259LUT4 \CRC_OUT[23]_i_3 0.052LUT6 \CRC_OUT[9]_i_4 0.136LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 2697 )
0.388FDCE \TX_DATA_REG_reg[19] 0.259LUT4 \CRC_OUT[22]_i_6 0.043LUT6 \CRC_OUT[0]_i_2 0.043LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 2698 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2699 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2700 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2701 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2702 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2703 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2704 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 2705 )
1.074FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_6 0.122CARRY4 \counter_reg[0]_i_2 0.278

Path---( 2706 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[28]_i_5 0.043LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 2707 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 2708 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2709 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 2710 )
0.477FDCE \append_end_frame_reg 0.204LUT3 \TX_DATA_DEL14[55]_i_6 0.136LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.137

Path---( 2711 )
0.777FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2712 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2713 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2714 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2715 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2716 )
0.694FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.149

Path---( 2717 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2718 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2719 )
0.451FDCE \U_CRC64/CRC_OUT_reg[14] 0.223LUT3 \CRC_OUT[16]_i_5 0.051LUT6 \CRC_OUT[16]_i_2 0.134LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 2720 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2721 )
0.664FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.312

Path---( 2722 )
0.270FDCE \load_CRC8_reg 0.223LUT1 \tx_data_int[7]_i_1 0.047

Path---( 2723 )
0.270FDCE \load_CRC8_reg 0.223LUT1 \tx_data_int[7]_i_1 0.047

Path---( 2724 )
0.270FDCE \load_CRC8_reg 0.223LUT1 \tx_data_int[7]_i_1 0.047

Path---( 2725 )
0.388FDCE \U_CRC64/CRC_OUT_reg[24] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[3]_i_3 0.043LUT6 \CRC_OUT[3]_i_1 0.043

Path---( 2726 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[12]_i_1 0.126

Path---( 2727 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 2728 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 2729 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 2730 )
0.388FDCE \TX_DATA_REG_reg[13] 0.259LUT4 \CRC_OUT[29]_i_8 0.043LUT6 \CRC_OUT[6]_i_2 0.043LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 2731 )
0.477FDCE \append_end_frame_reg 0.204LUT3 \TX_DATA_DEL14[55]_i_6 0.136LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.137

Path---( 2732 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 2733 )
0.490FDCE \TX_DATA_REG_reg[28] 0.259LUT4 \CRC_OUT[23]_i_3 0.052LUT6 \CRC_OUT[21]_i_2 0.136LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2734 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 2735 )
0.388FDCE \TX_DATA_REG_reg[14] 0.259LUT4 \CRC_OUT[1]_i_2 0.043LUT6 \CRC_OUT[26]_i_4 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 2736 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2737 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2738 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[11]_i_1 0.126

Path---( 2739 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2740 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2741 )
0.388FDPE \TX_DATA_REG_reg[34] 0.259LUT2 \CRC_OUT[14]_i_5 0.043LUT6 \CRC_OUT[4]_i_2 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 2742 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2743 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 2744 )
0.768FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2745 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2746 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2747 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2748 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 2749 )
0.388FDPE \TX_DATA_REG_reg[10] 0.259LUT4 \CRC_OUT[12]_i_5 0.043LUT6 \CRC_OUT[21]_i_2 0.043LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2750 )
0.319FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT6 \TX_DATA_REG[63]_i_3 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2751 )
0.319FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT6 \TX_DATA_REG[63]_i_3 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2752 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2753 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2754 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2755 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2756 )
0.352FDCE \TX_DATA_REG_reg[35] 0.223LUT2 \CRC_OUT[11]_i_4 0.043LUT6 \CRC_OUT[29]_i_5 0.043LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 2757 )
0.993FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.261

Path---( 2758 )
0.451FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.043

Path---( 2759 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 2760 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 2761 )
0.453FDCE \TX_DATA_REG_reg[35] 0.223LUT4 \CRC_OUT[26]_i_2 0.051LUT6 \CRC_OUT[7]_i_3 0.136LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 2762 )
0.451FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[6]_i_1 0.043

Path---( 2763 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 2764 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 2765 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[3]_i_1 0.136

Path---( 2766 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2767 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2768 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2769 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2770 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2771 )
0.266FDCE \insert_error_reg 0.223LUT6 \OVERFLOW_DATA[31]_i_1 0.043

Path---( 2772 )
0.457FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.054LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.043

Path---( 2773 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[1]_i_1 0.136

Path---( 2774 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 2775 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[20]_i_1 0.126

Path---( 2776 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2777 )
0.451FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT3 \TX_DATA_VALID_DEL14[6]_i_5 0.049LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.136LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.043

Path---( 2778 )
0.266FDCE \insert_error_reg 0.223LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 2779 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2780 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 2781 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 2782 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[2]_i_1 0.136

Path---( 2783 )
0.388FDCE \U_CRC64/CRC_OUT_reg[7] 0.259LUT2 \CRC_OUT[23]_i_8 0.043LUT6 \CRC_OUT[18]_i_4 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 2784 )
0.760FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.149

Path---( 2785 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2786 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2787 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2788 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2789 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 2790 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 2791 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 2792 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 2793 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 2794 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 2795 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 2796 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 2797 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2798 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2799 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2800 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2801 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 2802 )
0.648FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.296

Path---( 2803 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT6 \CRC_OUT[26]_i_2__0 0.123LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 2804 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[15]_i_2 0.043LUT6 \OVERFLOW_DATA[15]_i_1 0.043

Path---( 2805 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 2806 )
0.388FDPE \TX_DATA_REG_reg[1] 0.259LUT4 \CRC_OUT[1]_i_2 0.043LUT6 \CRC_OUT[26]_i_4 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 2807 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT6 \TX_DATA_REG[51]_i_1 0.043

Path---( 2808 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 2809 )
0.886FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.161

Path---( 2810 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 2811 )
0.457FDCE \TX_DATA_REG_reg[5] 0.223LUT4 \CRC_OUT[10]_i_3 0.043LUT5 \CRC_OUT[30]_i_5 0.054LUT6 \CRC_OUT[14]_i_1 0.137

Path---( 2812 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 2813 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 2814 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 2815 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2816 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2817 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2818 )
0.277FDCE \FRAME_START_reg 0.223LUT2 \counter[3]_i_1 0.054

Path---( 2819 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[0]_i_1 0.136

Path---( 2820 )
0.388FDCE \TX_DATA_REG_reg[45] 0.259LUT6 \CRC_OUT[21]_i_4 0.043LUT6 \CRC_OUT[21]_i_2 0.043LUT6 \CRC_OUT[21]_i_1 0.043

Path---( 2821 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 2822 )
0.493FDCE \U_CRC64/CRC_OUT_reg[0] 0.259LUT4 \CRC_OUT[10]_i_3 0.043LUT5 \CRC_OUT[30]_i_5 0.054LUT6 \CRC_OUT[14]_i_1 0.137

Path---( 2823 )
0.388FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 2824 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2825 )
0.362FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2826 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 2827 )
0.388FDCE \U_CRC64/CRC_OUT_reg[18] 0.259LUT4 \CRC_OUT[29]_i_8 0.043LUT6 \CRC_OUT[8]_i_4 0.043LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 2828 )
0.839FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.161

Path---( 2829 )
0.457FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT2 \TX_DATA_VALID_DEL14[6]_i_4 0.054LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.137LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.043

Path---( 2830 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 2831 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT2 \TX_DATA_REG[15]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 2832 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 2833 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2834 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 2835 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 2836 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 2837 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 2838 )
0.388FDCE \U_CRC64/CRC_OUT_reg[17] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[17]_i_3 0.043LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 2839 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[25]_i_1 0.043

Path---( 2840 )
0.457FDCE \TX_DATA_REG_reg[62] 0.223LUT3 \CRC_OUT[13]_i_4 0.054LUT6 \CRC_OUT[5]_i_2 0.137LUT6 \CRC_OUT[5]_i_1 0.043

Path---( 2841 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2842 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2843 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2844 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2845 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2846 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2847 )
0.634FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.282

Path---( 2848 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2849 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2850 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2851 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2852 )
0.451FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2853 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2854 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2855 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2856 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 2857 )
0.961FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_3 0.126CARRY4 \counter_reg[0]_i_2 0.161

Path---( 2858 )
0.446FDPE \TX_DATA_REG_reg[34] 0.259LUT4 \CRC_OUT[22]_i_4 0.051LUT6 \CRC_OUT[22]_i_1 0.136

Path---( 2859 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 2860 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2861 )
0.457FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.047LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2862 )
0.785FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.166

Path---( 2863 )
0.352FDCE \TX_DATA_VALID_REG_reg[5] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 2864 )
0.525FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[8]_i_3 0.136CARRY4 \final_byte_count_reg[8]_i_1 0.117

Path---( 2865 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[58]_i_1 0.043

Path---( 2866 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 2867 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[12]_i_2 0.043LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 2868 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 2869 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 2870 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2871 )
0.656FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 2872 )
0.656FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 2873 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 2874 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 2875 )
0.388FDCE \TX_DATA_REG_reg[20] 0.259LUT2 \CRC_OUT[24]_i_12 0.043LUT6 \CRC_OUT[24]_i_5 0.043LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 2876 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2877 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2878 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2879 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[4]_i_1 0.043

Path---( 2880 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2881 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 2882 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2883 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2884 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 2885 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2886 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2887 )
0.558FDPE \TX_DATA_REG_reg[9] 0.223LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[14]_i_1 0.136

Path---( 2888 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2889 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2890 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2891 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 2892 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 2893 )
0.730FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2894 )
0.730FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2895 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 2896 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[2]_i_1 0.043

Path---( 2897 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 2898 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[3]_i_1 0.043

Path---( 2899 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 2900 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2901 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2902 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2903 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2904 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 2905 )
0.352FDCE \TX_DATA_REG_reg[6] 0.223LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[29]_i_7 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 2906 )
0.483FDCE \TX_DATA_REG_reg[13] 0.259LUT2 \CRC_OUT[28]_i_9 0.047LUT6 \CRC_OUT[12]_i_4 0.134LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 2907 )
0.618FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.266

Path---( 2908 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 2909 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 2910 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2911 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2912 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[8]_i_3 0.134LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 2913 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[9]_i_1 0.043

Path---( 2914 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2915 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2916 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[3]_i_1 0.136

Path---( 2917 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2918 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2919 )
0.352FDCE \TX_DATA_REG_reg[5] 0.223LUT4 \CRC_OUT[10]_i_3 0.043LUT6 \CRC_OUT[18]_i_3 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 2920 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[0]_i_1 0.136

Path---( 2921 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2922 )
0.461FDCE \TX_DATA_VALID_REG_reg[2] 0.223LUT5 \TX_DATA_REG[63]_i_6 0.051LUT6 \TX_DATA_REG[63]_i_3 0.134LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2923 )
0.352FDCE \TX_DATA_REG_reg[6] 0.223LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[12]_i_3 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 2924 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[13]_i_1 0.043

Path---( 2925 )
0.388FDCE \U_CRC64/CRC_OUT_reg[17] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[19]_i_2 0.043LUT6 \CRC_OUT[19]_i_1 0.043

Path---( 2926 )
0.949FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.217

Path---( 2927 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 2928 )
0.722FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2929 )
0.722FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.259CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 2930 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[2]_i_1 0.136

Path---( 2931 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_3 0.123LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.043

Path---( 2932 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \TX_DATA_VALID_DEL14[6]_i_2 0.126LUT6 \TX_DATA_VALID_DEL14[3]_i_1 0.043

Path---( 2933 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[11]_i_1 0.043

Path---( 2934 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[12]_i_1 0.043

Path---( 2935 )
0.352FDCE \TX_DATA_REG_reg[52] 0.223LUT3 \CRC_OUT[22]_i_7 0.043LUT6 \CRC_OUT[4]_i_3 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 2936 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 2937 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 2938 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 2939 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 2940 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2941 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2942 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 2943 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 2944 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 2945 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 2946 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[35]_i_1 0.043

Path---( 2947 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 2948 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[63]_i_2 0.043

Path---( 2949 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 2950 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 2951 )
0.558FDPE \TX_DATA_REG_reg[9] 0.223LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[3]_i_1 0.136

Path---( 2952 )
0.345FDCE \TX_DATA_REG_reg[61] 0.259LUT4 \CRC_OUT[24]_i_6 0.043LUT6 \CRC_OUT[3]_i_1 0.043

Path---( 2953 )
0.970FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.217

Path---( 2954 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[42]_i_1 0.043

Path---( 2955 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 2956 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 2957 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 2958 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 2959 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 2960 )
0.841FDCE \DELAY_ACK_reg[8] 0.204LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 2961 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2962 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2963 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2964 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 2965 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 2966 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[31]_i_1 0.123

Path---( 2967 )
0.794FDCE \DELAY_ACK_reg[15] 0.259LUT2 \start_count1_carry__0_i_1 0.043CARRY4 \start_count1_carry__0 0.250LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 2968 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 2969 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 2970 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2971 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2972 )
0.968FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.217

Path---( 2973 )
0.493FDPE \TX_DATA_REG_reg[10] 0.259LUT2 \CRC_OUT[31]_i_12 0.054LUT6 \CRC_OUT[31]_i_7 0.137LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 2974 )
0.352FDCE \TX_DATA_REG_reg[3] 0.223LUT4 \CRC_OUT[31]_i_5 0.043LUT6 \CRC_OUT[22]_i_3 0.043LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 2975 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[0]_i_1 0.043

Path---( 2976 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 2977 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[48]_i_1 0.043

Path---( 2978 )
0.451FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 2979 )
0.388FDCE \TX_DATA_REG_reg[28] 0.259LUT4 \CRC_OUT[24]_i_7 0.043LUT5 \CRC_OUT[16]_i_3 0.043LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 2980 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[3]_i_1 0.136

Path---( 2981 )
0.388FDCE \TX_DATA_REG_reg[15] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[14]_i_1 0.043

Path---( 2982 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2983 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 2984 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 2985 )
0.483FDCE \TX_DATA_REG_reg[63] 0.259LUT3 \CRC_OUT[16]_i_5 0.047LUT6 \CRC_OUT[16]_i_2 0.134LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 2986 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2987 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2988 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2989 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 2990 )
0.916FDCE \DELAY_ACK_reg[4] 0.204LUT6 \start_count1_carry_i_3 0.126CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 2991 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[2]_i_1 0.136

Path---( 2992 )
0.586FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.178

Path---( 2993 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 2994 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT2 \MAX_FRAME_SIZE[2]_i_1 0.043

Path---( 2995 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT2 \MAX_FRAME_SIZE[3]_i_1 0.043

Path---( 2996 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 2997 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2998 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 2999 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 3000 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3001 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 3002 )
0.487FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[14]_i_2 0.134LUT6 \CRC_OUT[14]_i_1 0.043

Path---( 3003 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 3004 )
0.355FDRE \U_CRC8/data_int_reg[7] 0.259LUT5 \CRC_OUT[7]_i_2__0 0.043LUT4 \CRC_OUT[7]_i_1__0 0.053

Path---( 3005 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 3006 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 3007 )
0.558FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[0]_i_1 0.136

Path---( 3008 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[55]_i_2 0.043LUT6 \TX_DATA_REG[53]_i_1 0.043

Path---( 3009 )
0.493FDPE \TX_DATA_REG_reg[16] 0.259LUT4 \CRC_OUT[31]_i_11 0.054LUT6 \CRC_OUT[24]_i_5 0.137LUT6 \CRC_OUT[24]_i_1 0.043

Path---( 3010 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 3011 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 3012 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 3013 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 3014 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[26]_i_1 0.043

Path---( 3015 )
0.388FDCE \TX_DATA_REG_reg[46] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[11]_i_5 0.043LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 3016 )
0.453FDCE \TX_DATA_REG_reg[3] 0.223LUT2 \CRC_OUT[9]_i_5 0.051LUT6 \CRC_OUT[9]_i_2 0.136LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 3017 )
0.388FDRE \U_CRC8/data_int_reg[6] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[6]_i_2__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 3018 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 3019 )
0.730FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.267CARRY4 \final_byte_count_reg[8]_i_1 0.111

Path---( 3020 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3021 )
0.388FDPE \TX_DATA_REG_reg[0] 0.259LUT4 \CRC_OUT[12]_i_2 0.043LUT6 \CRC_OUT[29]_i_5 0.043LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 3022 )
0.388FDCE \TX_DATA_REG_reg[45] 0.259LUT4 \CRC_OUT[24]_i_6 0.043LUT6 \CRC_OUT[9]_i_3 0.043LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 3023 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[2]_i_1 0.043

Path---( 3024 )
0.711FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.166

Path---( 3025 )
0.352FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT4 \CRC_OUT[29]_i_8 0.043LUT6 \CRC_OUT[6]_i_2 0.043LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 3026 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[3]_i_1 0.043

Path---( 3027 )
0.558FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 3028 )
0.309FDPE \fcs_enabled_int_reg 0.223LUT2 \OVERFLOW_DATA[8]_i_3 0.043LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 3029 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3030 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3031 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3032 )
0.388FDRE \U_CRC8/data_int_reg[6] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[6]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 3033 )
0.558FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 3034 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3035 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3036 )
0.932FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.217

Path---( 3037 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 3038 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 3039 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 3040 )
0.319FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 3041 )
0.352FDCE \TX_DATA_REG_reg[4] 0.223LUT2 \CRC_OUT[18]_i_7 0.043LUT6 \CRC_OUT[18]_i_4 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 3042 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 3043 )
0.388FDCE \TX_DATA_REG_reg[46] 0.259LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[3]_i_3 0.043LUT6 \CRC_OUT[3]_i_1 0.043

Path---( 3044 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 3045 )
0.570FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.218

Path---( 3046 )
0.586FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.178

Path---( 3047 )
0.388FDRE \U_CRC8/data_int_reg[0] 0.259LUT2 \CRC_OUT[10]_i_4__0 0.043LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[10]_i_1__0 0.043

Path---( 3048 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 3049 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 3050 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 3051 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 3052 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3053 )
0.388FDCE \U_CRC64/CRC_OUT_reg[0] 0.259LUT4 \CRC_OUT[10]_i_3 0.043LUT6 \CRC_OUT[18]_i_3 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 3054 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3055 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 3056 )
0.388FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[30]_i_2 0.043LUT6 \CRC_OUT[30]_i_1 0.043

Path---( 3057 )
0.352FDCE \TX_DATA_REG_reg[6] 0.223LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[22]_i_3 0.043LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 3058 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 3059 )
0.457FDCE \U_CRC64/CRC_OUT_reg[15] 0.223LUT4 \CRC_OUT[31]_i_11 0.054LUT6 \CRC_OUT[31]_i_6 0.137LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 3060 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3061 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 3062 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3063 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3064 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3065 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[22]_i_3 0.043LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 3066 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 3067 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[19]_i_1 0.043

Path---( 3068 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 3069 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3070 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT4 \TX_DATA_REG[25]_i_1 0.043

Path---( 3071 )
0.388FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[22]_i_3 0.043LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 3072 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3073 )
0.319FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT6 \TX_DATA_REG[63]_i_3 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 3074 )
0.319FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT6 \TX_DATA_REG[63]_i_3 0.043LUT5 \TX_DATA_REG[63]_i_1 0.053

Path---( 3075 )
0.352FDCE \TX_DATA_REG_reg[5] 0.223LUT4 \CRC_OUT[10]_i_3 0.043LUT6 \CRC_OUT[3]_i_2 0.043LUT6 \CRC_OUT[3]_i_1 0.043

Path---( 3076 )
0.694FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.149

Path---( 3077 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3078 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3079 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3080 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3081 )
0.489FDPE \TX_DATA_REG_reg[34] 0.259LUT4 \CRC_OUT[22]_i_4 0.051LUT5 \CRC_OUT[16]_i_3 0.136LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 3082 )
0.664FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.312

Path---( 3083 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 3084 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[16]_i_2__0 0.043LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 3085 )
0.453FDCE \U_CRC64/CRC_OUT_reg[3] 0.223LUT4 \CRC_OUT[23]_i_3 0.051LUT6 \CRC_OUT[9]_i_4 0.136LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 3086 )
0.388FDCE \U_CRC64/CRC_OUT_reg[0] 0.259LUT4 \CRC_OUT[10]_i_3 0.043LUT6 \CRC_OUT[3]_i_2 0.043LUT6 \CRC_OUT[3]_i_1 0.043

Path---( 3087 )
0.558FDPE \TX_DATA_REG_reg[9] 0.223LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[19]_i_1 0.136

Path---( 3088 )
0.447FDCE \U_CRC64/CRC_OUT_reg[19] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT5 \CRC_OUT[25]_i_5 0.134LUT6 \CRC_OUT[9]_i_1 0.043

Path---( 3089 )
0.484FDPE \TX_DATA_REG_reg[1] 0.259LUT2 \CRC_OUT[10]_i_4 0.050LUT6 \CRC_OUT[22]_i_2 0.132LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 3090 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3091 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3092 )
0.487FDCE \TX_DATA_REG_reg[43] 0.259LUT2 \CRC_OUT[11]_i_3 0.051LUT6 \CRC_OUT[4]_i_3 0.134LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 3093 )
0.413FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.123LUT6 \OVERFLOW_DATA[14]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 3094 )
0.388FDPE \TX_DATA_REG_reg[16] 0.259LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[12]_i_3 0.043LUT6 \CRC_OUT[12]_i_1 0.043

Path---( 3095 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3096 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3097 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[11]_i_1 0.043

Path---( 3098 )
0.454FDCE \TX_DATA_REG_reg[7] 0.223LUT4 \CRC_OUT[7]_i_5 0.052LUT5 \CRC_OUT[7]_i_2 0.136LUT5 \CRC_OUT[7]_i_1 0.043

Path---( 3099 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT6 \TX_DATA_VALID_REG[3]_i_2 0.043LUT6 \TX_DATA_VALID_REG[0]_i_1 0.043

Path---( 3100 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3101 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3102 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[25]_i_1 0.043

Path---( 3103 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__47 0.043

Path---( 3104 )
0.713FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.166

Path---( 3105 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[30]_i_2 0.043LUT6 \CRC_OUT[30]_i_1 0.043

Path---( 3106 )
0.594FDCE \U_CRC64/CRC_OUT_reg[27] 0.259LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[3]_i_1 0.136

Path---( 3107 )
0.457FDCE \TX_DATA_REG_reg[5] 0.223LUT4 \CRC_OUT[10]_i_3 0.043LUT5 \CRC_OUT[30]_i_5 0.054LUT6 \CRC_OUT[30]_i_1 0.137

Path---( 3108 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 3109 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 3110 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[21]_i_1 0.126

Path---( 3111 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3112 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 3113 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3114 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3115 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3116 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3117 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3118 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3119 )
0.648FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.296

Path---( 3120 )
0.493FDCE \U_CRC64/CRC_OUT_reg[0] 0.259LUT4 \CRC_OUT[10]_i_3 0.043LUT5 \CRC_OUT[30]_i_5 0.054LUT6 \CRC_OUT[30]_i_1 0.137

Path---( 3121 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3122 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 3123 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3124 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3125 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 3126 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3127 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3128 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3129 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 3130 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.123

Path---( 3131 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 3132 )
0.388FDCE \TX_DATA_REG_reg[45] 0.259LUT4 \CRC_OUT[24]_i_6 0.043LUT6 \CRC_OUT[2]_i_3 0.043LUT3 \CRC_OUT[2]_i_1 0.043

Path---( 3133 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3134 )
0.274FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[37]_i_1 0.051

Path---( 3135 )
0.388FDPE \TX_DATA_REG_reg[16] 0.259LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[29]_i_7 0.043LUT6 \CRC_OUT[4]_i_1 0.043

Path---( 3136 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 3137 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3138 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3139 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 3140 )
0.270FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[43]_i_1 0.047

Path---( 3141 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__46 0.052

Path---( 3142 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3143 )
0.711FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.166

Path---( 3144 )
0.388FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 3145 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 3146 )
0.388FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 3147 )
0.388FDCE \U_CRC64/CRC_OUT_reg[25] 0.259LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[29]_i_7 0.043LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 3148 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 3149 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[37]_i_1 0.043

Path---( 3150 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3151 )
0.524FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_2 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.116

Path---( 3152 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3153 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3154 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3155 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3156 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 3157 )
0.525FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT6 \final_byte_count[4]_i_3 0.136CARRY4 \final_byte_count_reg[4]_i_1 0.117

Path---( 3158 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 3159 )
0.634FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.282

Path---( 3160 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 3161 )
0.491FDCE \U_CRC64/CRC_OUT_reg[18] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[0]_i_1 0.043

Path---( 3162 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 3163 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3164 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3165 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3166 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3167 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3168 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3169 )
0.388FDCE \TX_DATA_REG_reg[22] 0.259LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[29]_i_7 0.043LUT6 \CRC_OUT[29]_i_1 0.043

Path---( 3170 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 3171 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3172 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3173 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3174 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3175 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 3176 )
0.447FDCE \U_CRC64/CRC_OUT_reg[19] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT5 \CRC_OUT[30]_i_4 0.134LUT6 \CRC_OUT[30]_i_1 0.043

Path---( 3177 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT6 \TX_DATA_REG[39]_i_1 0.043

Path---( 3178 )
0.489FDCE \U_CRC64/CRC_OUT_reg[13] 0.259LUT3 \CRC_OUT[27]_i_6 0.051LUT6 \CRC_OUT[27]_i_4 0.136LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 3179 )
0.656FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 3180 )
0.656FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 3181 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 3182 )
0.491FDCE \U_CRC64/CRC_OUT_reg[18] 0.259LUT5 \CRC_OUT[19]_i_4 0.051LUT3 \CRC_OUT[20]_i_2 0.138LUT6 \CRC_OUT[20]_i_1 0.043

Path---( 3183 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[0]_i_1 0.136

Path---( 3184 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 3185 )
0.483FDPE \TX_DATA_REG_reg[49] 0.259LUT5 \CRC_OUT[22]_i_5 0.043LUT5 \CRC_OUT[11]_i_6 0.049LUT3 \CRC_OUT[2]_i_1 0.132

Path---( 3186 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT6 \TX_DATA_REG[59]_i_1 0.043

Path---( 3187 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3188 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 3189 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 3190 )
0.852FDCE \DELAY_ACK_reg[3] 0.223LUT6 \start_count1_carry_i_3 0.043CARRY4 \start_count1_carry 0.267CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 3191 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 3192 )
0.489FDPE \TX_DATA_REG_reg[0] 0.259LUT2 \CRC_OUT[30]_i_10 0.051LUT6 \CRC_OUT[30]_i_2 0.136LUT6 \CRC_OUT[30]_i_1 0.043

Path---( 3193 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3194 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3195 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3196 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3197 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3198 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3199 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3200 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 3201 )
0.524FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT5 \final_byte_count[0]_i_4 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.116

Path---( 3202 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[8]_i_1 0.043

Path---( 3203 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 3204 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 3205 )
0.388FDPE \TX_DATA_REG_reg[2] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 3206 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 3207 )
0.618FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.266

Path---( 3208 )
0.525FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3209 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3210 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3211 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3212 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3213 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 3214 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3215 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3216 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3217 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[23]_i_3 0.043LUT6 \TX_DATA_REG[23]_i_2 0.043LUT6 \TX_DATA_REG[18]_i_1 0.043

Path---( 3218 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 3219 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3220 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3221 )
0.873FDCE \DELAY_ACK_reg[7] 0.236LUT6 \start_count1_carry_i_2 0.123CARRY4 \start_count1_carry 0.195CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 3222 )
0.317FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 3223 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 3224 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3225 )
0.556FDCE \TX_DATA_REG_reg[4] 0.223LUT4 \CRC_OUT[30]_i_7 0.049LUT5 \CRC_OUT[10]_i_5 0.147LUT6 \CRC_OUT[10]_i_1 0.137

Path---( 3226 )
0.483FDPE \TX_DATA_REG_reg[32] 0.259LUT4 \CRC_OUT[31]_i_10 0.047LUT6 \CRC_OUT[31]_i_6 0.134LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 3227 )
0.493FDCE \U_CRC64/CRC_OUT_reg[25] 0.259LUT4 \CRC_OUT[31]_i_11 0.054LUT6 \CRC_OUT[31]_i_6 0.137LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 3228 )
0.388FDPE \TX_DATA_REG_reg[16] 0.259LUT6 \CRC_OUT[26]_i_3 0.043LUT6 \CRC_OUT[22]_i_3 0.043LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 3229 )
0.352FDPE \TX_DATA_REG_reg[24] 0.223LUT2 \CRC_OUT[23]_i_8 0.043LUT6 \CRC_OUT[18]_i_4 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 3230 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[18]_i_1 0.043

Path---( 3231 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[14]_i_1 0.126

Path---( 3232 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 3233 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3234 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3235 )
0.352FDCE \TX_DATA_REG_reg[62] 0.223LUT5 \CRC_OUT[24]_i_2 0.043LUT6 \CRC_OUT[11]_i_5 0.043LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 3236 )
0.483FDCE \TX_DATA_REG_reg[54] 0.259LUT5 \CRC_OUT[22]_i_5 0.043LUT5 \CRC_OUT[11]_i_6 0.049LUT3 \CRC_OUT[2]_i_1 0.132

Path---( 3237 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 3238 )
0.871FDCE \DELAY_ACK_reg[9] 0.236LUT6 \start_count1_carry_i_1 0.123CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 3239 )
0.388FDPE \TX_DATA_REG_reg[10] 0.259LUT3 \CRC_OUT[27]_i_7 0.043LUT6 \CRC_OUT[18]_i_3 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 3240 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 3241 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 3242 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3243 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3244 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 3245 )
0.309FDCE \TX_DATA_REG_reg[7] 0.223LUT6 \CRC_OUT[28]_i_5 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3246 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 3247 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3248 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[39]_i_3 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3249 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 3250 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3251 )
0.493FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT3 \CRC_OUT[26]_i_3__0 0.054LUT6 \CRC_OUT[26]_i_2__0 0.137LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 3252 )
0.658FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 3253 )
0.658FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 3254 )
0.352FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3255 )
0.483FDPE \TX_DATA_REG_reg[49] 0.259LUT5 \CRC_OUT[22]_i_5 0.043LUT5 \CRC_OUT[11]_i_6 0.049LUT6 \CRC_OUT[11]_i_1 0.132

Path---( 3256 )
0.352FDCE \TX_DATA_REG_reg[4] 0.223LUT4 \CRC_OUT[28]_i_11 0.043LUT6 \CRC_OUT[28]_i_3 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3257 )
0.414FDCE \TX_DATA_REG_reg[52] 0.223LUT5 \CRC_OUT[25]_i_4 0.054LUT6 \CRC_OUT[19]_i_1 0.137

Path---( 3258 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 3259 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3260 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3261 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3262 )
0.278FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data_valid[1]_i_1 0.055

Path---( 3263 )
0.309FDRE \U_CRC8/data_int_reg[4] 0.223LUT6 \CRC_OUT[26]_i_2__0 0.043LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 3264 )
0.352FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 3265 )
0.388FDRE \U_CRC8/data_int_reg[6] 0.259LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[9]_i_2__0 0.043LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 3266 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 3267 )
0.487FDCE \TX_DATA_REG_reg[39] 0.259LUT3 \CRC_OUT[5]_i_4 0.049LUT6 \CRC_OUT[31]_i_7 0.136LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 3268 )
0.352FDCE \TX_DATA_REG_reg[12] 0.223LUT6 \CRC_OUT[28]_i_4 0.043LUT6 \CRC_OUT[11]_i_5 0.043LUT6 \CRC_OUT[11]_i_1 0.043

Path---( 3269 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 3270 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[0]_i_1 0.136

Path---( 3271 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT2 \MAX_FRAME_SIZE[4]_i_1 0.043

Path---( 3272 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 3273 )
0.266FDCE \insert_error_reg 0.223LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 3274 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3275 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3276 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3277 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3278 )
0.594FDCE \U_CRC64/CRC_OUT_reg[22] 0.259LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[19]_i_1 0.136

Path---( 3279 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 3280 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3281 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3282 )
0.476FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.124

Path---( 3283 )
0.656FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 3284 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 3285 )
0.835FDCE \DELAY_ACK_reg[12] 0.236LUT6 \start_count1_carry__0_i_2 0.126CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 3286 )
0.455FDCE \TX_DATA_REG_reg[59] 0.223LUT4 \CRC_OUT[27]_i_2 0.051LUT6 \CRC_OUT[6]_i_3 0.138LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 3287 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 3288 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3289 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT5 \OVERFLOW_DATA[39]_i_4 0.043LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3290 )
0.447FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3291 )
0.483FDPE \TX_DATA_REG_reg[32] 0.259LUT5 \CRC_OUT[22]_i_5 0.043LUT5 \CRC_OUT[11]_i_6 0.049LUT3 \CRC_OUT[2]_i_1 0.132

Path---( 3292 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__11 0.043

Path---( 3293 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3294 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 3295 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[33]_i_1 0.043

Path---( 3296 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 3297 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 3298 )
0.447FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3299 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 3300 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 3301 )
0.388FDRE \U_CRC8/data_int_reg[0] 0.259LUT2 \CRC_OUT[10]_i_4__0 0.043LUT6 \CRC_OUT[5]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 3302 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3303 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3304 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3305 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3306 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 3307 )
0.388FDPE \TX_DATA_REG_reg[0] 0.259LUT4 \CRC_OUT[28]_i_10 0.043LUT6 \CRC_OUT[28]_i_3 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3308 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 3309 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 3310 )
0.461FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_4 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.109

Path---( 3311 )
0.570FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.218

Path---( 3312 )
0.388FDCE \TX_DATA_REG_reg[15] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT6 \CRC_OUT[22]_i_3 0.043LUT6 \CRC_OUT[22]_i_1 0.043

Path---( 3313 )
0.352FDPE \TX_DATA_REG_reg[24] 0.223LUT6 \CRC_OUT[27]_i_8 0.043LUT6 \CRC_OUT[27]_i_4 0.043LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 3314 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 3315 )
0.352FDCE \TX_DATA_VALID_REG_reg[5] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 3316 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__10 0.051

Path---( 3317 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 3318 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[0]_i_1 0.136

Path---( 3319 )
0.388FDCE \U_CRC64/CRC_OUT_reg[31] 0.259LUT4 \CRC_OUT[28]_i_10 0.043LUT6 \CRC_OUT[28]_i_3 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3320 )
0.494FDPE \TX_DATA_REG_reg[8] 0.259LUT3 \CRC_OUT[13]_i_4 0.055LUT6 \CRC_OUT[6]_i_3 0.137LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 3321 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3322 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3323 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3324 )
0.345FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \OVERFLOW_DATA[14]_i_2 0.043LUT6 \OVERFLOW_DATA[14]_i_1 0.043

Path---( 3325 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3326 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3327 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[60]_i_1 0.043

Path---( 3328 )
0.352FDRE \U_CRC8/data_int_reg[2] 0.223LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[9]_i_2__0 0.043LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 3329 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[31]_i_2 0.043LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3330 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 3331 )
0.594FDCE \U_CRC64/CRC_OUT_reg[27] 0.259LUT5 \CRC_OUT[31]_i_4 0.054LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[19]_i_1 0.136

Path---( 3332 )
0.814FDCE \DELAY_ACK_reg[11] 0.259LUT6 \start_count1_carry_i_1 0.043CARRY4 \start_count1_carry 0.193CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 3333 )
0.487FDCE \TX_DATA_REG_reg[39] 0.259LUT3 \CRC_OUT[5]_i_4 0.049LUT6 \CRC_OUT[2]_i_2 0.136LUT3 \CRC_OUT[2]_i_1 0.043

Path---( 3334 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3335 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3336 )
0.355FDRE \U_CRC8/data_int_reg[3] 0.259LUT5 \CRC_OUT[7]_i_2__0 0.043LUT4 \CRC_OUT[7]_i_1__0 0.053

Path---( 3337 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3338 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3339 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 3340 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3341 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 3342 )
0.352FDCE \TX_DATA_VALID_REG_reg[5] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 3343 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3344 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3345 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3346 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3347 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 3348 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 3349 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3350 )
0.775FDCE \DELAY_ACK_reg[13] 0.259LUT6 \start_count1_carry__0_i_2 0.043CARRY4 \start_count1_carry__0 0.231LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 3351 )
0.451FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3352 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.123LUT6 \OVERFLOW_DATA[31]_i_1 0.043

Path---( 3353 )
0.352FDCE \U_CRC64/CRC_OUT_reg[30] 0.223LUT4 \CRC_OUT[1]_i_2 0.043LUT6 \CRC_OUT[31]_i_6 0.043LUT6 \CRC_OUT[31]_i_2 0.043

Path---( 3354 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3355 )
0.468FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.116

Path---( 3356 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \append_reg_reg_gate 0.052

Path---( 3357 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 3358 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[25]_i_1 0.043

Path---( 3359 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3360 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 3361 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3362 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3363 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3364 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3365 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3366 )
0.352FDRE \U_CRC8/data_int_reg[5] 0.223LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[9]_i_2__0 0.043LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 3367 )
0.483FDCE \TX_DATA_REG_reg[13] 0.259LUT2 \CRC_OUT[28]_i_9 0.047LUT6 \CRC_OUT[28]_i_2 0.134LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3368 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3369 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 3370 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 3371 )
0.713FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.166

Path---( 3372 )
0.266FDCE \insert_error_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_2 0.043

Path---( 3373 )
0.266FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[1]_i_1 0.043

Path---( 3374 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 3375 )
0.388FDCE \U_CRC64/CRC_OUT_reg[17] 0.259LUT2 \CRC_OUT[28]_i_12 0.043LUT6 \CRC_OUT[28]_i_5 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3376 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3377 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[19]_i_1 0.126

Path---( 3378 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 3379 )
0.352FDCE \TX_DATA_VALID_REG_reg[5] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 3380 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 3381 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3382 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 3383 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3384 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 3385 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3386 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3387 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3388 )
0.880FDCE \DELAY_ACK_reg[1] 0.259LUT6 \start_count1_carry_i_4 0.043CARRY4 \start_count1_carry 0.259CARRY4 \start_count1_carry__0 0.077LUT2 \counter[0]_i_7 0.122CARRY4 \counter_reg[0]_i_2 0.120

Path---( 3389 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[43]_i_1 0.043

Path---( 3390 )
0.451FDPE \TX_DATA_REG_reg[57] 0.223LUT2 \CRC_OUT[17]_i_6 0.051LUT6 \CRC_OUT[2]_i_3 0.134LUT3 \CRC_OUT[2]_i_1 0.043

Path---( 3391 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3392 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3393 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3394 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3395 )
0.559FDPE \TX_DATA_REG_reg[48] 0.223LUT5 \CRC_OUT[31]_i_4 0.055LUT5 \CRC_OUT[19]_i_5 0.145LUT6 \CRC_OUT[19]_i_1 0.136

Path---( 3396 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3397 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 3398 )
0.388FDCE \U_CRC64/CRC_OUT_reg[26] 0.259LUT4 \CRC_OUT[10]_i_3 0.043LUT6 \CRC_OUT[18]_i_3 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 3399 )
0.352FDCE \U_CRC64/CRC_OUT_reg[30] 0.223LUT4 \CRC_OUT[1]_i_2 0.043LUT6 \CRC_OUT[26]_i_4 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 3400 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3401 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3402 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3403 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3404 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3405 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3406 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3407 )
0.345FDCE \U_CRC8/CRC_OUT_reg[27] 0.259LUT6 \CRC_OUT[26]_i_2__0 0.043LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 3408 )
0.491FDPE \TX_DATA_REG_reg[0] 0.259LUT4 \CRC_OUT[28]_i_10 0.043LUT5 \CRC_OUT[27]_i_5 0.051LUT6 \CRC_OUT[27]_i_1 0.138

Path---( 3409 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[40]_i_1 0.043

Path---( 3410 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 3411 )
0.447FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3412 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[10]_i_2 0.043LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 3413 )
0.274FDCE \FRAME_START_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.051

Path---( 3414 )
0.274FDCE \FRAME_START_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.051

Path---( 3415 )
0.274FDCE \FRAME_START_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.051

Path---( 3416 )
0.274FDCE \FRAME_START_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.051

Path---( 3417 )
0.352FDPE \TX_DATA_REG_reg[25] 0.223LUT2 \CRC_OUT[26]_i_7 0.043LUT6 \CRC_OUT[26]_i_4 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 3418 )
0.388FDCE \TX_DATA_REG_reg[15] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 3419 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3420 )
0.388FDCE \TX_DATA_REG_reg[15] 0.259LUT4 \CRC_OUT[30]_i_9 0.043LUT4 \CRC_OUT[27]_i_3 0.043LUT6 \CRC_OUT[27]_i_1 0.043

Path---( 3421 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 3422 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 3423 )
0.447FDCE \TX_DATA_REG_reg[27] 0.223LUT5 \CRC_OUT[22]_i_5 0.043LUT5 \CRC_OUT[11]_i_6 0.049LUT3 \CRC_OUT[2]_i_1 0.132

Path---( 3424 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 3425 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 3426 )
0.352FDPE \TX_DATA_REG_reg[41] 0.223LUT5 \CRC_OUT[26]_i_8 0.043LUT6 \CRC_OUT[26]_i_4 0.043LUT6 \CRC_OUT[26]_i_1 0.043

Path---( 3427 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3428 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.123LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 3429 )
0.416FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 3430 )
0.378FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.123LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 3431 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3432 )
0.447FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3433 )
0.447FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3434 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3435 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3436 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3437 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3438 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3439 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3440 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 3441 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[31]_i_1 0.126

Path---( 3442 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3443 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 3444 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 3445 )
0.352FDCE \TX_DATA_REG_reg[31] 0.223LUT4 \CRC_OUT[10]_i_3 0.043LUT6 \CRC_OUT[18]_i_3 0.043LUT6 \CRC_OUT[18]_i_1 0.043

Path---( 3446 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 3447 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3448 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3449 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[20]_i_1 0.043

Path---( 3450 )
0.483FDPE \TX_DATA_REG_reg[17] 0.259LUT3 \CRC_OUT[16]_i_5 0.047LUT6 \CRC_OUT[16]_i_2 0.134LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 3451 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[10]_i_1 0.043

Path---( 3452 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 3453 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 3454 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[26]_i_1 0.043

Path---( 3455 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 3456 )
0.487FDCE \TX_DATA_REG_reg[11] 0.259LUT4 \CRC_OUT[30]_i_11 0.051LUT6 \CRC_OUT[8]_i_3 0.134LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 3457 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3458 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[39]_i_1 0.126

Path---( 3459 )
0.447FDCE \TX_DATA_REG_reg[12] 0.223LUT4 \CRC_OUT[30]_i_11 0.047LUT6 \CRC_OUT[8]_i_3 0.134LUT6 \CRC_OUT[8]_i_1 0.043

Path---( 3460 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[19]_i_1 0.043

Path---( 3461 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3462 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[0] 0.204LUT5 \OVERFLOW_DATA[39]_i_4 0.126LUT6 \OVERFLOW_DATA[39]_i_1 0.043

Path---( 3463 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[11]_i_1 0.043

Path---( 3464 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[39]_i_3 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3465 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 3466 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3467 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3468 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3469 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3470 )
0.352FDCE \TX_DATA_REG_reg[55] 0.223LUT6 \CRC_OUT[2]_i_5 0.043LUT6 \CRC_OUT[2]_i_3 0.043LUT3 \CRC_OUT[2]_i_1 0.043

Path---( 3471 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 3472 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3473 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 3474 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.126LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 3475 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3476 )
0.447FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.047LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3477 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[25]_i_1 0.043

Path---( 3478 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3479 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3480 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3481 )
0.658FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.195CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 3482 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3483 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 3484 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3485 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3486 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3487 )
0.270FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[36]_i_1 0.047

Path---( 3488 )
0.451FDPE \TX_DATA_REG_reg[57] 0.223LUT2 \CRC_OUT[17]_i_6 0.051LUT6 \CRC_OUT[17]_i_3 0.134LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 3489 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3490 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3491 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3492 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3493 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3494 )
0.493FDCE \TX_DATA_REG_reg[43] 0.259LUT4 \CRC_OUT[27]_i_2 0.053LUT6 \CRC_OUT[6]_i_3 0.138LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 3495 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3496 )
0.352FDCE \TX_DATA_VALID_REG_reg[1] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3497 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3498 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3499 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3500 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3501 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 3502 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT5 \TX_DATA_REG[44]_i_1 0.043

Path---( 3503 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3504 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 3505 )
0.489FDCE \U_CRC64/CRC_OUT_reg[13] 0.259LUT3 \CRC_OUT[27]_i_6 0.051LUT6 \CRC_OUT[6]_i_3 0.136LUT6 \CRC_OUT[6]_i_1 0.043

Path---( 3506 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 3507 )
0.476FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[4]_i_5 0.043CARRY4 \final_byte_count_reg[4]_i_1 0.124

Path---( 3508 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 3509 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3510 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3511 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3512 )
0.345FDCE \TX_DATA_REG_reg[37] 0.259LUT6 \CRC_OUT[28]_i_2 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3513 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3514 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 3515 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 3516 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 3517 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3518 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3519 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3520 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3521 )
0.451FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3522 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3523 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3524 )
0.530FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.178

Path---( 3525 )
0.720FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.193CARRY4 \final_byte_count_reg[4]_i_1 0.111

Path---( 3526 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 3527 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3528 )
0.451FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3529 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 3530 )
0.414FDCE \TX_DATA_REG_reg[3] 0.223LUT5 \CRC_OUT[19]_i_4 0.053LUT6 \CRC_OUT[19]_i_1 0.138

Path---( 3531 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3532 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 3533 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3534 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3535 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3536 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3537 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 3538 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 3539 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[29]_i_1 0.043

Path---( 3540 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3541 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 3542 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3543 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 3544 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3545 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3546 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 3547 )
0.345FDRE \U_CRC8/data_int_reg[7] 0.259LUT5 \CRC_OUT[15]_i_2__0 0.043LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 3548 )
0.494FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 3549 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3550 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3551 )
0.345FDCE \TX_DATA_REG_reg[36] 0.259LUT6 \CRC_OUT[28]_i_5 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3552 )
0.345FDRE \U_CRC8/data_int_reg[7] 0.259LUT6 \CRC_OUT[4]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 3553 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 3554 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 3555 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 3556 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT5 \TX_DATA_REG[62]_i_1 0.043

Path---( 3557 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[7]_i_1 0.136

Path---( 3558 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__55 0.043

Path---( 3559 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[16]_i_2__0 0.043LUT6 \CRC_OUT[16]_i_1__0 0.043

Path---( 3560 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3561 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3562 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 3563 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[6]_i_1 0.136

Path---( 3564 )
0.468FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.116

Path---( 3565 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT6 \CRC_OUT[26]_i_2__0 0.043LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 3566 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3567 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3568 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3569 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3570 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 3571 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3572 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__54 0.051

Path---( 3573 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3574 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3575 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3576 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3577 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3578 )
0.414FDCE \TX_DATA_REG_reg[23] 0.223LUT5 \CRC_OUT[25]_i_4 0.054LUT6 \CRC_OUT[19]_i_1 0.137

Path---( 3579 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3580 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3581 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3582 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3583 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 3584 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3585 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[27]_i_1 0.043

Path---( 3586 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3587 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[29]_i_1 0.043

Path---( 3588 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3589 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 3590 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[25]_i_1 0.043

Path---( 3591 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 3592 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3593 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 3594 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 3595 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 3596 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 3597 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 3598 )
0.302FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 3599 )
0.345FDCE \U_CRC8/CRC_OUT_reg[27] 0.259LUT4 \CRC_OUT[15]_i_3__0 0.043LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 3600 )
0.335FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT4 \OVERFLOW_VALID[2]_i_1 0.131

Path---( 3601 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[9]_i_1 0.043

Path---( 3602 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 3603 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[12]_i_1 0.043

Path---( 3604 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 3605 )
0.274FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[35]_i_1 0.051

Path---( 3606 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 3607 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3608 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3609 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3610 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3611 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3612 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3613 )
0.272FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[33]_i_1 0.049

Path---( 3614 )
0.352FDPE \TX_DATA_REG_reg[9] 0.223LUT4 \CRC_OUT[28]_i_11 0.043LUT6 \CRC_OUT[28]_i_3 0.043LUT6 \CRC_OUT[28]_i_1 0.043

Path---( 3615 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3616 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3617 )
0.451FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3618 )
0.469FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3619 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3620 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3621 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3622 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 3623 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[3]_i_1 0.043

Path---( 3624 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3625 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3626 )
0.451FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3627 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3628 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3629 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3630 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3631 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3632 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3633 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3634 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3635 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3636 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3637 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3638 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3639 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3640 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3641 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3642 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3643 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3644 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT5 \TX_DATA_REG[28]_i_1 0.043

Path---( 3645 )
0.468FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.116

Path---( 3646 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[28]_i_1 0.043

Path---( 3647 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_DATA[31]_i_2 0.043LUT6 \OVERFLOW_DATA[31]_i_1 0.043

Path---( 3648 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 3649 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3650 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3651 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[31]_i_1 0.043

Path---( 3652 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 3653 )
0.416FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT2 \CRC_OUT[5]_i_3__0 0.126LUT6 \CRC_OUT[3]_i_3__0 0.043LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 3654 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3655 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3656 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3657 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3658 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3659 )
0.309FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT5 \FRAME_START_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 3660 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3661 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3662 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 3663 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 3664 )
0.276FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[34]_i_1 0.053

Path---( 3665 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3666 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 3667 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3668 )
0.451FDCE \TX_DATA_VALID_REG_reg[3] 0.223LUT4 \TX_DATA_REG[31]_i_3 0.051LUT6 \TX_DATA_REG[31]_i_2 0.134LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3669 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[54]_i_1 0.043

Path---( 3670 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3671 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3672 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3673 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[15]_i_1 0.043

Path---( 3674 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[10]_i_1 0.043

Path---( 3675 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[24]_i_1 0.043

Path---( 3676 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__7 0.043

Path---( 3677 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[16]_i_1 0.043

Path---( 3678 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3679 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3680 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3681 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3682 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__62 0.043

Path---( 3683 )
0.266FDCE \insert_error_reg 0.223LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 3684 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[21]_i_1 0.043

Path---( 3685 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 3686 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.126LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 3687 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[31]_i_2 0.043LUT6 \TX_DATA_REG[27]_i_1 0.043

Path---( 3688 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3689 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3690 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3691 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3692 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT6 \CRC_OUT[9]_i_2__0 0.123LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 3693 )
0.266FDCE \insert_error_reg 0.223LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 3694 )
0.381FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.126LUT4 \OVERFLOW_VALID[2]_i_1 0.051

Path---( 3695 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT5 \CRC_OUT[27]_i_3__0 0.043LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 3696 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3697 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[1]_i_1 0.043

Path---( 3698 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 3699 )
0.416FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT2 \CRC_OUT[5]_i_3__0 0.126LUT6 \CRC_OUT[5]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 3700 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[21]_i_1 0.043

Path---( 3701 )
0.381FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT6 \CRC_OUT[10]_i_3__0 0.126LUT4 \CRC_OUT[7]_i_1__0 0.051

Path---( 3702 )
0.352FDCE \TX_DATA_VALID_REG_reg[0] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3703 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3704 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3705 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3706 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3707 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3708 )
0.530FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.178

Path---( 3709 )
0.277FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__6 0.054

Path---( 3710 )
0.272FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[9]_i_1 0.049

Path---( 3711 )
0.352FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT2 \CRC_OUT[10]_i_4__0 0.043LUT6 \CRC_OUT[5]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 3712 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[14]_i_1 0.043

Path---( 3713 )
0.380FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT5 \CRC_OUT[7]_i_2__0 0.123LUT4 \CRC_OUT[7]_i_1__0 0.053

Path---( 3714 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__9 0.043

Path---( 3715 )
0.273FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[8]_i_1 0.050

Path---( 3716 )
0.317FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[7]_i_1__0 0.051

Path---( 3717 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 3718 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3719 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3720 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.123LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 3721 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3722 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3723 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3724 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3725 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3726 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3727 )
0.454FDCE \U_CRC64/CRC_OUT_reg[5] 0.223LUT4 \CRC_OUT[22]_i_4 0.052LUT5 \CRC_OUT[16]_i_3 0.136LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 3728 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3729 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3730 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[0]_i_1 0.043

Path---( 3731 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 3732 )
0.273FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[41]_i_1 0.050

Path---( 3733 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[25]_i_1 0.043

Path---( 3734 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \OVERFLOW_DATA[39]_i_2 0.126

Path---( 3735 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3736 )
0.410FDPE \fcs_enabled_int_reg 0.223LUT2 \OVERFLOW_DATA[2]_i_3 0.051LUT6 \OVERFLOW_DATA[2]_i_1 0.136

Path---( 3737 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[13]_i_1 0.043

Path---( 3738 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3739 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3740 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3741 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3742 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3743 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__8 0.052

Path---( 3744 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[51]_i_1 0.043

Path---( 3745 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 3746 )
0.440FDRE \U_CRC8/data_int_reg[3] 0.259LUT3 \CRC_OUT[25]_i_2__0 0.047LUT5 \CRC_OUT[25]_i_1__0 0.134

Path---( 3747 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 3748 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3749 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3750 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3751 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3752 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3753 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[6]_i_1 0.043

Path---( 3754 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 3755 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3756 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[46]_i_1 0.043

Path---( 3757 )
0.273FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[5]_i_1 0.050

Path---( 3758 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 3759 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[39]_i_2 0.043LUT5 \TX_DATA_REG[36]_i_1 0.043

Path---( 3760 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 3761 )
0.405FDRE \U_CRC8/data_int_reg[5] 0.223LUT4 \CRC_OUT[10]_i_2__0 0.050LUT4 \CRC_OUT[10]_i_1__0 0.132

Path---( 3762 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[17]_i_1 0.126

Path---( 3763 )
0.530FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.178

Path---( 3764 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3765 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 3766 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[22]_i_1 0.126

Path---( 3767 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3768 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3769 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3770 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[14]_i_2__0 0.043LUT6 \CRC_OUT[14]_i_1__0 0.043

Path---( 3771 )
0.360FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT2 \CRC_OUT[10]_i_4__0 0.043LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[7]_i_1__0 0.051

Path---( 3772 )
0.388FDCE \U_CRC64/CRC_OUT_reg[1] 0.259LUT2 \CRC_OUT[17]_i_8 0.043LUT6 \CRC_OUT[17]_i_3 0.043LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 3773 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 3774 )
0.345FDRE \U_CRC8/data_int_reg[6] 0.259LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 3775 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT5 \CRC_OUT[15]_i_2__0 0.043LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 3776 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3777 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3778 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3779 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3780 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[4]_i_1 0.136

Path---( 3781 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 3782 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 3783 )
0.451FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT3 \TX_DATA_VALID_REG[7]_i_2 0.049LUT6 \TX_DATA_VALID_REG[5]_i_1 0.136

Path---( 3784 )
0.416FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT2 \CRC_OUT[5]_i_3__0 0.126LUT6 \CRC_OUT[2]_i_2__0 0.043LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 3785 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT4 \TX_DATA_REG[1]_i_1 0.126

Path---( 3786 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT4 \CRC_OUT[15]_i_3__0 0.123LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 3787 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[13]_i_1 0.043

Path---( 3788 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3789 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3790 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3791 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 3792 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3793 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 3794 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 3795 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3796 )
0.469FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3797 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT5 \OVERFLOW_DATA[39]_i_2 0.123

Path---( 3798 )
0.309FDPE \TX_DATA_REG_reg[41] 0.223LUT6 \CRC_OUT[16]_i_2 0.043LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 3799 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3800 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3801 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3802 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3803 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3804 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3805 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3806 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3807 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3808 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3809 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[63]_i_5 0.043LUT5 \TX_DATA_REG[56]_i_1 0.043

Path---( 3810 )
0.345FDRE \U_CRC8/data_int_reg[7] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 3811 )
0.352FDCE \TX_DATA_VALID_REG_reg[5] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3812 )
0.459FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT6 \TX_DATA_REG[63]_i_7 0.126LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3813 )
0.483FDPE \TX_DATA_REG_reg[50] 0.259LUT2 \CRC_OUT[17]_i_6 0.047LUT6 \CRC_OUT[17]_i_3 0.134LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 3814 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT5 \CRC_OUT[20]_i_1__0 0.126

Path---( 3815 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[19]_i_1 0.043

Path---( 3816 )
0.352FDCE \TX_DATA_VALID_REG_reg[5] 0.223LUT4 \TX_DATA_REG[47]_i_3 0.043LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3817 )
0.588FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT5 \final_byte_count[0]_i_8 0.051LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.178

Path---( 3818 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[8]_i_1 0.043

Path---( 3819 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3820 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3821 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3822 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3823 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3824 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[9]_i_1 0.043

Path---( 3825 )
0.352FDPE \TX_DATA_REG_reg[25] 0.223LUT2 \CRC_OUT[26]_i_7 0.043LUT6 \CRC_OUT[17]_i_3 0.043LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 3826 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 3827 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[25]_i_1 0.126

Path---( 3828 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[0]_i_1 0.043

Path---( 3829 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[15]_i_1 0.043

Path---( 3830 )
0.329FDCE \append_end_frame_reg 0.204LUT3 \set_pause_stats_i_1 0.125

Path---( 3831 )
0.345FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT4 \CRC_OUT[17]_i_2__0 0.043LUT6 \CRC_OUT[17]_i_1__0 0.043

Path---( 3832 )
0.373FDCE \transmit_pause_frame_valid_reg 0.204LUT4 \TX_DATA_REG[15]_i_2 0.126LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 3833 )
0.532FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT5 \final_byte_count[0]_i_4 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.116

Path---( 3834 )
0.451FDPE \TX_DATA_REG_reg[26] 0.223LUT4 \CRC_OUT[22]_i_4 0.049LUT5 \CRC_OUT[16]_i_3 0.136LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 3835 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3836 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[14]_i_1 0.043

Path---( 3837 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 3838 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3839 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \length_register[15]_i_1 0.043

Path---( 3840 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 3841 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3842 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3843 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3844 )
0.388FDCE \TX_DATA_REG_reg[11] 0.259LUT2 \CRC_OUT[17]_i_7 0.043LUT6 \CRC_OUT[17]_i_3 0.043LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 3845 )
0.319FDRE \U_CRC8/data_int_reg[4] 0.223LUT5 \CRC_OUT[7]_i_2__0 0.043LUT4 \CRC_OUT[7]_i_1__0 0.053

Path---( 3846 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3847 )
0.352FDCE \TX_DATA_VALID_REG_reg[7] 0.223LUT4 \FRAME_START_i_4 0.043LUT5 \FRAME_START_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 3848 )
0.309FDCE \TX_DATA_REG_reg[6] 0.223LUT6 \CRC_OUT[17]_i_5 0.043LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 3849 )
0.356FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[4]_i_1 0.054

Path---( 3850 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[47]_i_1 0.043

Path---( 3851 )
0.309FDRE \U_CRC8/data_int_reg[5] 0.223LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 3852 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[57]_i_1 0.043

Path---( 3853 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3854 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3855 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3856 )
0.309FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[47]_i_2 0.043LUT6 \TX_DATA_REG[45]_i_1 0.043

Path---( 3857 )
0.352FDCE \U_CRC64/CRC_OUT_reg[3] 0.223LUT4 \CRC_OUT[24]_i_7 0.043LUT5 \CRC_OUT[16]_i_3 0.043LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 3858 )
0.345FDCE \TX_DATA_REG_reg[37] 0.259LUT6 \CRC_OUT[16]_i_2 0.043LUT6 \CRC_OUT[16]_i_1 0.043

Path---( 3859 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3860 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3861 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3862 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3863 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3864 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3865 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3866 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_1 0.043

Path---( 3867 )
0.395FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223LUT6 \TX_DATA_REG[63]_i_7 0.043LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT5 \TX_DATA_REG[12]_i_1 0.043

Path---( 3868 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3869 )
0.373FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT6 \CRC_OUT[10]_i_3__0 0.126LUT4 \CRC_OUT[10]_i_1__0 0.043

Path---( 3870 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3871 )
0.469FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223LUT4 \final_byte_count[4]_i_7 0.043LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3872 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3873 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3874 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3875 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[26]_i_2__0 0.043LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 3876 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3877 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[5] 0.223LUT6 \OVERFLOW_VALID[2]_i_2 0.043LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 3878 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3879 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT5 \length_register[15]_i_1 0.043

Path---( 3880 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 3881 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[10]_i_1__0 0.043

Path---( 3882 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3883 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3884 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3885 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[22]_i_1 0.043

Path---( 3886 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT6 \TX_DATA_REG[15]_i_3 0.043LUT6 \TX_DATA_REG[11]_i_1 0.043

Path---( 3887 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[38]_i_1 0.043

Path---( 3888 )
0.345FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \CRC_OUT[28]_i_2__0 0.043LUT4 \CRC_OUT[28]_i_1__0 0.043

Path---( 3889 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_REG[63]_i_4 0.043LUT5 \TX_DATA_REG[62]_i_2 0.043LUT6 \TX_DATA_REG[30]_i_1 0.043

Path---( 3890 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3891 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 3892 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3893 )
0.266FDCE \FRAME_START_reg 0.223LUT4 \load_CRC8_i_1 0.043

Path---( 3894 )
0.309FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT6 \CRC_OUT[2]_i_2__0 0.043LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 3895 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[14]_i_1 0.043

Path---( 3896 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3897 )
0.266FDCE \insert_error_reg 0.223LUT6 \OVERFLOW_DATA[25]_i_1 0.043

Path---( 3898 )
0.527FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT5 \final_byte_count[0]_i_8 0.051LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3899 )
0.327FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT5 \CRC_OUT[20]_i_1__0 0.123

Path---( 3900 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3901 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3902 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3903 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3904 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3905 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.123LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 3906 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 3907 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[4]_i_1 0.043

Path---( 3908 )
0.309FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT4 \CRC_OUT[15]_i_3__0 0.043LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 3909 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3910 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3911 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3912 )
0.270FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_1 0.047

Path---( 3913 )
0.309FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT5 \CRC_OUT[27]_i_3__0 0.043LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 3914 )
0.356FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[4]_i_1 0.054

Path---( 3915 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3916 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3917 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3918 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3919 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3920 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3921 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3922 )
0.352FDRE \U_CRC8/data_int_reg[4] 0.223LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[9]_i_2__0 0.043LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 3923 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3924 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[1]_i_1 0.043

Path---( 3925 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[8]_i_1 0.043

Path---( 3926 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3927 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3928 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3929 )
0.333FDCE \start_CRC8_reg 0.204LUT2 \final_byte_count[0]_i_1 0.129

Path---( 3930 )
0.527FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT5 \final_byte_count[0]_i_8 0.051LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3931 )
0.352FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT2 \CRC_OUT[10]_i_4__0 0.043LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[10]_i_1__0 0.043

Path---( 3932 )
0.465FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT2 \CRC_OUT[30]_i_2__0 0.127LUT6 \CRC_OUT[30]_i_1__0 0.134

Path---( 3933 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \OVERFLOW_DATA[18]_i_1 0.126

Path---( 3934 )
0.447FDCE \transmit_pause_frame_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.047LUT6 \shift_pause_data[44]_i_1 0.134LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 3935 )
0.317FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[7]_i_1__0 0.051

Path---( 3936 )
0.352FDCE \TX_DATA_REG_reg[30] 0.223LUT2 \CRC_OUT[17]_i_8 0.043LUT6 \CRC_OUT[17]_i_3 0.043LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 3937 )
0.276FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[49]_i_1 0.053

Path---( 3938 )
0.353FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[7]_i_1__0 0.051

Path---( 3939 )
0.443FDRE \U_CRC8/data_int_reg[7] 0.259LUT4 \CRC_OUT[10]_i_2__0 0.052LUT4 \CRC_OUT[10]_i_1__0 0.132

Path---( 3940 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT6 \CRC_OUT[6]_i_3__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 3941 )
0.345FDCE \TX_DATA_REG_reg[15] 0.259LUT6 \CRC_OUT[17]_i_5 0.043LUT6 \CRC_OUT[17]_i_1 0.043

Path---( 3942 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[5]_i_1 0.043

Path---( 3943 )
0.315FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT6 \CRC_OUT[1]_i_2__0 0.043LUT5 \CRC_OUT[1]_i_1__0 0.049

Path---( 3944 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[17]_i_1 0.043

Path---( 3945 )
0.309FDPE \fcs_enabled_int_reg 0.223LUT2 \OVERFLOW_DATA[2]_i_2 0.043LUT6 \OVERFLOW_DATA[2]_i_1 0.043

Path---( 3946 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT6 \CRC_OUT[14]_i_2__0 0.123LUT6 \CRC_OUT[14]_i_1__0 0.043

Path---( 3947 )
0.352FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT3 \length_register[15]_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 3948 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 3949 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT6 \OVERFLOW_DATA[10]_i_1 0.126

Path---( 3950 )
0.453FDCE \transmit_pause_frame_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.047LUT6 \shift_pause_data[44]_i_1 0.134LUT3 \shift_pause_data[8]_i_1 0.049

Path---( 3951 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3952 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3953 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3954 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 3955 )
0.352FDCE \TX_DATA_VALID_REG_reg[4] 0.223LUT4 \FRAME_START_i_4 0.043LUT5 \FRAME_START_i_3 0.043LUT5 \FRAME_START_i_1 0.043

Path---( 3956 )
0.277FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[7]_i_1 0.054

Path---( 3957 )
0.345FDRE \U_CRC8/data_int_reg[6] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 3958 )
0.525FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223LUT5 \final_byte_count[0]_i_8 0.049LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3959 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__1 0.043

Path---( 3960 )
0.345FDRE \U_CRC8/data_int_reg[0] 0.259LUT6 \CRC_OUT[3]_i_3__0 0.043LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 3961 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT6 \CRC_OUT[6]_i_2__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 3962 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT6 \CRC_OUT[6]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 3963 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[7]_i_1 0.043

Path---( 3964 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 3965 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 3966 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[18]_i_2 0.043

Path---( 3967 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[14]_i_1 0.043

Path---( 3968 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[2]_i_1 0.043

Path---( 3969 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 3970 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3971 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3972 )
0.373FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT6 \CRC_OUT[9]_i_2__0 0.126LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 3973 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT6 \length_register[15]_i_2 0.043

Path---( 3974 )
0.444FDCE \U_CRC8/CRC_OUT_reg[27] 0.259LUT3 \CRC_OUT[25]_i_2__0 0.051LUT5 \CRC_OUT[25]_i_1__0 0.134

Path---( 3975 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__0 0.051

Path---( 3976 )
0.404FDCE \transmit_pause_frame_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.047LUT6 \shift_pause_data[44]_i_1 0.134

Path---( 3977 )
0.302FDCE \U_CRC64/CRC_OUT_reg[20] 0.259LUT5 \CRC_OUT[20]_i_1__0 0.043

Path---( 3978 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_VALID_DEL12_reg_gate 0.043

Path---( 3979 )
0.266FDCE \TX_DATA_REG_reg[3] 0.223LUT6 \length_register[3]_i_1 0.043

Path---( 3980 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[10]_i_1 0.043

Path---( 3981 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 3982 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 3983 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 3984 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 3985 )
0.370FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.123LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 3986 )
0.337FDCE \transmit_pause_frame_del_reg 0.204LUT2 \reset_err_pause_i_1 0.133

Path---( 3987 )
0.271FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[6]_i_1 0.048

Path---( 3988 )
0.528FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223LUT5 \final_byte_count[0]_i_8 0.052LUT4 \final_byte_count[0]_i_5 0.136CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3989 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3990 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3991 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 3992 )
0.345FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \CRC_OUT[13]_i_3__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 3993 )
0.277FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[44]_i_1 0.054

Path---( 3994 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[24]_i_1 0.043

Path---( 3995 )
0.533FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204LUT4 \final_byte_count[4]_i_7 0.126LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 3996 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[17]_i_1 0.043

Path---( 3997 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3998 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 3999 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4000 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4001 )
0.302FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \CRC_OUT[29]_i_1__0 0.043

Path---( 4002 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4003 )
0.443FDRE \U_CRC8/data_int_reg[3] 0.259LUT4 \CRC_OUT[10]_i_2__0 0.052LUT4 \CRC_OUT[10]_i_1__0 0.132

Path---( 4004 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 4005 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 4006 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 4007 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 4008 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[14]_i_1 0.043

Path---( 4009 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[12]_i_1 0.043

Path---( 4010 )
0.274FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[38]_i_1 0.051

Path---( 4011 )
0.345FDRE \U_CRC8/data_int_reg[7] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[18]_i_1__0 0.043

Path---( 4012 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4013 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4014 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4015 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4016 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4017 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4018 )
0.274FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data_valid[2]_i_1 0.051

Path---( 4019 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4020 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4021 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4022 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4023 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT5 \OVERFLOW_DATA[18]_i_1 0.123

Path---( 4024 )
0.413FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[4]_i_1 0.054

Path---( 4025 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__29 0.043

Path---( 4026 )
0.373FDCE \TX_DATA_DEL2_reg[44] 0.236LUT3 \store_tx_data[44]_i_1 0.137

Path---( 4027 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[1]_i_1 0.043

Path---( 4028 )
0.273FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[42]_i_1 0.050

Path---( 4029 )
0.345FDRE \U_CRC8/data_int_reg[6] 0.259LUT4 \CRC_OUT[23]_i_2__0 0.043LUT6 \CRC_OUT[23]_i_1__0 0.043

Path---( 4030 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[15]_i_1 0.043

Path---( 4031 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[25]_i_2 0.043LUT6 \OVERFLOW_DATA[17]_i_1 0.043

Path---( 4032 )
0.416FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT2 \CRC_OUT[5]_i_3__0 0.126LUT6 \CRC_OUT[5]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 4033 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4034 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4035 )
0.388FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT2 \CRC_OUT[5]_i_3__0 0.043LUT6 \CRC_OUT[3]_i_3__0 0.043LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 4036 )
0.352FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT2 \CRC_OUT[10]_i_4__0 0.043LUT6 \CRC_OUT[5]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 4037 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[25]_i_2 0.126LUT6 \OVERFLOW_DATA[22]_i_1 0.043

Path---( 4038 )
0.204FDCE \txstatplus_int_reg[24] 0.204

Path---( 4039 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__28 0.051

Path---( 4040 )
0.355FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[6]_i_1 0.053

Path---( 4041 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[10]_i_1__0 0.043

Path---( 4042 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT6 \CRC_OUT[10]_i_3__0 0.043LUT4 \CRC_OUT[10]_i_1__0 0.043

Path---( 4043 )
0.352FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[3]_i_1 0.050

Path---( 4044 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 4045 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 4046 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 4047 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 4048 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT4 \CRC_OUT[11]_i_3__0 0.043LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4049 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[10]_i_2 0.043LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 4050 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[10]_i_1 0.043

Path---( 4051 )
0.345FDRE \U_CRC8/data_int_reg[0] 0.259LUT4 \CRC_OUT[23]_i_2__0 0.043LUT6 \CRC_OUT[23]_i_1__0 0.043

Path---( 4052 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 4053 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[14]_i_1 0.043

Path---( 4054 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_VALID_DEL12_reg_gate__1 0.043

Path---( 4055 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[5]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 4056 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[10]_i_1 0.043

Path---( 4057 )
0.223FDCE \FRAME_START_reg 0.223

Path---( 4058 )
0.388FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT2 \CRC_OUT[5]_i_3__0 0.043LUT6 \CRC_OUT[5]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 4059 )
0.373FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT6 \CRC_OUT[28]_i_2__0 0.126LUT4 \CRC_OUT[28]_i_1__0 0.043

Path---( 4060 )
0.345FDCE \U_CRC8/CRC_OUT_reg[27] 0.259LUT6 \CRC_OUT[13]_i_2__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 4061 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT5 \OVERFLOW_DATA[33]_i_1 0.043

Path---( 4062 )
0.468FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT3 \CRC_OUT[25]_i_2__0 0.130LUT5 \CRC_OUT[25]_i_1__0 0.134

Path---( 4063 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT6 \CRC_OUT[4]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 4064 )
0.277FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[5]_i_1 0.054

Path---( 4065 )
0.354FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT3 \shift_pause_data[8]_i_1 0.052

Path---( 4066 )
0.277FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_VALID_DEL12_reg_gate__0 0.054

Path---( 4067 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate 0.043

Path---( 4068 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[11]_i_1 0.043

Path---( 4069 )
0.309FDRE \U_CRC8/data_int_reg[1] 0.223LUT6 \CRC_OUT[4]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 4070 )
0.266FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT6 \OVERFLOW_DATA[23]_i_1 0.043

Path---( 4071 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__17 0.043

Path---( 4072 )
0.272FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[13]_i_1 0.049

Path---( 4073 )
0.274FDCE \transmit_pause_frame_reg 0.223LUT2 \reset_err_pause_i_1 0.051

Path---( 4074 )
0.302FDCE \TX_DATA_REG_reg[36] 0.259LUT6 \length_register[4]_i_1 0.043

Path---( 4075 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[1]_i_1 0.043

Path---( 4076 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[15]_i_1 0.043

Path---( 4077 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[46]_i_1 0.043

Path---( 4078 )
0.352FDRE \U_CRC8/data_int_reg[1] 0.223LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[9]_i_2__0 0.043LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 4079 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4080 )
0.405FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[14]_i_1 0.043

Path---( 4081 )
0.275FDCE \vlan_enabled_int_reg 0.223LUT4 \txstatplus_int[12]_i_1 0.052

Path---( 4082 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT6 \CRC_OUT[12]_i_3__0 0.043LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 4083 )
0.272FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_VALID_DEL12_reg_gate__6 0.049

Path---( 4084 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[45]_i_1 0.043

Path---( 4085 )
0.259FDCE \TX_DATA_REG_reg[43] 0.259

Path---( 4086 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__16 0.052

Path---( 4087 )
0.355FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[6]_i_1 0.053

Path---( 4088 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4089 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4090 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[3]_i_3__0 0.043LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 4091 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4092 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4093 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4094 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4095 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4096 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[14]_i_1 0.043

Path---( 4097 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT4 \CRC_OUT[16]_i_2__0 0.123LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 4098 )
0.277FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[8]_i_1 0.054

Path---( 4099 )
0.439FDCE \U_CRC8/CRC_OUT_reg[2] 0.259LUT4 \CRC_OUT[10]_i_2__0 0.048LUT4 \CRC_OUT[10]_i_1__0 0.132

Path---( 4100 )
0.416FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[4]_i_1 0.054

Path---( 4101 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4102 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4103 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4104 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4105 )
0.352FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[3]_i_1 0.050

Path---( 4106 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT3 \OVERFLOW_DATA[23]_i_2 0.126LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 4107 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4108 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4109 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4110 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4111 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[3]_i_1 0.043

Path---( 4112 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4113 )
0.276FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[9]_i_1 0.053

Path---( 4114 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[10]_i_1 0.043

Path---( 4115 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[23]_i_1 0.043

Path---( 4116 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 4117 )
0.266FDCE \insert_error_reg 0.223LUT6 \OVERFLOW_DATA[16]_i_1 0.043

Path---( 4118 )
0.309FDRE \U_CRC8/data_int_reg[5] 0.223LUT4 \CRC_OUT[27]_i_2__0 0.043LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 4119 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 4120 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 4121 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 4122 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 4123 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[23]_i_1__0 0.126

Path---( 4124 )
0.320FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[4]_i_1 0.054

Path---( 4125 )
0.370FDCE \U_CRC8/CRC_OUT_reg[7] 0.204LUT5 \CRC_OUT[15]_i_2__0 0.123LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 4126 )
0.266FDCE \FRAME_START_reg 0.223LUT6 \shift_pause_valid[4]_i_1 0.043

Path---( 4127 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4128 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4129 )
0.351FDRE \U_CRC8/data_int_reg[0] 0.259LUT6 \CRC_OUT[1]_i_2__0 0.043LUT5 \CRC_OUT[1]_i_1__0 0.049

Path---( 4130 )
0.345FDRE \U_CRC8/data_int_reg[0] 0.259LUT5 \CRC_OUT[11]_i_2__0 0.043LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4131 )
0.309FDRE \U_CRC8/data_int_reg[4] 0.223LUT5 \CRC_OUT[15]_i_2__0 0.043LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 4132 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[44]_i_1 0.043LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 4133 )
0.388FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT2 \CRC_OUT[5]_i_3__0 0.043LUT6 \CRC_OUT[2]_i_2__0 0.043LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 4134 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4135 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4136 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4137 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4138 )
0.345FDRE \U_CRC8/data_int_reg[0] 0.259LUT6 \CRC_OUT[2]_i_2__0 0.043LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 4139 )
0.354FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT3 \shift_pause_data[8]_i_1 0.052

Path---( 4140 )
0.273FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[53]_i_1 0.050

Path---( 4141 )
0.373FDCE \U_CRC8/CRC_OUT_reg[20] 0.204LUT6 \CRC_OUT[28]_i_2__0 0.126LUT4 \CRC_OUT[28]_i_1__0 0.043

Path---( 4142 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[28]_i_2__0 0.043LUT4 \CRC_OUT[28]_i_1__0 0.043

Path---( 4143 )
0.273FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[39]_i_1 0.050

Path---( 4144 )
0.302FDCE \TX_DATA_REG_reg[37] 0.259LUT6 \length_register[5]_i_1 0.043

Path---( 4145 )
0.345FDRE \U_CRC8/data_int_reg[6] 0.259LUT4 \CRC_OUT[29]_i_2__0 0.043LUT6 \CRC_OUT[29]_i_1__0 0.043

Path---( 4146 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[20]_i_1 0.043

Path---( 4147 )
0.302FDPE \TX_DATA_REG_reg[34] 0.259LUT6 \length_register[2]_i_1 0.043

Path---( 4148 )
0.345FDRE \U_CRC8/data_int_reg[6] 0.259LUT2 \CRC_OUT[18]_i_2__0 0.043LUT6 \CRC_OUT[18]_i_1__0 0.043

Path---( 4149 )
0.426FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223LUT5 \TX_DATA_VALID_REG[3]_i_4 0.043LUT4 \final_byte_count[0]_i_5 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.117

Path---( 4150 )
0.351FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[44]_i_1 0.043LUT3 \shift_pause_data[8]_i_1 0.049

Path---( 4151 )
0.362FDCE \pause_frame_counter_reg[3] 0.236LUT3 \shift_pause_valid[0]_i_1 0.126

Path---( 4152 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_VALID[2]_i_2 0.126LUT4 \OVERFLOW_VALID[1]_i_1 0.043

Path---( 4153 )
0.345FDRE \U_CRC8/data_int_reg[7] 0.259LUT6 \CRC_OUT[14]_i_2__0 0.043LUT6 \CRC_OUT[14]_i_1__0 0.043

Path---( 4154 )
0.259FDCE \TX_DATA_REG_reg[39] 0.259

Path---( 4155 )
0.276FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[31]_i_1 0.053

Path---( 4156 )
0.309FDRE \U_CRC8/data_int_reg[1] 0.223LUT5 \CRC_OUT[8]_i_2__0 0.043LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 4157 )
0.309FDRE \U_CRC8/data_int_reg[4] 0.223LUT4 \CRC_OUT[27]_i_2__0 0.043LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 4158 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT6 \CRC_OUT[5]_i_2__0 0.123LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 4159 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[30]_i_1 0.043

Path---( 4160 )
0.259FDCE \TX_DATA_REG_reg[36] 0.259

Path---( 4161 )
0.276FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[32]_i_1 0.053

Path---( 4162 )
0.345FDRE \U_CRC8/data_int_reg[7] 0.259LUT4 \CRC_OUT[27]_i_2__0 0.043LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 4163 )
0.302FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[44]_i_1 0.043

Path---( 4164 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__15 0.043

Path---( 4165 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4166 )
0.330FDCE \frame_start_del_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4167 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT4 \CRC_OUT[11]_i_1__0 0.126

Path---( 4168 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[4]_i_2__0 0.043LUT4 \CRC_OUT[4]_i_1__0 0.043

Path---( 4169 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 4170 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 4171 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 4172 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 4173 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT5 \CRC_OUT[27]_i_3__0 0.123LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 4174 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[44]_i_1 0.043LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 4175 )
0.345FDRE \U_CRC8/data_int_reg[6] 0.259LUT6 \CRC_OUT[14]_i_2__0 0.043LUT6 \CRC_OUT[14]_i_1__0 0.043

Path---( 4176 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__3 0.043

Path---( 4177 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data_valid[5]_i_1 0.043

Path---( 4178 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__14 0.051

Path---( 4179 )
0.302FDCE \TX_DATA_REG_reg[43] 0.259LUT6 \length_register[11]_i_1 0.043

Path---( 4180 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4181 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT2 \CRC_OUT[31]_i_1__0 0.126

Path---( 4182 )
0.302FDPE \TX_DATA_REG_reg[33] 0.259LUT6 \length_register[1]_i_1 0.043

Path---( 4183 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[30]_i_1__0 0.126

Path---( 4184 )
0.266FDCE \load_CRC8_reg 0.223LUT2 \CRC_OUT[31]_i_1 0.043

Path---( 4185 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[1]_i_1 0.043

Path---( 4186 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[15]_i_1 0.043

Path---( 4187 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT6 \OVERFLOW_DATA[25]_i_1 0.123

Path---( 4188 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__13 0.043

Path---( 4189 )
0.327FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT6 \CRC_OUT[12]_i_1__0 0.123

Path---( 4190 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__2 0.052

Path---( 4191 )
0.275FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data_valid[6]_i_1 0.052

Path---( 4192 )
0.351FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[44]_i_1 0.043LUT3 \shift_pause_data[8]_i_1 0.049

Path---( 4193 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__27 0.043

Path---( 4194 )
0.204FDCE \txstatplus_int_reg[19] 0.204

Path---( 4195 )
0.412FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[6]_i_1 0.053

Path---( 4196 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[1]_i_1 0.043

Path---( 4197 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4198 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4199 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4200 )
0.341FDCE \frame_start_del_reg 0.204LUT2 \counter[3]_i_1 0.137

Path---( 4201 )
0.266FDPE \TX_DATA_REG_reg[41] 0.223LUT6 \length_register[9]_i_1 0.043

Path---( 4202 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[15]_i_1 0.043

Path---( 4203 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT4 \CRC_OUT[11]_i_3__0 0.123LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4204 )
0.409FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[3]_i_1 0.050

Path---( 4205 )
0.272FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__12 0.049

Path---( 4206 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT4 \CRC_OUT[15]_i_1__0 0.126

Path---( 4207 )
0.345FDCE \U_CRC8/CRC_OUT_reg[27] 0.259LUT4 \CRC_OUT[11]_i_3__0 0.043LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4208 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[10]_i_1 0.043

Path---( 4209 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 4210 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[15]_i_1 0.043

Path---( 4211 )
0.270FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__26 0.047

Path---( 4212 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__51 0.043

Path---( 4213 )
0.319FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[6]_i_1 0.053

Path---( 4214 )
0.266FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[18]_i_2 0.043

Path---( 4215 )
0.309FDRE \U_CRC8/data_int_reg[4] 0.223LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 4216 )
0.302FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[44]_i_1 0.043

Path---( 4217 )
0.266FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[10]_i_1 0.043

Path---( 4218 )
0.316FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[3]_i_1 0.050

Path---( 4219 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[4]_i_1 0.043

Path---( 4220 )
0.266FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[17]_i_1 0.043

Path---( 4221 )
0.309FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT6 \CRC_OUT[3]_i_3__0 0.043LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 4222 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__33 0.043

Path---( 4223 )
0.266FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[15]_i_1 0.043

Path---( 4224 )
0.266FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[18]_i_2 0.043

Path---( 4225 )
0.274FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[55]_i_1 0.051

Path---( 4226 )
0.411FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT3 \shift_pause_data[8]_i_1 0.052

Path---( 4227 )
0.266FDCE \FRAME_START_reg 0.223LUT4 \TX_DATA_REG[0]_i_1 0.043

Path---( 4228 )
0.266FDCE \TX_DATA_REG_reg[7] 0.223LUT6 \length_register[7]_i_1 0.043

Path---( 4229 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__50 0.051

Path---( 4230 )
0.275FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[6]_i_1 0.052

Path---( 4231 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[13]_i_1 0.043

Path---( 4232 )
0.345FDRE \U_CRC8/data_int_reg[6] 0.259LUT6 \CRC_OUT[28]_i_2__0 0.043LUT4 \CRC_OUT[28]_i_1__0 0.043

Path---( 4233 )
0.309FDRE \U_CRC8/data_int_reg[5] 0.223LUT6 \CRC_OUT[28]_i_2__0 0.043LUT4 \CRC_OUT[28]_i_1__0 0.043

Path---( 4234 )
0.276FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[52]_i_1 0.053

Path---( 4235 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[10]_i_2 0.126LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 4236 )
0.277FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[7]_i_1 0.054

Path---( 4237 )
0.272FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[13]_i_1 0.049

Path---( 4238 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__32 0.052

Path---( 4239 )
0.274FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[9]_i_1 0.051

Path---( 4240 )
0.302FDPE \TX_DATA_REG_reg[2] 0.259LUT6 \length_register[2]_i_1 0.043

Path---( 4241 )
0.273FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[6]_i_1 0.050

Path---( 4242 )
0.259FDCE \TX_DATA_REG_reg[63] 0.259

Path---( 4243 )
0.309FDRE \U_CRC8/data_int_reg[5] 0.223LUT5 \CRC_OUT[15]_i_2__0 0.043LUT4 \CRC_OUT[15]_i_1__0 0.043

Path---( 4244 )
0.302FDPE \TX_DATA_REG_reg[1] 0.259LUT6 \length_register[1]_i_1 0.043

Path---( 4245 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT2 \CRC_OUT[31]_i_1 0.126

Path---( 4246 )
0.309FDCE \TXD_PAUSE_DEL1_reg[44] 0.223LUT6 \shift_pause_data[44]_i_1 0.043LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 4247 )
0.204FDCE \txstatplus_int_reg[24] 0.204

Path---( 4248 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[12]_i_3__0 0.043LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 4249 )
0.309FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT6 \CRC_OUT[13]_i_3__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 4250 )
0.350FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[5]_i_1 0.048

Path---( 4251 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4252 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4253 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4254 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4255 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4256 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4257 )
0.405FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[1]_i_1 0.043

Path---( 4258 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[2]_i_1 0.043

Path---( 4259 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT4 \CRC_OUT[29]_i_2__0 0.043LUT6 \CRC_OUT[29]_i_1__0 0.043

Path---( 4260 )
0.405FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[15]_i_1 0.043

Path---( 4261 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT4 \CRC_OUT[16]_i_2__0 0.043LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 4262 )
0.345FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \CRC_OUT[6]_i_3__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 4263 )
0.266FDCE \TX_DATA_REG_reg[6] 0.223LUT6 \length_register[6]_i_1 0.043

Path---( 4264 )
0.315FDCE \TXD_PAUSE_DEL1_reg[44] 0.223LUT6 \shift_pause_data[44]_i_1 0.043LUT3 \shift_pause_data[8]_i_1 0.049

Path---( 4265 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 4266 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 4267 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[10]_i_1 0.043

Path---( 4268 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT3 \shift_pause_data[0]_i_1 0.043

Path---( 4269 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT6 \CRC_OUT[14]_i_2__0 0.043LUT6 \CRC_OUT[14]_i_1__0 0.043

Path---( 4270 )
0.415FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[6]_i_1 0.053

Path---( 4271 )
0.357FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[40]_i_1 0.055

Path---( 4272 )
0.412FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[3]_i_1 0.050

Path---( 4273 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[8]_i_1__0 0.126

Path---( 4274 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[0]_i_1__0 0.126

Path---( 4275 )
0.405FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[10]_i_1 0.043

Path---( 4276 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[13]_i_1 0.043

Path---( 4277 )
0.474FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT3 \CRC_OUT[18]_i_3__0 0.134LUT6 \CRC_OUT[14]_i_1__0 0.136

Path---( 4278 )
0.405FDRE \U_CRC8/data_int_reg[1] 0.223LUT5 \CRC_OUT[24]_i_2__0 0.050LUT5 \CRC_OUT[24]_i_1__0 0.132

Path---( 4279 )
0.266FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[7]_i_1 0.043

Path---( 4280 )
0.318FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT3 \shift_pause_data[8]_i_1 0.052

Path---( 4281 )
0.266FDCE \TXD_PAUSE_DEL1_reg[44] 0.223LUT6 \shift_pause_data[44]_i_1 0.043

Path---( 4282 )
0.474FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT3 \CRC_OUT[18]_i_3__0 0.134LUT6 \CRC_OUT[18]_i_1__0 0.136

Path---( 4283 )
0.309FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT5 \CRC_OUT[11]_i_2__0 0.043LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4284 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[6]_i_2__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 4285 )
0.345FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT6 \CRC_OUT[13]_i_3__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 4286 )
0.302FDRE \U_CRC8/data_int_reg[3] 0.259LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 4287 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[6]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 4288 )
0.302FDCE \TX_DATA_REG_reg[39] 0.259LUT6 \length_register[7]_i_1 0.043

Path---( 4289 )
0.345FDRE \U_CRC8/data_int_reg[0] 0.259LUT6 \CRC_OUT[12]_i_3__0 0.043LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 4290 )
0.204FDCE \txstatplus_int_reg[24] 0.204

Path---( 4291 )
0.345FDRE \U_CRC8/data_int_reg[3] 0.259LUT5 \CRC_OUT[8]_i_2__0 0.043LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 4292 )
0.266FDCE \append_start_pause_reg 0.223LUT6 \TX_DATA_REG[6]_i_1 0.043

Path---( 4293 )
0.309FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT6 \CRC_OUT[2]_i_2__0 0.043LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 4294 )
0.350FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[5]_i_1 0.048

Path---( 4295 )
0.407FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT5 \CRC_OUT[24]_i_2__0 0.052LUT5 \CRC_OUT[24]_i_1__0 0.132

Path---( 4296 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__43 0.043

Path---( 4297 )
0.204FDCE \txstatplus_int_reg[24] 0.204

Path---( 4298 )
0.309FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT6 \CRC_OUT[6]_i_3__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 4299 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[2]_i_1 0.043

Path---( 4300 )
0.359FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[44]_i_1 0.123

Path---( 4301 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[15]_i_2 0.043

Path---( 4302 )
0.266FDCE \insert_error_reg 0.223LUT5 \OVERFLOW_DATA[33]_i_1 0.043

Path---( 4303 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[22]_i_1 0.043

Path---( 4304 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[33]_i_1 0.126

Path---( 4305 )
0.302FDPE \TX_DATA_REG_reg[32] 0.259LUT6 \length_register[0]_i_1 0.043

Path---( 4306 )
0.309FDCE \U_CRC8/CRC_OUT_reg[19] 0.223LUT4 \CRC_OUT[27]_i_2__0 0.043LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 4307 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[5]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 4308 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[13]_i_1 0.043

Path---( 4309 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[7]_i_1 0.043

Path---( 4310 )
0.311FDRE \U_CRC8/data_int_reg[7] 0.259LUT5 \CRC_OUT[1]_i_1__0 0.052

Path---( 4311 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__42 0.051

Path---( 4312 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[14]_i_1 0.043

Path---( 4313 )
0.388FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT2 \CRC_OUT[5]_i_3__0 0.043LUT6 \CRC_OUT[5]_i_2__0 0.043LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 4314 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[10]_i_2 0.043LUT6 \OVERFLOW_DATA[10]_i_1 0.043

Path---( 4315 )
0.266FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[5]_i_1 0.043

Path---( 4316 )
0.309FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT6 \CRC_OUT[9]_i_2__0 0.043LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 4317 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT4 \CRC_OUT[16]_i_2__0 0.123LUT6 \CRC_OUT[16]_i_1__0 0.043

Path---( 4318 )
0.357FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[40]_i_1 0.055

Path---( 4319 )
0.302FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 4320 )
0.273FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[40]_i_1 0.050

Path---( 4321 )
0.259FDCE \TX_DATA_DEL2_reg[45] 0.259

Path---( 4322 )
0.302FDCE \U_CRC8/CRC_OUT_reg[18] 0.259LUT4 \CRC_OUT[26]_i_1__0 0.043

Path---( 4323 )
0.302FDCE \TX_DATA_REG_reg[47] 0.259LUT6 \length_register[15]_i_2 0.043

Path---( 4324 )
0.309FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT6 \CRC_OUT[6]_i_3__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 4325 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT4 \CRC_OUT[26]_i_1__0 0.126

Path---( 4326 )
0.266FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[14]_i_1 0.043

Path---( 4327 )
0.309FDCE \U_CRC8/CRC_OUT_reg[5] 0.223LUT6 \CRC_OUT[13]_i_2__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 4328 )
0.270FDCE \transmit_pause_frame_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.047

Path---( 4329 )
0.270FDCE \transmit_pause_frame_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.047

Path---( 4330 )
0.270FDCE \transmit_pause_frame_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.047

Path---( 4331 )
0.270FDCE \transmit_pause_frame_reg 0.223LUT2 \pause_frame_counter[3]_i_1 0.047

Path---( 4332 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT5 \CRC_OUT[11]_i_2__0 0.043LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4333 )
0.345FDRE \U_CRC8/data_int_reg[0] 0.259LUT4 \CRC_OUT[16]_i_2__0 0.043LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 4334 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT6 \TX_DATA_REG[4]_i_1 0.126

Path---( 4335 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT2 \MAX_FRAME_SIZE[4]_i_1 0.043

Path---( 4336 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[8]_i_1 0.043

Path---( 4337 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_VALID_DEL12_reg_gate__3 0.043

Path---( 4338 )
0.345FDCE \U_CRC8/CRC_OUT_reg[3] 0.259LUT5 \CRC_OUT[11]_i_2__0 0.043LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4339 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[14]_i_1 0.043

Path---( 4340 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__21 0.043

Path---( 4341 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 4342 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 4343 )
0.309FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT6 \CRC_OUT[13]_i_3__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 4344 )
0.266FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[16]_i_1 0.043

Path---( 4345 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[15]_i_2 0.043

Path---( 4346 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[6]_i_1 0.043

Path---( 4347 )
0.373FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT6 \CRC_OUT[12]_i_3__0 0.126LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 4348 )
0.278FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[5]_i_1 0.055

Path---( 4349 )
0.407FDRE \U_CRC8/data_int_reg[2] 0.223LUT5 \CRC_OUT[24]_i_2__0 0.052LUT5 \CRC_OUT[24]_i_1__0 0.132

Path---( 4350 )
0.266FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 4351 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[12]_i_1 0.043

Path---( 4352 )
0.373FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT6 \CRC_OUT[6]_i_3__0 0.126LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 4353 )
0.345FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \CRC_OUT[9]_i_2__0 0.043LUT4 \CRC_OUT[9]_i_1__0 0.043

Path---( 4354 )
0.345FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[11]_i_1 0.043

Path---( 4355 )
0.302FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT5 \CRC_OUT[21]_i_1__0 0.043

Path---( 4356 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[29]_i_1__0 0.126

Path---( 4357 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[1] 0.223LUT6 \OVERFLOW_DATA[31]_i_2 0.043LUT6 \OVERFLOW_DATA[31]_i_1 0.043

Path---( 4358 )
0.309FDRE \U_CRC8/data_int_reg[5] 0.223LUT5 \CRC_OUT[8]_i_2__0 0.043LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 4359 )
0.274FDCE \vlan_enabled_int_reg 0.223LUT3 \txstatplus_int[19]_i_1 0.051

Path---( 4360 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 4361 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_VALID_DEL12_reg_gate__2 0.051

Path---( 4362 )
0.275FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[4]_i_1 0.052

Path---( 4363 )
0.777FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.165

Path---( 4364 )
0.276FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[3]_i_1 0.053

Path---( 4365 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__20 0.051

Path---( 4366 )
0.302FDRE \U_CRC8/data_int_reg[7] 0.259LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 4367 )
0.273FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[8]_i_1 0.050

Path---( 4368 )
0.774FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.054CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4369 )
0.356FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[7]_i_1 0.054

Path---( 4370 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4371 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4372 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4373 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4374 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4375 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4376 )
0.266FDCE \transmit_pause_frame_reg 0.223LUT3 \shift_pause_valid[0]_i_1 0.043

Path---( 4377 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[1]_i_1 0.043

Path---( 4378 )
0.408FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT3 \CRC_OUT[18]_i_3__0 0.049LUT6 \CRC_OUT[14]_i_1__0 0.136

Path---( 4379 )
0.309FDRE \U_CRC8/data_int_reg[1] 0.223LUT5 \CRC_OUT[12]_i_2__0 0.043LUT6 \CRC_OUT[12]_i_1__0 0.043

Path---( 4380 )
0.266FDCE \U_CRC64/CRC_OUT_reg[28] 0.223LUT4 \CRC_OUT[28]_i_1__0 0.043

Path---( 4381 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT4 \CRC_OUT[27]_i_1__0 0.126

Path---( 4382 )
0.408FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT3 \CRC_OUT[18]_i_3__0 0.049LUT6 \CRC_OUT[18]_i_1__0 0.136

Path---( 4383 )
0.259FDCE \TX_DATA_REG_reg[11] 0.259

Path---( 4384 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT2 \MAX_FRAME_SIZE[3]_i_1 0.043

Path---( 4385 )
0.351FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[9]_i_1 0.049

Path---( 4386 )
0.266FDCE \vlan_enabled_int_reg 0.223LUT2 \MAX_FRAME_SIZE[2]_i_1 0.043

Path---( 4387 )
0.302FDCE \U_CRC64/CRC_OUT_reg[23] 0.259LUT6 \CRC_OUT[23]_i_1__0 0.043

Path---( 4388 )
0.236FDCE \TX_DATA_DEL2_reg[50] 0.236

Path---( 4389 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[2]_i_1__0 0.126

Path---( 4390 )
0.763FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.151

Path---( 4391 )
0.345FDCE \U_CRC8/CRC_OUT_reg[27] 0.259LUT6 \CRC_OUT[6]_i_3__0 0.043LUT5 \CRC_OUT[6]_i_1__0 0.043

Path---( 4392 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 4393 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 4394 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[13]_i_1 0.043

Path---( 4395 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT5 \OVERFLOW_DATA[39]_i_2 0.043

Path---( 4396 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[3]_i_1__0 0.126

Path---( 4397 )
0.236FDCE \TX_DATA_DEL2_reg[29] 0.236

Path---( 4398 )
0.363FDCE \TX_DATA_DEL2_reg[54] 0.236LUT3 \store_tx_data[54]_i_1 0.127

Path---( 4399 )
0.309FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[13]_i_3__0 0.043LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 4400 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[18]_i_1__0 0.126

Path---( 4401 )
0.268FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[9]_i_1 0.045

Path---( 4402 )
0.309FDRE \U_CRC8/data_int_reg[4] 0.223LUT5 \CRC_OUT[8]_i_2__0 0.043LUT6 \CRC_OUT[8]_i_1__0 0.043

Path---( 4403 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[14]_i_1__0 0.126

Path---( 4404 )
0.309FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT4 \CRC_OUT[17]_i_2__0 0.043LUT6 \CRC_OUT[17]_i_1__0 0.043

Path---( 4405 )
0.266FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[2]_i_1 0.043

Path---( 4406 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[39]_i_2 0.126

Path---( 4407 )
0.345FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT4 \CRC_OUT[23]_i_2__0 0.043LUT6 \CRC_OUT[23]_i_1__0 0.043

Path---( 4408 )
0.362FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[44]_i_1 0.126

Path---( 4409 )
0.236FDCE \TX_DATA_DEL2_reg[53] 0.236

Path---( 4410 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[50]_i_1 0.043

Path---( 4411 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT6 \OVERFLOW_DATA[31]_i_1 0.043

Path---( 4412 )
0.650FDCE \U_byte_count_module/counter_reg[9] 0.259CARRY4 \counter_reg[7]_i_1 0.226CARRY4 \counter_reg[11]_i_1 0.165

Path---( 4413 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT5 \OVERFLOW_DATA[18]_i_1 0.043

Path---( 4414 )
0.370FDCE \U_CRC8/CRC_OUT_reg[28] 0.204LUT6 \CRC_OUT[5]_i_2__0 0.123LUT5 \CRC_OUT[5]_i_1__0 0.043

Path---( 4415 )
0.647FDCE \U_byte_count_module/counter_reg[9] 0.259CARRY4 \counter_reg[7]_i_1 0.226CARRY4 \counter_reg[11]_i_1 0.054CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4416 )
0.302FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT4 \CRC_OUT[28]_i_1__0 0.043

Path---( 4417 )
0.407FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[5]_i_1 0.048

Path---( 4418 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[2]_i_1 0.043

Path---( 4419 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[12]_i_1 0.043

Path---( 4420 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[15]_i_2 0.043

Path---( 4421 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4422 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4423 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4424 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4425 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4426 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4427 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4428 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[7]_i_1 0.043

Path---( 4429 )
0.345FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[11]_i_1 0.043

Path---( 4430 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[0]_i_1 0.043

Path---( 4431 )
0.345FDRE \U_CRC8/data_int_reg[7] 0.259LUT4 \CRC_OUT[29]_i_2__0 0.043LUT6 \CRC_OUT[29]_i_1__0 0.043

Path---( 4432 )
0.405FDCE \U_CRC8/CRC_OUT_reg[16] 0.223LUT5 \CRC_OUT[24]_i_2__0 0.050LUT5 \CRC_OUT[24]_i_1__0 0.132

Path---( 4433 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[14]_i_1 0.043

Path---( 4434 )
0.276FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[6]_i_1 0.053

Path---( 4435 )
0.636FDCE \U_byte_count_module/counter_reg[9] 0.259CARRY4 \counter_reg[7]_i_1 0.226CARRY4 \counter_reg[11]_i_1 0.151

Path---( 4436 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[2]_i_1 0.043

Path---( 4437 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__41 0.043

Path---( 4438 )
0.302FDRE \U_CRC8/data_int_reg[7] 0.259LUT6 \CRC_OUT[30]_i_1__0 0.043

Path---( 4439 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__35 0.043

Path---( 4440 )
0.724FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.112

Path---( 4441 )
0.723FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.165

Path---( 4442 )
0.327FDCE \TX_DATA_VALID_DEL13_reg[6] 0.204LUT5 \OVERFLOW_DATA[33]_i_1 0.123

Path---( 4443 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT4 \CRC_OUT[28]_i_1__0 0.126

Path---( 4444 )
0.356FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[7]_i_1 0.054

Path---( 4445 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[8]_i_1 0.043

Path---( 4446 )
0.720FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.108

Path---( 4447 )
0.315FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[1]_i_2__0 0.043LUT5 \CRC_OUT[1]_i_1__0 0.049

Path---( 4448 )
0.266FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[16]_i_1 0.043

Path---( 4449 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[6]_i_1 0.043

Path---( 4450 )
0.302FDCE \U_CRC8/CRC_OUT_reg[29] 0.259LUT5 \CRC_OUT[31]_i_2__0 0.043

Path---( 4451 )
0.274FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[48]_i_1 0.051

Path---( 4452 )
0.273FDCE \TX_DATA_DEL2_reg[42] 0.223LUT3 \store_tx_data[42]_i_1 0.050

Path---( 4453 )
0.266FDCE \U_CRC8/CRC_OUT_reg[12] 0.223LUT5 \CRC_OUT[20]_i_1__0 0.043

Path---( 4454 )
0.204FDCE \txstatplus_int_reg[6] 0.204

Path---( 4455 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[2]_i_1 0.043

Path---( 4456 )
0.351FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[9]_i_1 0.049

Path---( 4457 )
0.414FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[40]_i_1 0.055

Path---( 4458 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__40 0.051

Path---( 4459 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[47]_i_1 0.043

Path---( 4460 )
0.276FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__34 0.053

Path---( 4461 )
0.709FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.151

Path---( 4462 )
0.362FDCE \TX_DATA_DEL2_reg[29] 0.236LUT3 \store_tx_data[29]_i_1 0.126

Path---( 4463 )
0.310FDRE \U_CRC8/data_int_reg[6] 0.259LUT5 \CRC_OUT[1]_i_1__0 0.051

Path---( 4464 )
0.266FDRE \U_CRC8/data_int_reg[4] 0.223LUT5 \CRC_OUT[20]_i_1__0 0.043

Path---( 4465 )
0.309FDCE \U_CRC8/CRC_OUT_reg[21] 0.223LUT4 \CRC_OUT[29]_i_2__0 0.043LUT6 \CRC_OUT[29]_i_1__0 0.043

Path---( 4466 )
0.321FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[40]_i_1 0.055

Path---( 4467 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4468 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4469 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4470 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4471 )
0.373FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT6 \CRC_OUT[13]_i_3__0 0.126LUT4 \CRC_OUT[13]_i_1__0 0.043

Path---( 4472 )
0.271FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[8]_i_1 0.048

Path---( 4473 )
0.266FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[14]_i_1 0.043

Path---( 4474 )
0.266FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[10]_i_1 0.043

Path---( 4475 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[13]_i_1 0.043

Path---( 4476 )
0.269FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[7]_i_1 0.046

Path---( 4477 )
0.302FDCE \TX_DATA_DEL2_reg[45] 0.259LUT3 \store_tx_data[45]_i_1 0.043

Path---( 4478 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[13]_i_1 0.043

Path---( 4479 )
0.309FDRE \U_CRC8/data_int_reg[4] 0.223LUT6 \CRC_OUT[14]_i_2__0 0.043LUT6 \CRC_OUT[14]_i_1__0 0.043

Path---( 4480 )
0.223FDCE \TX_DATA_REG_reg[7] 0.223

Path---( 4481 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[10]_i_1 0.043

Path---( 4482 )
0.597FDCE \U_byte_count_module/counter_reg[9] 0.259CARRY4 \counter_reg[7]_i_1 0.226CARRY4 \counter_reg[11]_i_1 0.112

Path---( 4483 )
0.309FDRE \U_CRC8/data_int_reg[1] 0.223LUT4 \CRC_OUT[17]_i_2__0 0.043LUT6 \CRC_OUT[17]_i_1__0 0.043

Path---( 4484 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[3]_i_3__0 0.043LUT6 \CRC_OUT[3]_i_1__0 0.043

Path---( 4485 )
0.701FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.165

Path---( 4486 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT5 \CRC_OUT[21]_i_1__0 0.126

Path---( 4487 )
0.593FDCE \U_byte_count_module/counter_reg[9] 0.259CARRY4 \counter_reg[7]_i_1 0.226CARRY4 \counter_reg[11]_i_1 0.108

Path---( 4488 )
0.277FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[5]_i_1 0.054

Path---( 4489 )
0.405FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[13]_i_1 0.043

Path---( 4490 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \apply_pause_delay_i_1 0.043

Path---( 4491 )
0.359FDCE \TX_DATA_DEL2_reg[27] 0.236LUT3 \store_tx_data[27]_i_1 0.123

Path---( 4492 )
0.698FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.054CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4493 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[13]_i_1 0.043

Path---( 4494 )
0.368FDRE \U_CRC8/start_int_reg 0.236LUT5 \CRC_OUT[1]_i_1__0 0.132

Path---( 4495 )
0.274FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[13]_i_1 0.051

Path---( 4496 )
0.277FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[5]_i_1 0.054

Path---( 4497 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[3]_i_1 0.043

Path---( 4498 )
0.259FDCE \TX_DATA_DEL2_reg[31] 0.259

Path---( 4499 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[0]_i_1 0.043

Path---( 4500 )
0.314FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[5]_i_1 0.048

Path---( 4501 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__19 0.043

Path---( 4502 )
0.223FDCE \TX_DATA_REG_reg[59] 0.223

Path---( 4503 )
0.723FDCE \U_byte_count_module/counter_reg[8] 0.259CARRY4 \counter_reg[7]_i_1 0.299CARRY4 \counter_reg[11]_i_1 0.165

Path---( 4504 )
0.327FDCE \TX_DATA_DEL2_reg[28] 0.204LUT3 \store_tx_data[28]_i_1 0.123

Path---( 4505 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[8]_i_1 0.049

Path---( 4506 )
0.687FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.151

Path---( 4507 )
0.720FDCE \U_byte_count_module/counter_reg[8] 0.259CARRY4 \counter_reg[7]_i_1 0.299CARRY4 \counter_reg[11]_i_1 0.054CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4508 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__45 0.043

Path---( 4509 )
0.670FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.112

Path---( 4510 )
0.266FDRE \U_CRC8/data_int_reg[5] 0.223LUT5 \CRC_OUT[31]_i_2__0 0.043

Path---( 4511 )
0.277FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data_valid[3]_i_1 0.054

Path---( 4512 )
0.309FDCE \TX_DATA_VALID_DEL13_reg[3] 0.223LUT6 \OVERFLOW_DATA[31]_i_2 0.043LUT6 \OVERFLOW_DATA[31]_i_1 0.043

Path---( 4513 )
0.204FDCE \TX_DATA_DEL2_reg[59] 0.204

Path---( 4514 )
0.666FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.299CARRY4 \counter_reg[7]_i_1 0.108

Path---( 4515 )
0.410FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[5]_i_1 0.048

Path---( 4516 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[2]_i_1 0.049

Path---( 4517 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__5 0.043

Path---( 4518 )
0.302FDCE \TX_DATA_REG_reg[13] 0.259LUT6 \length_register[13]_i_1 0.043

Path---( 4519 )
0.709FDCE \U_byte_count_module/counter_reg[8] 0.259CARRY4 \counter_reg[7]_i_1 0.299CARRY4 \counter_reg[11]_i_1 0.151

Path---( 4520 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT5 \CRC_OUT[31]_i_2__0 0.126

Path---( 4521 )
0.309FDRE \U_CRC8/data_int_reg[1] 0.223LUT4 \CRC_OUT[11]_i_3__0 0.043LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4522 )
0.302FDCE \U_CRC64/CRC_OUT_reg[31] 0.259LUT5 \CRC_OUT[31]_i_2__0 0.043

Path---( 4523 )
0.272FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__18 0.049

Path---( 4524 )
0.360FDRE \TX_DATA_DEL12_reg[59]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__3 0.124

Path---( 4525 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT4 \CRC_OUT[16]_i_2__0 0.043LUT6 \CRC_OUT[16]_i_1__0 0.043

Path---( 4526 )
0.302FDCE \U_CRC64/CRC_OUT_reg[18] 0.259LUT6 \CRC_OUT[18]_i_1__0 0.043

Path---( 4527 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[14]_i_1 0.043

Path---( 4528 )
0.277FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__44 0.054

Path---( 4529 )
0.405FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[2]_i_1 0.043

Path---( 4530 )
0.266FDCE \FRAME_START_reg 0.223LUT3 \shift_pause_valid[0]_i_1 0.043

Path---( 4531 )
0.309FDRE \U_CRC8/data_int_reg[1] 0.223LUT6 \CRC_OUT[2]_i_2__0 0.043LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 4532 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[0]_i_1 0.043

Path---( 4533 )
0.204FDCE \txstatplus_int_reg[5] 0.204

Path---( 4534 )
0.266FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[6]_i_1 0.043

Path---( 4535 )
0.223FDCE \TX_DATA_REG_reg[31] 0.223

Path---( 4536 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__37 0.043

Path---( 4537 )
0.204FDCE \TX_DATA_VALID_DEL15_reg[4] 0.204

Path---( 4538 )
0.310FDCE \U_CRC64/CRC_OUT_reg[1] 0.259LUT5 \CRC_OUT[1]_i_1__0 0.051

Path---( 4539 )
0.270FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__4 0.047

Path---( 4540 )
0.417FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[40]_i_1 0.055

Path---( 4541 )
0.337FDCE \TX_DATA_DEL2_reg[37] 0.204LUT3 \store_tx_data[37]_i_1 0.133

Path---( 4542 )
0.259FDCE \TX_DATA_DEL14_reg[9] 0.259

Path---( 4543 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__49 0.043

Path---( 4544 )
0.315FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT6 \CRC_OUT[1]_i_2__0 0.043LUT5 \CRC_OUT[1]_i_1__0 0.049

Path---( 4545 )
0.271FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data_valid[4]_i_1 0.048

Path---( 4546 )
0.259FDPE \TX_DATA_REG_reg[34] 0.259

Path---( 4547 )
0.259FDPE \TX_DATA_REG_reg[2] 0.259

Path---( 4548 )
0.204FDCE \TX_DATA_DEL2_reg[12] 0.204

Path---( 4549 )
0.767FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.165

Path---( 4550 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT6 \TX_DATA_REG[2]_i_1 0.126

Path---( 4551 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[12]_i_1 0.043

Path---( 4552 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__36 0.051

Path---( 4553 )
0.648FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.112

Path---( 4554 )
0.647FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.165

Path---( 4555 )
0.315FDRE \U_CRC8/data_int_reg[1] 0.223LUT6 \CRC_OUT[1]_i_2__0 0.043LUT5 \CRC_OUT[1]_i_1__0 0.049

Path---( 4556 )
0.402FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[11]_i_1 0.043

Path---( 4557 )
0.764FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.054CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4558 )
0.364FDRE \TX_DATA_VALID_DEL12_reg[1]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_VALID_DEL12_reg_gate__5 0.128

Path---( 4559 )
0.644FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.108

Path---( 4560 )
0.266FDCE \TX_DATA_DEL2_reg[30] 0.223LUT3 \store_tx_data[30]_i_1 0.043

Path---( 4561 )
0.309FDRE \U_CRC8/data_int_reg[4] 0.223LUT5 \CRC_OUT[11]_i_2__0 0.043LUT4 \CRC_OUT[11]_i_1__0 0.043

Path---( 4562 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__48 0.052

Path---( 4563 )
0.367FDRE \TX_DATA_DEL12_reg[16]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__46 0.131

Path---( 4564 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[4] 0.204LUT5 \OVERFLOW_DATA[33]_i_1 0.126

Path---( 4565 )
0.266FDPE \fcs_enabled_int_reg 0.223LUT6 \OVERFLOW_DATA[25]_i_1 0.043

Path---( 4566 )
0.670FDCE \U_byte_count_module/counter_reg[8] 0.259CARRY4 \counter_reg[7]_i_1 0.299CARRY4 \counter_reg[11]_i_1 0.112

Path---( 4567 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[2]_i_1 0.043

Path---( 4568 )
0.647FDCE \U_byte_count_module/counter_reg[10] 0.259CARRY4 \counter_reg[7]_i_1 0.223CARRY4 \counter_reg[11]_i_1 0.165

Path---( 4569 )
0.753FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.151

Path---( 4570 )
0.413FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[7]_i_1 0.054

Path---( 4571 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[12]_i_1 0.043

Path---( 4572 )
0.223FDCE \TX_DATA_DEL15_reg[13] 0.223

Path---( 4573 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[13]_i_1 0.043

Path---( 4574 )
0.633FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.151

Path---( 4575 )
0.370FDRE \TX_DATA_VALID_DEL12_reg[0]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_VALID_DEL12_reg_gate__6 0.134

Path---( 4576 )
0.408FDRE \U_CRC8/data_int_reg[4] 0.223LUT2 \CRC_OUT[30]_i_2__0 0.051LUT6 \CRC_OUT[30]_i_1__0 0.134

Path---( 4577 )
0.371FDCE \TX_DATA_DEL2_reg[53] 0.236LUT3 \store_tx_data[53]_i_1 0.135

Path---( 4578 )
0.666FDCE \U_byte_count_module/counter_reg[8] 0.259CARRY4 \counter_reg[7]_i_1 0.299CARRY4 \counter_reg[11]_i_1 0.108

Path---( 4579 )
0.309FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[11]_i_1 0.043

Path---( 4580 )
0.644FDCE \U_byte_count_module/counter_reg[10] 0.259CARRY4 \counter_reg[7]_i_1 0.223CARRY4 \counter_reg[11]_i_1 0.054CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4581 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[0]_i_1 0.043

Path---( 4582 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[8]_i_1 0.043

Path---( 4583 )
0.223FDCE \TX_DATA_DEL14_reg[6] 0.223

Path---( 4584 )
0.408FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_data[40]_i_2 0.123LUT2 \shift_pause_data[9]_i_1 0.049

Path---( 4585 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[6]_i_1 0.043

Path---( 4586 )
0.266FDRE \U_CRC8/data_int_reg[5] 0.223LUT6 \CRC_OUT[17]_i_1__0 0.043

Path---( 4587 )
0.266FDRE \U_CRC8/data_int_reg[5] 0.223LUT6 \CRC_OUT[16]_i_1__0 0.043

Path---( 4588 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[2]_i_2__0 0.043LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 4589 )
0.362FDRE \TX_DATA_DEL12_reg[1]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__61 0.126

Path---( 4590 )
0.309FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT2 \CRC_OUT[19]_i_2__0 0.043LUT6 \CRC_OUT[19]_i_1__0 0.043

Path---( 4591 )
0.373FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT6 \OVERFLOW_DATA[31]_i_2 0.126LUT6 \OVERFLOW_DATA[31]_i_1 0.043

Path---( 4592 )
0.633FDCE \U_byte_count_module/counter_reg[10] 0.259CARRY4 \counter_reg[7]_i_1 0.223CARRY4 \counter_reg[11]_i_1 0.151

Path---( 4593 )
0.223FDCE \TX_DATA_DEL15_reg[10] 0.223

Path---( 4594 )
0.320FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[7]_i_1 0.054

Path---( 4595 )
0.269FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[54]_i_1 0.046

Path---( 4596 )
0.309FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT4 \CRC_OUT[23]_i_2__0 0.043LUT6 \CRC_OUT[23]_i_1__0 0.043

Path---( 4597 )
0.330FDCE \TX_DATA_DEL2_reg[12] 0.204LUT3 \store_tx_data[12]_i_1 0.126

Path---( 4598 )
0.223FDCE \final_byte_count_reg[3] 0.223

Path---( 4599 )
0.338FDCE \store_tx_data_valid_reg[1] 0.204LUT3 \store_tx_data_valid[0]_i_1 0.134

Path---( 4600 )
0.713FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.289CARRY4 \counter_reg[11]_i_1 0.165

Path---( 4601 )
0.370FDRE \append_reg_reg[9]_append_reg_reg_c_8 0.236LUT2 \append_reg_reg_gate 0.134

Path---( 4602 )
0.259FDCE \TX_DATA_DEL2_reg[26] 0.259

Path---( 4603 )
0.315FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_data[40]_i_2 0.043LUT2 \shift_pause_data[9]_i_1 0.049

Path---( 4604 )
0.359FDCE \TX_DATA_DEL2_reg[50] 0.236LUT3 \store_tx_data[50]_i_1 0.123

Path---( 4605 )
0.302FDCE \store_tx_data_reg[21] 0.259LUT3 \store_tx_data[13]_i_1 0.043

Path---( 4606 )
0.302FDCE \U_CRC8/CRC_OUT_reg[27] 0.259LUT6 \CRC_OUT[29]_i_1__0 0.043

Path---( 4607 )
0.710FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.289CARRY4 \counter_reg[11]_i_1 0.054CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4608 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[17]_i_1__0 0.126

Path---( 4609 )
0.302FDCE \U_CRC64/CRC_OUT_reg[25] 0.259LUT5 \CRC_OUT[25]_i_1__0 0.043

Path---( 4610 )
0.362FDCE \TX_DATA_DEL2_reg[20] 0.236LUT3 \store_tx_data[20]_i_1 0.126

Path---( 4611 )
0.259FDPE \TX_DATA_REG_reg[32] 0.259

Path---( 4612 )
0.259FDCE \TX_DATA_DEL14_reg[60] 0.259

Path---( 4613 )
0.610FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.351

Path---( 4614 )
0.699FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.289CARRY4 \counter_reg[11]_i_1 0.151

Path---( 4615 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[2]_i_1 0.043

Path---( 4616 )
0.302FDRE \U_CRC8/data_int_reg[3] 0.259LUT6 \CRC_OUT[19]_i_1__0 0.043

Path---( 4617 )
0.266FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[11]_i_1 0.043

Path---( 4618 )
0.259FDCE \TX_DATA_REG_reg[47] 0.259

Path---( 4619 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[15]_i_2 0.043

Path---( 4620 )
0.259FDPE \TX_DATA_REG_reg[16] 0.259

Path---( 4621 )
0.714FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.112

Path---( 4622 )
0.713FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.165

Path---( 4623 )
0.266FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[17]_i_1 0.043

Path---( 4624 )
0.360FDCE \TX_DATA_DEL2_reg[23] 0.236LUT3 \store_tx_data[23]_i_1 0.124

Path---( 4625 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223

Path---( 4626 )
0.204FDCE \TX_DATA_DEL2_reg[58] 0.204

Path---( 4627 )
0.302FDPE \TX_DATA_REG_reg[40] 0.259LUT6 \length_register[8]_i_1 0.043

Path---( 4628 )
0.204FDCE \txstatplus_int_reg[8] 0.204

Path---( 4629 )
0.266FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[15]_i_1 0.043

Path---( 4630 )
0.594FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.112

Path---( 4631 )
0.359FDCE \TX_DATA_DEL2_reg[18] 0.236LUT3 \store_tx_data[18]_i_1 0.123

Path---( 4632 )
0.710FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.108

Path---( 4633 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[19]_i_1__0 0.126

Path---( 4634 )
0.345FDRE \U_CRC8/data_int_reg[0] 0.259LUT4 \CRC_OUT[16]_i_2__0 0.043LUT6 \CRC_OUT[16]_i_1__0 0.043

Path---( 4635 )
0.302FDCE \U_CRC64/CRC_OUT_reg[27] 0.259LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 4636 )
0.266FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT6 \CRC_OUT[23]_i_1__0 0.043

Path---( 4637 )
0.590FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.223CARRY4 \counter_reg[7]_i_1 0.108

Path---( 4638 )
0.266FDRE \U_CRC8/data_int_reg[4] 0.223LUT6 \CRC_OUT[16]_i_1__0 0.043

Path---( 4639 )
0.266FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT5 \CRC_OUT[22]_i_1__0 0.043

Path---( 4640 )
0.351FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \CRC_OUT[1]_i_2__0 0.043LUT5 \CRC_OUT[1]_i_1__0 0.049

Path---( 4641 )
0.439FDRE \U_CRC8/data_int_reg[7] 0.259LUT5 \CRC_OUT[24]_i_2__0 0.048LUT5 \CRC_OUT[24]_i_1__0 0.132

Path---( 4642 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4643 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[18]_i_1 0.043

Path---( 4644 )
0.277FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[24]_i_1 0.054

Path---( 4645 )
0.359FDRE \TX_DATA_DEL12_reg[27]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__35 0.123

Path---( 4646 )
0.259FDCE \TX_DATA_DEL2_reg[60] 0.259

Path---( 4647 )
0.266FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data[16]_i_1 0.043

Path---( 4648 )
0.204FDCE \TX_DATA_DEL2_reg[49] 0.204

Path---( 4649 )
0.362FDRE \TX_DATA_DEL12_reg[57]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__5 0.126

Path---( 4650 )
0.594FDCE \U_byte_count_module/counter_reg[10] 0.259CARRY4 \counter_reg[7]_i_1 0.223CARRY4 \counter_reg[11]_i_1 0.112

Path---( 4651 )
0.699FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.151

Path---( 4652 )
0.277FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[7]_i_1 0.054

Path---( 4653 )
0.274FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[12]_i_1 0.051

Path---( 4654 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4655 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4656 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4657 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4658 )
0.266FDCE \read_ifg_int_reg 0.223LUT2 \DELAY_ACK[15]_i_1 0.043

Path---( 4659 )
0.223FDCE \TX_DATA_DEL14_reg[7] 0.223

Path---( 4660 )
0.331FDCE \store_tx_data_reg[44] 0.204LUT3 \store_tx_data[36]_i_1 0.127

Path---( 4661 )
0.339FDCE \TX_DATA_VALID_DEL2_reg[3] 0.204LUT3 \store_tx_data_valid[3]_i_1 0.135

Path---( 4662 )
0.236FDCE \TX_DATA_DEL2_reg[54] 0.236

Path---( 4663 )
0.302FDCE \U_CRC64/CRC_OUT_reg[17] 0.259LUT6 \CRC_OUT[17]_i_1__0 0.043

Path---( 4664 )
0.223FDCE \TX_DATA_DEL2_reg[17] 0.223

Path---( 4665 )
0.223FDCE \TX_DATA_REG_reg[3] 0.223

Path---( 4666 )
0.590FDCE \U_byte_count_module/counter_reg[10] 0.259CARRY4 \counter_reg[7]_i_1 0.223CARRY4 \counter_reg[11]_i_1 0.108

Path---( 4667 )
0.590FDCE \U_byte_count_module/counter_reg[14] 0.259CARRY4 \counter_reg[11]_i_1 0.223CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4668 )
0.333FDCE \store_tx_data_reg[48] 0.204LUT3 \store_tx_data[40]_i_1 0.129

Path---( 4669 )
0.266FDCE \append_start_pause_reg 0.223LUT6 \TX_DATA_REG[3]_i_1 0.043

Path---( 4670 )
0.359FDRE \PAUSEVAL_DEL2_reg 0.236LUT6 \transmit_pause_frame_i_1 0.123

Path---( 4671 )
0.405FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[12]_i_1 0.043

Path---( 4672 )
0.272FDCE \load_final_CRC_reg 0.223LUT4 \txstatplus_int[9]_i_1 0.049

Path---( 4673 )
0.266FDCE \append_start_pause_reg 0.223LUT6 \TX_DATA_REG[4]_i_1 0.043

Path---( 4674 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[5]_i_1 0.043

Path---( 4675 )
0.310FDCE \TX_DATA_DEL2_reg[48] 0.259LUT3 \store_tx_data[48]_i_1 0.051

Path---( 4676 )
0.266FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[4]_i_1 0.043

Path---( 4677 )
0.259FDCE \TX_DATA_DEL2_reg[46] 0.259

Path---( 4678 )
0.405FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[11]_i_1 0.043

Path---( 4679 )
0.266FDRE \U_CRC8/data_int_reg[2] 0.223LUT6 \CRC_OUT[18]_i_1__0 0.043

Path---( 4680 )
0.266FDCE \FRAME_START_reg 0.223LUT6 \TX_DATA_REG[3]_i_1 0.043

Path---( 4681 )
0.580FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.321

Path---( 4682 )
0.266FDCE \TX_DATA_REG_reg[5] 0.223LUT6 \length_register[5]_i_1 0.043

Path---( 4683 )
0.277FDCE \load_CRC8_reg 0.223LUT3 \store_tx_data_valid[0]_i_1 0.054

Path---( 4684 )
0.274FDCE \TX_DATA_DEL2_reg[6] 0.223LUT3 \store_tx_data[6]_i_1 0.051

Path---( 4685 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__25 0.043

Path---( 4686 )
0.447FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT3 \CRC_OUT[18]_i_3__0 0.052LUT6 \CRC_OUT[14]_i_1__0 0.136

Path---( 4687 )
0.309FDRE \U_CRC8/data_int_reg[1] 0.223LUT5 \CRC_OUT[27]_i_3__0 0.043LUT4 \CRC_OUT[27]_i_1__0 0.043

Path---( 4688 )
0.359FDRE \TX_DATA_DEL12_reg[43]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__19 0.123

Path---( 4689 )
0.302FDCE \U_CRC64/CRC_OUT_reg[29] 0.259LUT6 \CRC_OUT[29]_i_1__0 0.043

Path---( 4690 )
0.666FDCE \U_byte_count_module/counter_reg[12] 0.259CARRY4 \counter_reg[11]_i_1 0.299CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4691 )
0.447FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT3 \CRC_OUT[18]_i_3__0 0.052LUT6 \CRC_OUT[18]_i_1__0 0.136

Path---( 4692 )
0.266FDCE \U_CRC8/CRC_OUT_reg[24] 0.223LUT6 \CRC_OUT[0]_i_1__0 0.043

Path---( 4693 )
0.236FDCE \TX_DATA_DEL2_reg[18] 0.236

Path---( 4694 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT6 \TX_DATA_REG[5]_i_1 0.126

Path---( 4695 )
0.236FDCE \TX_DATA_DEL2_reg[38] 0.236

Path---( 4696 )
0.338FDCE \TX_DATA_DEL2_reg[49] 0.204LUT3 \store_tx_data[49]_i_1 0.134

Path---( 4697 )
0.416FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[7]_i_1 0.054

Path---( 4698 )
0.660FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.289CARRY4 \counter_reg[11]_i_1 0.112

Path---( 4699 )
0.259FDPE \TX_DATA_REG_reg[40] 0.259

Path---( 4700 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[12]_i_1 0.043

Path---( 4701 )
0.995

Path---( 4702 )
0.995

Path---( 4703 )
0.995

Path---( 4704 )
0.995

Path---( 4705 )
0.995

Path---( 4706 )
0.995

Path---( 4707 )
0.995

Path---( 4708 )
0.995

Path---( 4709 )
0.995

Path---( 4710 )
0.995

Path---( 4711 )
0.995

Path---( 4712 )
0.995

Path---( 4713 )
0.995

Path---( 4714 )
0.995

Path---( 4715 )
0.995

Path---( 4716 )
0.995

Path---( 4717 )
0.995

Path---( 4718 )
0.259FDCE \TX_DATA_REG_reg[37] 0.259

Path---( 4719 )
0.223FDCE \final_byte_count_reg[11] 0.223

Path---( 4720 )
0.656FDCE \U_byte_count_module/counter_reg[11] 0.259CARRY4 \counter_reg[11]_i_1 0.289CARRY4 \counter_reg[15]_i_1 0.108

Path---( 4721 )
0.993

Path---( 4722 )
0.993

Path---( 4723 )
0.993

Path---( 4724 )
0.993

Path---( 4725 )
0.993

Path---( 4726 )
0.993

Path---( 4727 )
0.993

Path---( 4728 )
0.993

Path---( 4729 )
0.993

Path---( 4730 )
0.993

Path---( 4731 )
0.993

Path---( 4732 )
0.993

Path---( 4733 )
0.993

Path---( 4734 )
0.993

Path---( 4735 )
0.993

Path---( 4736 )
0.993

Path---( 4737 )
0.993

Path---( 4738 )
0.993

Path---( 4739 )
0.993

Path---( 4740 )
0.309FDCE \store_tx_data_reg[61] 0.259LUT3 \store_tx_data[53]_i_1 0.050

Path---( 4741 )
0.236FDCE \TX_DATA_DEL2_reg[23] 0.236

Path---( 4742 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT6 \TX_DATA_REG[3]_i_1 0.126

Path---( 4743 )
0.474FDCE \U_byte_count_module/counter_reg[9] 0.259CARRY4 \counter_reg[7]_i_1 0.215

Path---( 4744 )
0.656FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.289CARRY4 \counter_reg[11]_i_1 0.108

Path---( 4745 )
0.302FDCE \U_CRC64/CRC_OUT_reg[24] 0.259LUT5 \CRC_OUT[24]_i_1__0 0.043

Path---( 4746 )
0.411FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_data[40]_i_2 0.126LUT2 \shift_pause_data[9]_i_1 0.049

Path---( 4747 )
0.223FDPE \TX_DATA_REG_reg[41] 0.223

Path---( 4748 )
0.359FDRE \TX_DATA_VALID_DEL12_reg[5]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_VALID_DEL12_reg_gate__1 0.123

Path---( 4749 )
0.359FDRE \TX_DATA_DEL12_reg[10]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__52 0.123

Path---( 4750 )
0.302FDCE \TX_DATA_DEL2_reg[22] 0.259LUT3 \store_tx_data[22]_i_1 0.043

Path---( 4751 )
0.610FDCE \U_byte_count_module/counter_reg[8] 0.259CARRY4 \counter_reg[7]_i_1 0.351

Path---( 4752 )
0.259FDCE \TX_DATA_REG_reg[28] 0.259

Path---( 4753 )
0.302FDCE \U_CRC64/CRC_OUT_reg[22] 0.259LUT5 \CRC_OUT[22]_i_1__0 0.043

Path---( 4754 )
0.987

Path---( 4755 )
0.987

Path---( 4756 )
0.987

Path---( 4757 )
0.987

Path---( 4758 )
0.987

Path---( 4759 )
0.987

Path---( 4760 )
0.987

Path---( 4761 )
0.987

Path---( 4762 )
0.987

Path---( 4763 )
0.987

Path---( 4764 )
0.987

Path---( 4765 )
0.987

Path---( 4766 )
0.987

Path---( 4767 )
0.987

Path---( 4768 )
0.987

Path---( 4769 )
0.987

Path---( 4770 )
0.987

Path---( 4771 )
0.987

Path---( 4772 )
0.987

Path---( 4773 )
0.987

Path---( 4774 )
0.987

Path---( 4775 )
0.259FDCE \TX_DATA_DEL2_reg[22] 0.259

Path---( 4776 )
0.204FDCE \txstatplus_int_reg[13] 0.204

Path---( 4777 )
0.270FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__24 0.047

Path---( 4778 )
0.366FDRE \TX_DATA_DEL12_reg[4]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__58 0.130

Path---( 4779 )
0.204FDCE \txstatplus_int_reg[7] 0.204

Path---( 4780 )
0.266FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[11]_i_1 0.043

Path---( 4781 )
0.359FDRE \TX_DATA_DEL12_reg[49]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__13 0.123

Path---( 4782 )
0.328FDCE \TX_DATA_DEL2_reg[4] 0.204LUT3 \store_tx_data[4]_i_1 0.124

Path---( 4783 )
0.368FDRE \TX_DATA_DEL12_reg[54]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__8 0.132

Path---( 4784 )
0.223FDCE \TX_DATA_REG_reg[23] 0.223

Path---( 4785 )
0.259FDCE \TX_DATA_DEL2_reg[40] 0.259

Path---( 4786 )
0.275FDCE \TX_DATA_DEL2_reg[39] 0.223LUT3 \store_tx_data[39]_i_1 0.052

Path---( 4787 )
0.981

Path---( 4788 )
0.981

Path---( 4789 )
0.981

Path---( 4790 )
0.981

Path---( 4791 )
0.981

Path---( 4792 )
0.981

Path---( 4793 )
0.981

Path---( 4794 )
0.981

Path---( 4795 )
0.981

Path---( 4796 )
0.981

Path---( 4797 )
0.981

Path---( 4798 )
0.981

Path---( 4799 )
0.981

Path---( 4800 )
0.981

Path---( 4801 )
0.981

Path---( 4802 )
0.981

Path---( 4803 )
0.981

Path---( 4804 )
0.302FDRE \U_CRC8/data_int_reg[0] 0.259LUT5 \CRC_OUT[22]_i_1__0 0.043

Path---( 4805 )
0.204FDCE \TX_DATA_DEL2_reg[25] 0.204

Path---( 4806 )
0.302FDCE \U_CRC8/CRC_OUT_reg[11] 0.259LUT6 \CRC_OUT[19]_i_1__0 0.043

Path---( 4807 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[5]_i_1 0.043

Path---( 4808 )
0.236FDCE \TX_DATA_DEL2_reg[44] 0.236

Path---( 4809 )
0.223FDCE \TX_DATA_REG_reg[52] 0.223

Path---( 4810 )
0.266FDCE \U_CRC64/CRC_OUT_reg[30] 0.223LUT6 \CRC_OUT[30]_i_1__0 0.043

Path---( 4811 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[0]_i_1 0.043

Path---( 4812 )
0.368FDRE \TX_DATA_DEL12_reg[60]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__2 0.132

Path---( 4813 )
0.223FDCE \TX_DATA_DEL2_reg[2] 0.223

Path---( 4814 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[10]_i_1 0.043

Path---( 4815 )
0.370FDRE \TX_DATA_VALID_DEL12_reg[2]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_VALID_DEL12_reg_gate__4 0.134

Path---( 4816 )
0.660FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.112

Path---( 4817 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[14]_i_1 0.043

Path---( 4818 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT5 \CRC_OUT[22]_i_1__0 0.126

Path---( 4819 )
0.204FDCE \TX_DATA_VALID_DEL15_reg[1] 0.204

Path---( 4820 )
0.330FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT5 \OVERFLOW_DATA[18]_i_1 0.126

Path---( 4821 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[11]_i_1 0.043

Path---( 4822 )
0.236FDCE \TX_DATA_DEL2_reg[20] 0.236

Path---( 4823 )
0.656FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.246CARRY4 \counter_reg[7]_i_1 0.108

Path---( 4824 )
0.362FDRE \TX_DATA_DEL12_reg[29]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__33 0.126

Path---( 4825 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[13]_i_1 0.043

Path---( 4826 )
0.259FDPE \TX_DATA_REG_reg[8] 0.259

Path---( 4827 )
0.270FDCE \store_tx_data_reg[13] 0.223LUT3 \store_tx_data[5]_i_1 0.047

Path---( 4828 )
0.272FDCE \final_byte_count_reg[15] 0.223LUT4 \txstatplus_int[12]_i_1 0.049

Path---( 4829 )
0.259FDCE \TX_DATA_REG_reg[20] 0.259

Path---( 4830 )
0.266FDCE \apply_pause_delay_reg 0.223LUT3 \DELAY_ACK[3]_i_1 0.043

Path---( 4831 )
0.360FDRE \TX_DATA_DEL12_reg[21]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__41 0.124

Path---( 4832 )
0.266FDCE \TX_DATA_DEL2_reg[10] 0.223LUT3 \store_tx_data[10]_i_1 0.043

Path---( 4833 )
0.371FDRE \TX_DATA_DEL12_reg[42]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__20 0.135

Path---( 4834 )
0.223FDPE \TX_DATA_REG_reg[48] 0.223

Path---( 4835 )
0.302FDCE \TX_DATA_DEL2_reg[26] 0.259LUT3 \store_tx_data[26]_i_1 0.043

Path---( 4836 )
0.236FDCE \TX_DATA_DEL15_reg[45] 0.236

Path---( 4837 )
0.223FDCE \TX_DATA_REG_reg[53] 0.223

Path---( 4838 )
0.272FDCE \TX_DATA_VALID_DEL2_reg[2] 0.223LUT3 \store_tx_data_valid[2]_i_1 0.049

Path---( 4839 )
0.266FDCE \apply_pause_delay_reg 0.223LUT3 \DELAY_ACK[5]_i_1 0.043

Path---( 4840 )
0.259FDCE \TX_DATA_REG_reg[54] 0.259

Path---( 4841 )
0.365FDRE \TX_DATA_DEL12_reg[46]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__16 0.129

Path---( 4842 )
0.704FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.226CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.165

Path---( 4843 )
0.339FDCE \TX_DATA_DEL2_reg[9] 0.204LUT3 \store_tx_data[9]_i_1 0.135

Path---( 4844 )
0.580FDCE \U_byte_count_module/counter_reg[8] 0.259CARRY4 \counter_reg[7]_i_1 0.321

Path---( 4845 )
0.302FDCE \store_tx_data_reg[28] 0.259LUT3 \store_tx_data[20]_i_1 0.043

Path---( 4846 )
0.333FDCE \store_tx_data_valid_reg[3] 0.204LUT3 \store_tx_data_valid[2]_i_1 0.129

Path---( 4847 )
0.330FDCE \TX_DATA_VALID_DEL13_reg[2] 0.204LUT5 \OVERFLOW_DATA[18]_i_1 0.126

Path---( 4848 )
0.310FDCE \TX_DATA_DEL2_reg[34] 0.259LUT3 \store_tx_data[34]_i_1 0.051

Path---( 4849 )
0.275FDCE \apply_pause_delay_reg 0.223LUT3 \DELAY_ACK[4]_i_1 0.052

Path---( 4850 )
0.223FDCE \TX_DATA_DEL2_reg[19] 0.223

Path---( 4851 )
0.223FDPE \TX_DATA_REG_reg[57] 0.223

Path---( 4852 )
0.302FDCE \store_tx_data_reg[26] 0.259LUT3 \store_tx_data[18]_i_1 0.043

Path---( 4853 )
0.278FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[8]_i_1 0.055

Path---( 4854 )
0.223FDCE \TX_DATA_DEL2_reg[6] 0.223

Path---( 4855 )
0.334FDCE \TX_DATA_DEL2_reg[7] 0.204LUT3 \store_tx_data[7]_i_1 0.130

Path---( 4856 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[11]_i_1 0.043

Path---( 4857 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[7]_i_1 0.043

Path---( 4858 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[12]_i_1 0.043

Path---( 4859 )
0.302FDCE \store_tx_data_reg[24] 0.259LUT3 \store_tx_data[16]_i_1 0.043

Path---( 4860 )
0.690FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.226CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.151

Path---( 4861 )
0.259FDPE \TX_DATA_REG_reg[33] 0.259

Path---( 4862 )
0.374FDRE \TX_DATA_VALID_DEL12_reg[6]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_VALID_DEL12_reg_gate__0 0.138

Path---( 4863 )
0.270FDCE \TX_DATA_DEL2_reg[43] 0.223LUT3 \store_tx_data[43]_i_1 0.047

Path---( 4864 )
0.330FDCE \TX_DATA_DEL2_reg[21] 0.204LUT3 \store_tx_data[21]_i_1 0.126

Path---( 4865 )
0.360FDRE \TX_DATA_DEL12_reg[51]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__11 0.124

Path---( 4866 )
0.223FDCE \final_byte_count_reg[12] 0.223

Path---( 4867 )
0.223FDCE \txstatplus_int_reg[15] 0.223

Path---( 4868 )
0.259FDCE \TX_DATA_REG_reg[14] 0.259

Path---( 4869 )
0.204FDCE \TX_DATA_DEL15_reg[40] 0.204

Path---( 4870 )
0.223FDCE \TX_DATA_DEL14_reg[5] 0.223

Path---( 4871 )
0.368FDRE \TX_DATA_DEL12_reg[40]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__22 0.132

Path---( 4872 )
0.266FDRE \U_CRC8/data_int_reg[5] 0.223LUT5 \CRC_OUT[21]_i_1__0 0.043

Path---( 4873 )
0.302FDCE \U_CRC64/CRC_OUT_reg[16] 0.259LUT6 \CRC_OUT[16]_i_1__0 0.043

Path---( 4874 )
0.223FDCE \txstatplus_int_reg[16] 0.223

Path---( 4875 )
0.259FDCE \TX_DATA_REG_reg[13] 0.259

Path---( 4876 )
0.327FDCE \store_pause_frame_reg[5] 0.204LUT3 \DELAY_ACK[5]_i_1 0.123

Path---( 4877 )
0.266FDCE \store_tx_data_reg[10] 0.223LUT3 \store_tx_data[2]_i_1 0.043

Path---( 4878 )
0.276FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[6]_i_1 0.053

Path---( 4879 )
0.302FDCE \store_tx_data_reg[25] 0.259LUT3 \store_tx_data[17]_i_1 0.043

Path---( 4880 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT5 \CRC_OUT[24]_i_1__0 0.126

Path---( 4881 )
0.416FDCE \U_byte_count_module/counter_reg[9] 0.259CARRY4 \counter_reg[7]_i_1 0.157

Path---( 4882 )
0.259FDCE \TX_DATA_REG_reg[29] 0.259

Path---( 4883 )
0.274FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \store_pause_frame[7]_i_1 0.051

Path---( 4884 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[3]_i_1 0.043

Path---( 4885 )
0.302FDCE \U_CRC8/CRC_OUT_reg[27] 0.259LUT6 \CRC_OUT[19]_i_1__0 0.043

Path---( 4886 )
0.327FDCE \TX_DATA_DEL2_reg[25] 0.204LUT3 \store_tx_data[25]_i_1 0.123

Path---( 4887 )
0.223FDPE \TX_DATA_REG_reg[26] 0.223

Path---( 4888 )
0.223FDCE \txstatplus_int_reg[14] 0.223

Path---( 4889 )
0.302FDRE \U_CRC8/data_int_reg[6] 0.259LUT6 \CRC_OUT[17]_i_1__0 0.043

Path---( 4890 )
0.335FDCE \TX_DATA_DEL2_reg[52] 0.204LUT3 \store_tx_data[52]_i_1 0.131

Path---( 4891 )
0.332FDCE \TX_DATA_DEL2_reg[5] 0.204LUT3 \store_tx_data[5]_i_1 0.128

Path---( 4892 )
0.266FDCE \U_CRC8/CRC_OUT_reg[9] 0.223LUT6 \CRC_OUT[17]_i_1__0 0.043

Path---( 4893 )
0.266FDCE \U_CRC8/CRC_OUT_reg[25] 0.223LUT5 \CRC_OUT[24]_i_1__0 0.043

Path---( 4894 )
0.204FDCE \TX_DATA_DEL2_reg[14] 0.204

Path---( 4895 )
0.338FDCE \TX_DATA_VALID_DEL2_reg[0] 0.204LUT3 \store_tx_data_valid[0]_i_1 0.134

Path---( 4896 )
0.302FDCE \TX_DATA_REG_reg[46] 0.259LUT6 \length_register[14]_i_1 0.043

Path---( 4897 )
0.271FDCE \store_tx_data_reg[50] 0.223LUT3 \store_tx_data[42]_i_1 0.048

Path---( 4898 )
0.266FDCE \U_CRC64/CRC_OUT_reg[2] 0.223LUT6 \CRC_OUT[2]_i_1__0 0.043

Path---( 4899 )
0.313FDCE \TXD_PAUSE_DEL2_reg[7] 0.259LUT2 \shift_pause_data[7]_i_1 0.054

Path---( 4900 )
0.610FDCE \U_byte_count_module/counter_reg[12] 0.259CARRY4 \counter_reg[11]_i_1 0.351

Path---( 4901 )
0.204FDCE \TX_DATA_DEL2_reg[59] 0.204

Path---( 4902 )
0.223FDPE \TX_DATA_REG_reg[56] 0.223

Path---( 4903 )
0.223FDCE \TX_DATA_DEL2_reg[10] 0.223

Path---( 4904 )
0.266FDCE \store_pause_frame_reg[13] 0.223LUT2 \DELAY_ACK[13]_i_1 0.043

Path---( 4905 )
0.313FDCE \TX_DATA_VALID_DEL2_reg[1] 0.259LUT3 \store_tx_data_valid[1]_i_1 0.054

Path---( 4906 )
0.259FDPE \TX_DATA_REG_reg[0] 0.259

Path---( 4907 )
0.359FDCE \pause_frame_counter_reg[1] 0.236LUT6 \shift_pause_valid[4]_i_1 0.123

Path---( 4908 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[2]_i_1 0.043

Path---( 4909 )
0.223FDCE \txstatplus_int_reg[11] 0.223

Path---( 4910 )
0.259FDCE \TX_DATA_REG_reg[22] 0.259

Path---( 4911 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_VALID_DEL12_reg_gate__5 0.043

Path---( 4912 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__31 0.043

Path---( 4913 )
0.223FDCE \TX_DATA_DEL2_reg[11] 0.223

Path---( 4914 )
0.223FDCE \TX_DATA_DEL15_reg[17] 0.223

Path---( 4915 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__23 0.043

Path---( 4916 )
0.594FDCE \U_byte_count_module/counter_reg[11] 0.259CARRY4 \counter_reg[11]_i_1 0.335

Path---( 4917 )
0.360FDRE \TX_DATA_DEL12_reg[33]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__29 0.124

Path---( 4918 )
0.594FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.335

Path---( 4919 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT6 \TX_DATA_REG[6]_i_1 0.126

Path---( 4920 )
0.223FDCE \TX_DATA_REG_reg[5] 0.223

Path---( 4921 )
0.259FDCE \TX_DATA_DEL2_reg[48] 0.259

Path---( 4922 )
0.651FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.226CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.112

Path---( 4923 )
0.650FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.226CARRY4 \counter_reg[7]_i_1 0.165

Path---( 4924 )
0.204FDCE \TX_DATA_DEL2_reg[13] 0.204

Path---( 4925 )
0.223FDCE \txstatplus_int_reg[17] 0.223

Path---( 4926 )
0.223FDCE \TX_DATA_VALID_DEL15_reg[0] 0.223

Path---( 4927 )
0.647FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.226CARRY4 \counter_reg[7]_i_1 0.054CARRY4 \counter_reg[11]_i_1 0.108

Path---( 4928 )
0.330FDCE \U_CRC8/CRC_OUT_reg[26] 0.204LUT5 \CRC_OUT[24]_i_1__0 0.126

Path---( 4929 )
0.223FDCE \TX_DATA_DEL14_reg[23] 0.223

Path---( 4930 )
0.302FDSE \byte_count_stat_reg[9] 0.259LUT4 \txstatplus_int[14]_i_1 0.043

Path---( 4931 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_VALID_DEL12_reg_gate__4 0.052

Path---( 4932 )
0.259FDCE \TX_DATA_REG_reg[44] 0.259

Path---( 4933 )
0.302FDCE \TX_DATA_REG_reg[45] 0.259LUT6 \length_register[13]_i_1 0.043

Path---( 4934 )
0.204FDCE \txstatplus_int_reg[12] 0.204

Path---( 4935 )
0.266FDSE \TX_DATA_VALID_DELAY_reg[1] 0.223LUT4 \TX_DATA_REG[1]_i_1 0.043

Path---( 4936 )
0.259FDCE \TX_DATA_DEL15_reg[12] 0.259

Path---( 4937 )
0.204FDCE \TX_DATA_DEL15_reg[37] 0.204

Path---( 4938 )
0.266FDCE \TXD_PAUSE_DEL2_reg[2] 0.223LUT2 \shift_pause_data[2]_i_1 0.043

Path---( 4939 )
0.360FDRE \TX_DATA_VALID_DEL12_reg[3]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_VALID_DEL12_reg_gate__3 0.124

Path---( 4940 )
0.223FDCE \load_CRC8_reg 0.223

Path---( 4941 )
0.223FDCE \TX_DATA_DEL14_reg[55] 0.223

Path---( 4942 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[9]_i_1 0.043

Path---( 4943 )
0.370FDRE \TX_DATA_DEL12_reg[18]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__44 0.134

Path---( 4944 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__22 0.051

Path---( 4945 )
0.204FDCE \TX_DATA_DEL15_reg[33] 0.204

Path---( 4946 )
0.270FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__30 0.047

Path---( 4947 )
0.223FDCE \TX_DATA_DEL15_reg[3] 0.223

Path---( 4948 )
0.204FDCE \txstatplus_int_reg[9] 0.204

Path---( 4949 )
0.636FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.226CARRY4 \counter_reg[7]_i_1 0.151

Path---( 4950 )
0.580FDCE \U_byte_count_module/counter_reg[12] 0.259CARRY4 \counter_reg[11]_i_1 0.321

Path---( 4951 )
0.302FDCE \TX_DATA_REG_reg[44] 0.259LUT6 \length_register[12]_i_1 0.043

Path---( 4952 )
0.223FDCE \TX_DATA_DEL15_reg[16] 0.223

Path---( 4953 )
0.266FDCE \TX_DATA_DEL2_reg[15] 0.223LUT3 \store_tx_data[15]_i_1 0.043

Path---( 4954 )
0.223FDCE \TX_DATA_DEL14_reg[35] 0.223

Path---( 4955 )
0.359FDRE \TX_DATA_DEL12_reg[13]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__49 0.123

Path---( 4956 )
0.594FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.292

Path---( 4957 )
0.259FDCE \TX_DATA_DEL14_reg[53] 0.259

Path---( 4958 )
0.305FDCE \TX_DATA_DEL2_reg[41] 0.259LUT3 \store_tx_data[41]_i_1 0.046

Path---( 4959 )
0.223FDCE \TX_DATA_DEL14_reg[33] 0.223

Path---( 4960 )
0.266FDCE \U_CRC64/CRC_OUT_reg[19] 0.223LUT6 \CRC_OUT[19]_i_1__0 0.043

Path---( 4961 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[15]_i_2 0.043

Path---( 4962 )
0.204FDCE \TX_DATA_DEL14_reg[34] 0.204

Path---( 4963 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[12]_i_1 0.043

Path---( 4964 )
0.259FDPE \TX_DATA_REG_reg[17] 0.259

Path---( 4965 )
0.364FDRE \TX_DATA_DEL12_reg[3]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__59 0.128

Path---( 4966 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT6 \CRC_OUT[16]_i_1__0 0.126

Path---( 4967 )
0.266FDCE \TX_DATA_REG_reg[4] 0.223LUT6 \length_register[4]_i_1 0.043

Path---( 4968 )
0.370FDRE \TX_DATA_DEL12_reg[44]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__18 0.134

Path---( 4969 )
0.223FDCE \TX_DATA_DEL14_reg[0] 0.223

Path---( 4970 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT6 \TX_DATA_REG[7]_i_1 0.126

Path---( 4971 )
0.364FDRE \TX_DATA_DEL12_reg[35]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__27 0.128

Path---( 4972 )
0.223FDCE \TX_DATA_DEL15_reg[20] 0.223

Path---( 4973 )
0.266FDCE \append_start_pause_reg 0.223LUT6 \TX_DATA_REG[2]_i_1 0.043

Path---( 4974 )
0.223FDCE \TX_DATA_DEL15_reg[0] 0.223

Path---( 4975 )
0.563FDCE \U_byte_count_module/counter_reg[11] 0.259CARRY4 \counter_reg[11]_i_1 0.304

Path---( 4976 )
0.370FDRE \TX_DATA_DEL12_reg[34]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__28 0.134

Path---( 4977 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[13]_i_1 0.043

Path---( 4978 )
0.563FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.304

Path---( 4979 )
0.359FDRE \TX_DATA_DEL12_reg[47]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__15 0.123

Path---( 4980 )
0.302FDCE \pause_frame_counter_reg[0] 0.259LUT6 \transmit_pause_frame_i_1 0.043

Path---( 4981 )
0.370FDRE \TX_DATA_DEL12_reg[9]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__53 0.134

Path---( 4982 )
0.338FDCE \TX_DATA_VALID_DEL2_reg[6] 0.204LUT3 \store_tx_data_valid[6]_i_1 0.134

Path---( 4983 )
0.273FDCE \TXD_PAUSE_DEL2_reg[3] 0.223LUT2 \shift_pause_data[3]_i_1 0.050

Path---( 4984 )
0.266FDCE \TX_DATA_DEL2_reg[17] 0.223LUT3 \store_tx_data[17]_i_1 0.043

Path---( 4985 )
0.266FDRE \TX_DATA_VALID_DELAY_reg[4] 0.223LUT6 \TX_DATA_REG[4]_i_1 0.043

Path---( 4986 )
0.302FDCE \TX_DATA_REG_reg[15] 0.259LUT6 \length_register[15]_i_2 0.043

Path---( 4987 )
0.223FDPE \TX_DATA_REG_reg[58] 0.223

Path---( 4988 )
0.266FDCE \TX_DATA_DEL2_reg[19] 0.223LUT3 \store_tx_data[19]_i_1 0.043

Path---( 4989 )
0.223FDCE \TX_DATA_REG_reg[30] 0.223

Path---( 4990 )
0.259FDCE \U_byte_count_module/counter_reg[7] 0.259

Path---( 4991 )
0.259FDCE \TX_DATA_DEL15_reg[51] 0.259

Path---( 4992 )
0.223FDCE \TX_DATA_REG_reg[4] 0.223

Path---( 4993 )
0.372FDRE \TX_DATA_DEL12_reg[36]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__26 0.136

Path---( 4994 )
0.266FDRE \TX_DATA_VALID_DELAY_reg[5] 0.223LUT6 \TX_DATA_REG[5]_i_1 0.043

Path---( 4995 )
0.373FDRE \TX_DATA_DEL12_reg[52]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__10 0.137

Path---( 4996 )
0.362FDRE \TX_DATA_DEL12_reg[17]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__45 0.126

Path---( 4997 )
0.359FDRE \TX_DATA_DEL12_reg[23]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__39 0.123

Path---( 4998 )
0.360FDRE \TX_DATA_DEL12_reg[55]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__7 0.124

Path---( 4999 )
0.259FDCE \TX_DATA_DEL14_reg[32] 0.259

Path---( 5000 )
0.302FDCE \pause_frame_counter_reg[2] 0.259LUT6 \shift_pause_valid[4]_i_1 0.043

Path---( 5001 )
0.302FDCE \pause_frame_counter_reg[2] 0.259LUT6 \transmit_pause_frame_i_1 0.043

Path---( 5002 )
0.266FDCE \U_ACK_CNT/start_count_del_reg 0.223LUT2 \tx_ack_i_1 0.043

Path---( 5003 )
0.236FDCE \TX_DATA_DEL2_reg[32] 0.236

Path---( 5004 )
0.259FDCE \TX_DATA_DEL15_reg[27] 0.259

Path---( 5005 )
0.259FDCE \U_byte_count_module/counter_reg[14] 0.259

Path---( 5006 )
0.259FDCE \store_tx_data_reg[2] 0.259

Path---( 5007 )
0.360FDRE \TX_DATA_VALID_DEL12_reg[7]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_VALID_DEL12_reg_gate 0.124

Path---( 5008 )
0.223FDCE \TX_DATA_VALID_DEL15_reg[5] 0.223

Path---( 5009 )
0.266FDRE \U_CRC8/data_int_reg[2] 0.223LUT5 \CRC_OUT[25]_i_1__0 0.043

Path---( 5010 )
0.328FDCE \shift_pause_data_reg[5] 0.204LUT6 \TX_DATA_REG[5]_i_1 0.124

Path---( 5011 )
0.362FDRE \TX_DATA_DEL12_reg[45]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__17 0.126

Path---( 5012 )
0.223FDPE \TX_DATA_REG_reg[24] 0.223

Path---( 5013 )
0.367FDRE \TX_DATA_DEL12_reg[26]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__36 0.131

Path---( 5014 )
0.223FDCE \TX_DATA_REG_reg[27] 0.223

Path---( 5015 )
0.364FDRE \TX_DATA_DEL12_reg[63]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate 0.128

Path---( 5016 )
0.266FDCE \U_CRC64/CRC_OUT_reg[21] 0.223LUT5 \CRC_OUT[21]_i_1__0 0.043

Path---( 5017 )
0.369FDRE \TX_DATA_DEL12_reg[50]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__12 0.133

Path---( 5018 )
0.259FDCE \TX_DATA_REG_reg[19] 0.259

Path---( 5019 )
0.259FDCE \TX_DATA_REG_reg[15] 0.259

Path---( 5020 )
0.269FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[14]_i_1 0.046

Path---( 5021 )
0.204FDCE \TX_DATA_DEL2_reg[55] 0.204

Path---( 5022 )
0.373FDRE \TX_DATA_DEL12_reg[56]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__6 0.137

Path---( 5023 )
0.223FDCE \TX_DATA_DEL2_reg[61] 0.223

Path---( 5024 )
0.204FDCE \TX_DATA_DEL2_reg[5] 0.204

Path---( 5025 )
0.368FDRE \TX_DATA_DEL12_reg[28]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__34 0.132

Path---( 5026 )
0.334FDCE \store_pause_frame_reg[4] 0.204LUT3 \DELAY_ACK[4]_i_1 0.130

Path---( 5027 )
0.329FDCE \TX_DATA_DEL2_reg[13] 0.204LUT3 \store_tx_data[13]_i_1 0.125

Path---( 5028 )
0.563FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.261

Path---( 5029 )
0.277FDRE \byte_count_stat_reg[0] 0.223LUT4 \txstatplus_int[5]_i_1 0.054

Path---( 5030 )
0.302FDCE \TX_DATA_REG_reg[14] 0.259LUT6 \length_register[14]_i_1 0.043

Path---( 5031 )
0.266FDCE \TX_DATA_REG_reg[35] 0.223LUT6 \length_register[3]_i_1 0.043

Path---( 5032 )
0.330FDCE \U_CRC8/CRC_OUT_reg[15] 0.204LUT6 \CRC_OUT[23]_i_1__0 0.126

Path---( 5033 )
0.302FDCE \store_tx_data_reg[11] 0.259LUT3 \store_tx_data[3]_i_1 0.043

Path---( 5034 )
0.336FDCE \TX_DATA_DEL2_reg[55] 0.204LUT3 \store_tx_data[55]_i_1 0.132

Path---( 5035 )
0.259FDCE \TX_DATA_DEL2_reg[8] 0.259

Path---( 5036 )
0.223FDCE \TX_DATA_DEL14_reg[4] 0.223

Path---( 5037 )
0.329FDCE \store_tx_data_reg[9] 0.204LUT3 \store_tx_data[1]_i_1 0.125

Path---( 5038 )
0.223FDCE \TX_DATA_DEL2_reg[57] 0.223

Path---( 5039 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[3]_i_1 0.043

Path---( 5040 )
0.367FDRE \TX_DATA_DEL12_reg[48]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__14 0.131

Path---( 5041 )
0.597FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.226CARRY4 \counter_reg[7]_i_1 0.112

Path---( 5042 )
0.204FDCE \TX_DATA_DEL2_reg[58] 0.204

Path---( 5043 )
0.338FDCE \store_tx_data_reg[42] 0.204LUT3 \store_tx_data[34]_i_1 0.134

Path---( 5044 )
0.273FDCE \store_pause_frame_reg[14] 0.223LUT2 \DELAY_ACK[14]_i_1 0.050

Path---( 5045 )
0.223FDPE \TX_DATA_REG_reg[25] 0.223

Path---( 5046 )
0.302FDCE \store_tx_data_reg[22] 0.259LUT3 \store_tx_data[14]_i_1 0.043

Path---( 5047 )
0.328FDCE \shift_pause_data_reg[3] 0.204LUT6 \TX_DATA_REG[3]_i_1 0.124

Path---( 5048 )
0.370FDRE \TX_DATA_DEL12_reg[58]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__4 0.134

Path---( 5049 )
0.223FDCE \TX_DATA_DEL15_reg[30] 0.223

Path---( 5050 )
0.204FDCE \TX_DATA_DEL15_reg[32] 0.204

Path---( 5051 )
0.359FDRE \TX_DATA_DEL12_reg[11]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__51 0.123

Path---( 5052 )
0.223FDCE \TX_DATA_VALID_DEL14_reg[3] 0.223

Path---( 5053 )
0.368FDRE \TX_DATA_DEL12_reg[30]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__32 0.132

Path---( 5054 )
0.593FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.226CARRY4 \counter_reg[7]_i_1 0.108

Path---( 5055 )
0.204FDCE \TX_DATA_VALID_DEL1_reg[3] 0.204

Path---( 5056 )
0.204FDCE \TX_DATA_DEL15_reg[39] 0.204

Path---( 5057 )
0.359FDRE \TX_DATA_DEL12_reg[19]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__43 0.123

Path---( 5058 )
0.236FDCE \store_tx_data_reg[5] 0.236

Path---( 5059 )
0.223FDCE \TX_DATA_VALID_DEL14_reg[0] 0.223

Path---( 5060 )
0.364FDRE \TX_DATA_DEL12_reg[39]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__23 0.128

Path---( 5061 )
0.364FDRE \TX_DATA_DEL12_reg[7]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__55 0.128

Path---( 5062 )
0.484FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_7 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.218

Path---( 5063 )
0.223FDCE \TX_DATA_DEL2_reg[33] 0.223

Path---( 5064 )
0.259FDCE \TX_DATA_DEL14_reg[21] 0.259

Path---( 5065 )
0.223FDCE \final_byte_count_reg[2] 0.223

Path---( 5066 )
0.276FDCE \store_tx_data_reg[60] 0.223LUT3 \store_tx_data[52]_i_1 0.053

Path---( 5067 )
0.204FDCE \TX_DATA_DEL15_reg[47] 0.204

Path---( 5068 )
0.311FDCE \TX_DATA_VALID_DEL2_reg[4] 0.259LUT3 \store_tx_data_valid[4]_i_1 0.052

Path---( 5069 )
0.259FDCE \TX_DATA_VALID_DEL2_reg[4] 0.259

Path---( 5070 )
0.359FDCE \store_tx_data_reg[38] 0.236LUT3 \store_tx_data[30]_i_1 0.123

Path---( 5071 )
0.274FDRE \byte_count_stat_reg[7] 0.223LUT4 \txstatplus_int[12]_i_1 0.051

Path---( 5072 )
0.302FDRE \U_CRC8/data_int_reg[6] 0.259LUT6 \CRC_OUT[0]_i_1__0 0.043

Path---( 5073 )
0.328FDCE \TX_DATA_DEL2_reg[14] 0.204LUT3 \store_tx_data[14]_i_1 0.124

Path---( 5074 )
0.302FDRE \U_CRC8/data_int_reg[0] 0.259LUT6 \CRC_OUT[0]_i_1__0 0.043

Path---( 5075 )
0.370FDRE \TX_DATA_DEL12_reg[20]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__42 0.134

Path---( 5076 )
0.370FDCE \store_pause_frame_reg[6] 0.236LUT3 \DELAY_ACK[6]_i_1 0.134

Path---( 5077 )
0.327FDCE \shift_pause_data_reg[7] 0.204LUT6 \TX_DATA_REG[7]_i_1 0.123

Path---( 5078 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__59 0.043

Path---( 5079 )
0.412FDCE \U_byte_count_module/counter_reg[4] 0.259CARRY4 \counter_reg[3]_i_2 0.153

Path---( 5080 )
0.302FDCE \U_CRC8/CRC_OUT_reg[8] 0.259LUT6 \CRC_OUT[16]_i_1__0 0.043

Path---( 5081 )
0.204FDCE \TX_DATA_VALID_DEL2_reg[3] 0.204

Path---( 5082 )
0.363FDCE \store_tx_data_reg[41] 0.236LUT3 \store_tx_data[33]_i_1 0.127

Path---( 5083 )
0.329FDCE \store_pause_frame_reg[3] 0.204LUT3 \DELAY_ACK[3]_i_1 0.125

Path---( 5084 )
0.204FDCE \TX_DATA_DEL2_reg[1] 0.204

Path---( 5085 )
0.266FDCE \store_pause_frame_reg[10] 0.223LUT2 \DELAY_ACK[10]_i_1 0.043

Path---( 5086 )
0.223FDCE \TX_DATA_DEL14_reg[37] 0.223

Path---( 5087 )
0.273FDCE \store_tx_data_valid_reg[7] 0.223LUT3 \store_tx_data_valid[6]_i_1 0.050

Path---( 5088 )
0.223FDCE \TX_DATA_VALID_DEL14_reg[2] 0.223

Path---( 5089 )
0.519FDCE \U_byte_count_module/counter_reg[11] 0.259CARRY4 \counter_reg[11]_i_1 0.260

Path---( 5090 )
0.372FDCE \TX_DATA_DEL2_reg[35] 0.236LUT3 \store_tx_data[35]_i_1 0.136

Path---( 5091 )
0.519FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.260

Path---( 5092 )
0.223FDPE \TX_DATA_REG_reg[9] 0.223

Path---( 5093 )
0.223FDCE \TX_DATA_REG_reg[12] 0.223

Path---( 5094 )
0.223FDCE \TX_DATA_VALID_REG_reg[1] 0.223

Path---( 5095 )
0.236FDCE \TX_DATA_DEL2_reg[35] 0.236

Path---( 5096 )
0.302FDCE \TX_DATA_DEL2_reg[46] 0.259LUT3 \store_tx_data[46]_i_1 0.043

Path---( 5097 )
0.259FDPE \TX_DATA_REG_reg[10] 0.259

Path---( 5098 )
0.223FDCE \TX_DATA_REG_reg[6] 0.223

Path---( 5099 )
0.223FDCE \txstatplus_int_reg[10] 0.223

Path---( 5100 )
0.327FDRE \TX_DATA_VALID_DELAY_reg[6] 0.204LUT6 \TX_DATA_REG[6]_i_1 0.123

Path---( 5101 )
0.223FDCE \TX_DATA_DEL15_reg[11] 0.223

Path---( 5102 )
0.259FDCE \TX_DATA_DEL14_reg[59] 0.259

Path---( 5103 )
0.416FDCE \U_byte_count_module/counter_reg[6] 0.259CARRY4 \counter_reg[3]_i_2 0.157

Path---( 5104 )
0.204FDCE \TX_DATA_DEL2_reg[0] 0.204

Path---( 5105 )
0.236FDCE \store_tx_data_reg[7] 0.236

Path---( 5106 )
0.223FDCE \TX_DATA_DEL14_reg[14] 0.223

Path---( 5107 )
0.341FDCE \store_pause_frame_reg[8] 0.204LUT2 \DELAY_ACK[8]_i_1 0.137

Path---( 5108 )
0.302FDCE \U_CRC64/CRC_OUT_reg[0] 0.259LUT6 \CRC_OUT[0]_i_1__0 0.043

Path---( 5109 )
0.330FDCE \TX_DATA_DEL2_reg[1] 0.204LUT3 \store_tx_data[1]_i_1 0.126

Path---( 5110 )
0.266FDCE \insert_error_reg 0.223LUT3 \txstatplus_int[3]_i_1 0.043

Path---( 5111 )
0.362FDCE \pause_frame_counter_reg[3] 0.236LUT6 \transmit_pause_frame_i_1 0.126

Path---( 5112 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__58 0.051

Path---( 5113 )
0.266FDCE \U_CRC8/CRC_OUT_reg[13] 0.223LUT5 \CRC_OUT[21]_i_1__0 0.043

Path---( 5114 )
0.375FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_6 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.109

Path---( 5115 )
0.338FDCE \store_tx_data_reg[39] 0.204LUT3 \store_tx_data[31]_i_1 0.134

Path---( 5116 )
0.360FDCE \store_tx_data_reg[54] 0.236LUT3 \store_tx_data[46]_i_1 0.124

Path---( 5117 )
0.360FDRE \TX_DATA_VALID_DELAY_reg[7] 0.236LUT6 \TX_DATA_REG[7]_i_1 0.124

Path---( 5118 )
0.363FDCE \store_pause_frame_reg[7] 0.236LUT3 \DELAY_ACK[7]_i_1 0.127

Path---( 5119 )
0.363FDCE \store_tx_data_reg[43] 0.236LUT3 \store_tx_data[35]_i_1 0.127

Path---( 5120 )
0.362FDCE \pause_frame_counter_reg[3] 0.236LUT6 \shift_pause_valid[4]_i_1 0.126

Path---( 5121 )
0.309FDCE \TX_DATA_DEL2_reg[31] 0.259LUT3 \store_tx_data[31]_i_1 0.050

Path---( 5122 )
0.266FDRE \U_CRC8/data_int_reg[1] 0.223LUT6 \CRC_OUT[23]_i_1__0 0.043

Path---( 5123 )
0.302FDCE \TXD_PAUSE_DEL2_reg[10] 0.259LUT2 \shift_pause_data[10]_i_1 0.043

Path---( 5124 )
0.368FDRE \TX_DATA_DEL12_reg[12]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__50 0.132

Path---( 5125 )
0.259FDCE \TX_DATA_DEL14_reg[20] 0.259

Path---( 5126 )
0.223FDCE \TX_DATA_VALID_DEL15_reg[2] 0.223

Path---( 5127 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[1]_i_1 0.043

Path---( 5128 )
0.259FDCE \TX_DATA_DEL2_reg[60] 0.259

Path---( 5129 )
0.416FDCE \U_byte_count_module/counter_reg[10] 0.259CARRY4 \counter_reg[7]_i_1 0.157

Path---( 5130 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__39 0.043

Path---( 5131 )
0.329FDCE \shift_pause_data_reg[6] 0.204LUT6 \TX_DATA_REG[6]_i_1 0.125

Path---( 5132 )
0.311FDRE \byte_count_stat_reg[3] 0.259LUT4 \txstatplus_int[8]_i_1 0.052

Path---( 5133 )
0.359FDRE \TX_DATA_DEL12_reg[41]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__21 0.123

Path---( 5134 )
0.519FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.217

Path---( 5135 )
0.204FDCE \TX_DATA_VALID_DEL2_reg[0] 0.204

Path---( 5136 )
0.204FDCE \TX_DATA_DEL15_reg[36] 0.204

Path---( 5137 )
0.311FDCE \store_tx_data_reg[47] 0.259LUT3 \store_tx_data[39]_i_1 0.052

Path---( 5138 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[7] 0.223

Path---( 5139 )
0.223FDCE \TX_DATA_DEL1_reg[57] 0.223

Path---( 5140 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__61 0.043

Path---( 5141 )
0.270FDCE \store_tx_data_reg[46] 0.223LUT3 \store_tx_data[38]_i_1 0.047

Path---( 5142 )
0.266FDCE \TXD_PAUSE_DEL2_reg[12] 0.223LUT2 \shift_pause_data[12]_i_1 0.043

Path---( 5143 )
0.223FDCE \TX_DATA_DEL2_reg[39] 0.223

Path---( 5144 )
0.259FDCE \TX_DATA_REG_reg[61] 0.259

Path---( 5145 )
0.266FDCE \store_tx_data_reg[58] 0.223LUT3 \store_tx_data[50]_i_1 0.043

Path---( 5146 )
0.223FDCE \TX_DATA_DEL15_reg[1] 0.223

Path---( 5147 )
0.223FDCE \TX_DATA_DEL2_reg[16] 0.223

Path---( 5148 )
0.360FDRE \TX_DATA_DEL12_reg[53]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__9 0.124

Path---( 5149 )
0.204FDCE \append_reg_reg_c_5 0.204

Path---( 5150 )
0.266FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT6 \CRC_OUT[29]_i_1__0 0.043

Path---( 5151 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[5]_i_1 0.043

Path---( 5152 )
0.236FDCE \TX_DATA_DEL2_reg[27] 0.236

Path---( 5153 )
0.266FDCE \TX_DATA_DEL2_reg[51] 0.223LUT3 \store_tx_data[51]_i_1 0.043

Path---( 5154 )
0.223FDCE \TX_DATA_VALID_DEL1_reg[1] 0.223

Path---( 5155 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[10]_i_1 0.043

Path---( 5156 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[11]_i_1 0.043

Path---( 5157 )
0.223FDCE \TX_DATA_DEL15_reg[2] 0.223

Path---( 5158 )
0.484FDCE \final_byte_count_reg[0] 0.223LUT2 \final_byte_count[0]_i_7 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.218

Path---( 5159 )
0.274FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__38 0.051

Path---( 5160 )
0.302FDCE \U_CRC8/CRC_OUT_reg[30] 0.259LUT6 \CRC_OUT[0]_i_1__0 0.043

Path---( 5161 )
0.362FDRE \TX_DATA_DEL12_reg[25]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__37 0.126

Path---( 5162 )
0.266FDCE \transmit_pause_frame_reg 0.223LUT6 \transmit_pause_frame_i_1 0.043

Path---( 5163 )
0.259FDCE \TX_DATA_VALID_DEL2_reg[7] 0.259

Path---( 5164 )
0.223FDCE \TX_DATA_DEL2_reg[15] 0.223

Path---( 5165 )
0.345FDRE \U_CRC8/data_int_reg[7] 0.259LUT2 \CRC_OUT[19]_i_2__0 0.043LUT6 \CRC_OUT[19]_i_1__0 0.043

Path---( 5166 )
0.204FDCE \store_tx_data_valid_reg[0] 0.204

Path---( 5167 )
0.302FDCE \TX_DATA_DEL2_reg[24] 0.259LUT3 \store_tx_data[24]_i_1 0.043

Path---( 5168 )
0.435FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_3 0.049CARRY4 \final_byte_count_reg[0]_i_2 0.163

Path---( 5169 )
0.223FDPE \TX_DATA_REG_reg[18] 0.223

Path---( 5170 )
0.223FDCE \TX_DATA_DEL14_reg[26] 0.223

Path---( 5171 )
0.223FDCE \txstatplus_int_reg[18] 0.223

Path---( 5172 )
0.266FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[3]_i_1 0.043

Path---( 5173 )
0.223FDCE \TX_DATA_DEL14_reg[42] 0.223

Path---( 5174 )
0.223FDCE \TX_DATA_DEL15_reg[5] 0.223

Path---( 5175 )
0.266FDPE \TX_DATA_REG_reg[9] 0.223LUT6 \length_register[9]_i_1 0.043

Path---( 5176 )
0.273FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__60 0.050

Path---( 5177 )
0.362FDRE \U_CRC8/start_int_reg 0.236LUT5 \CRC_OUT[25]_i_1__0 0.126

Path---( 5178 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[11]_i_1 0.043

Path---( 5179 )
0.266FDCE \shift_pause_data_reg[1] 0.223LUT4 \TX_DATA_REG[1]_i_1 0.043

Path---( 5180 )
0.368FDRE \TX_DATA_DEL12_reg[8]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__54 0.132

Path---( 5181 )
0.204FDCE \TX_DATA_DEL2_reg[52] 0.204

Path---( 5182 )
0.302FDCE \pause_frame_counter_reg[0] 0.259LUT6 \shift_pause_valid[4]_i_1 0.043

Path---( 5183 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223

Path---( 5184 )
0.412FDCE \U_byte_count_module/counter_reg[8] 0.259CARRY4 \counter_reg[7]_i_1 0.153

Path---( 5185 )
0.302FDCE \store_tx_data_reg[30] 0.259LUT3 \store_tx_data[22]_i_1 0.043

Path---( 5186 )
0.223FDCE \TX_DATA_DEL2_reg[51] 0.223

Path---( 5187 )
0.223FDCE \TX_DATA_DEL14_reg[52] 0.223

Path---( 5188 )
0.223FDCE \TX_DATA_DEL2_reg[30] 0.223

Path---( 5189 )
0.274FDCE \TXD_PAUSE_DEL2_reg[9] 0.223LUT2 \shift_pause_data[9]_i_1 0.051

Path---( 5190 )
0.266FDCE \U_CRC8/CRC_OUT_reg[17] 0.223LUT5 \CRC_OUT[25]_i_1__0 0.043

Path---( 5191 )
0.204FDCE \TX_DATA_DEL15_reg[31] 0.204

Path---( 5192 )
0.259FDCE \U_byte_count_module/counter_reg[9] 0.259

Path---( 5193 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[4]_i_1 0.043

Path---( 5194 )
0.223FDCE \TX_DATA_DEL14_reg[50] 0.223

Path---( 5195 )
0.259FDCE \U_byte_count_module/counter_reg[3] 0.259

Path---( 5196 )
0.274FDCE \load_final_CRC_reg 0.223LUT3 \txstatplus_int[19]_i_1 0.051

Path---( 5197 )
0.259FDCE \TX_DATA_DEL15_reg[19] 0.259

Path---( 5198 )
0.306FDCE \store_tx_data_reg[51] 0.259LUT3 \store_tx_data[43]_i_1 0.047

Path---( 5199 )
0.364FDRE \TX_DATA_DEL12_reg[37]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__25 0.128

Path---( 5200 )
0.266FDRE \byte_count_stat_reg[6] 0.223LUT4 \txstatplus_int[11]_i_1 0.043

Path---( 5201 )
0.314FDRE \byte_count_stat_reg[2] 0.259LUT4 \txstatplus_int[7]_i_1 0.055

Path---( 5202 )
0.223FDCE \TX_DATA_DEL14_reg[22] 0.223

Path---( 5203 )
0.204FDCE \TX_DATA_DEL2_reg[28] 0.204

Path---( 5204 )
0.223FDCE \TX_DATA_DEL14_reg[2] 0.223

Path---( 5205 )
0.259FDCE \U_byte_count_module/counter_reg[5] 0.259

Path---( 5206 )
0.276FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[12]_i_1 0.053

Path---( 5207 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[4]_i_1 0.043

Path---( 5208 )
0.305FDCE \store_tx_data_reg[15] 0.259LUT3 \store_tx_data[7]_i_1 0.046

Path---( 5209 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[10]_i_1 0.043

Path---( 5210 )
0.266FDRE \byte_count_stat_reg[12] 0.223LUT4 \txstatplus_int[17]_i_1 0.043

Path---( 5211 )
0.375FDCE \final_byte_count_reg[1] 0.223LUT2 \final_byte_count[0]_i_6 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.109

Path---( 5212 )
0.310FDCE \store_pause_frame_reg[12] 0.259LUT2 \DELAY_ACK[12]_i_1 0.051

Path---( 5213 )
0.266FDRE \TX_DATA_VALID_DELAY_reg[3] 0.223LUT6 \TX_DATA_REG[3]_i_1 0.043

Path---( 5214 )
0.223FDCE \TX_DATA_DEL14_reg[29] 0.223

Path---( 5215 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[11]_i_1 0.043

Path---( 5216 )
0.266FDCE \TXD_PAUSE_DEL2_reg[13] 0.223LUT2 \shift_pause_data[13]_i_1 0.043

Path---( 5217 )
0.204FDCE \TX_DATA_DEL2_reg[7] 0.204

Path---( 5218 )
0.259FDCE \TX_DATA_DEL2_reg[34] 0.259

Path---( 5219 )
0.266FDRE \byte_count_stat_reg[5] 0.223LUT4 \txstatplus_int[10]_i_1 0.043

Path---( 5220 )
0.204FDCE \TX_DATA_DEL2_reg[37] 0.204

Path---( 5221 )
0.266FDCE \store_tx_data_reg[12] 0.223LUT3 \store_tx_data[4]_i_1 0.043

Path---( 5222 )
0.359FDRE \TX_DATA_DEL12_reg[15]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__47 0.123

Path---( 5223 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[11] 0.223

Path---( 5224 )
0.266FDPE \TX_DATA_REG_reg[42] 0.223LUT6 \length_register[10]_i_1 0.043

Path---( 5225 )
0.266FDCE \store_tx_data_reg[23] 0.223LUT3 \store_tx_data[15]_i_1 0.043

Path---( 5226 )
0.259FDCE \TX_DATA_DEL15_reg[46] 0.259

Path---( 5227 )
0.204FDCE \append_reg_reg_c_1 0.204

Path---( 5228 )
0.223FDCE \TX_DATA_DEL14_reg[49] 0.223

Path---( 5229 )
0.223FDCE \TX_DATA_DEL14_reg[1] 0.223

Path---( 5230 )
0.266FDCE \apply_pause_delay_reg 0.223LUT3 \DELAY_ACK[0]_i_1 0.043

Path---( 5231 )
0.223FDCE \TX_DATA_DEL2_reg[42] 0.223

Path---( 5232 )
0.375FDRE \TX_DATA_DEL12_reg[6]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__56 0.139

Path---( 5233 )
0.273FDRE \byte_count_stat_reg[1] 0.223LUT4 \txstatplus_int[6]_i_1 0.050

Path---( 5234 )
0.223FDCE \TX_DATA_DEL14_reg[57] 0.223

Path---( 5235 )
0.266FDCE \TXD_PAUSE_DEL2_reg[15] 0.223LUT2 \shift_pause_data[15]_i_1 0.043

Path---( 5236 )
0.275FDCE \store_tx_data_valid_reg[5] 0.223LUT3 \store_tx_data_valid[4]_i_1 0.052

Path---( 5237 )
0.223FDCE \TX_DATA_DEL2_reg[57] 0.223

Path---( 5238 )
0.223FDCE \TX_DATA_DEL2_reg[43] 0.223

Path---( 5239 )
0.370FDRE \TX_DATA_DEL12_reg[24]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__38 0.134

Path---( 5240 )
0.277FDCE \store_tx_data_reg[16] 0.223LUT3 \store_tx_data[8]_i_1 0.054

Path---( 5241 )
0.223FDCE \final_byte_count_reg[0] 0.223

Path---( 5242 )
0.223FDCE \TX_DATA_DEL14_reg[58] 0.223

Path---( 5243 )
0.259FDCE \TX_DATA_DEL14_reg[19] 0.259

Path---( 5244 )
0.302FDCE \U_CRC8/CRC_OUT_reg[10] 0.259LUT6 \CRC_OUT[18]_i_1__0 0.043

Path---( 5245 )
0.310FDCE \store_tx_data_reg[63] 0.259LUT3 \store_tx_data[55]_i_1 0.051

Path---( 5246 )
0.368FDRE \TX_DATA_DEL12_reg[14]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__48 0.132

Path---( 5247 )
0.302FDPE \TX_DATA_REG_reg[8] 0.259LUT6 \length_register[8]_i_1 0.043

Path---( 5248 )
0.327FDCE \TX_DATA_DEL2_reg[3] 0.204LUT3 \store_tx_data[3]_i_1 0.123

Path---( 5249 )
0.372FDRE \TX_DATA_DEL12_reg[62]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__0 0.136

Path---( 5250 )
0.204FDCE \TX_DATA_DEL2_reg[3] 0.204

Path---( 5251 )
0.266FDCE \TX_DATA_DEL2_reg[2] 0.223LUT3 \store_tx_data[2]_i_1 0.043

Path---( 5252 )
0.327FDCE \shift_pause_data_reg[4] 0.204LUT6 \TX_DATA_REG[4]_i_1 0.123

Path---( 5253 )
0.259FDCE \U_byte_count_module/counter_reg[13] 0.259

Path---( 5254 )
0.302FDCE \TX_DATA_DEL2_reg[47] 0.259LUT3 \store_tx_data[47]_i_1 0.043

Path---( 5255 )
0.259FDCE \U_byte_count_module/counter_reg[6] 0.259

Path---( 5256 )
0.266FDCE \shift_pause_data_reg[2] 0.223LUT6 \TX_DATA_REG[2]_i_1 0.043

Path---( 5257 )
0.223FDCE \TX_DATA_DEL14_reg[51] 0.223

Path---( 5258 )
0.223FDCE \final_byte_count_reg[13] 0.223

Path---( 5259 )
0.330FDCE \transmit_pause_frame_valid_reg 0.204LUT4 \TX_DATA_REG[0]_i_1 0.126

Path---( 5260 )
0.359FDRE \TX_DATA_DEL12_reg[31]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__31 0.123

Path---( 5261 )
0.368FDCE \store_pause_frame_reg[9] 0.236LUT2 \DELAY_ACK[9]_i_1 0.132

Path---( 5262 )
0.370FDCE \pause_frame_counter_reg[3] 0.236LUT4 \pause_frame_counter[3]_i_2 0.134

Path---( 5263 )
0.223FDPE \TX_DATA_REG_reg[42] 0.223

Path---( 5264 )
0.223FDCE \TX_DATA_DEL14_reg[15] 0.223

Path---( 5265 )
0.223FDCE \TX_DATA_DEL15_reg[23] 0.223

Path---( 5266 )
0.259FDCE \U_byte_count_module/counter_reg[8] 0.259

Path---( 5267 )
0.360FDRE \TX_DATA_DEL12_reg[61]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__1 0.124

Path---( 5268 )
0.204FDCE \TX_DATA_DEL2_reg[21] 0.204

Path---( 5269 )
0.223FDCE \TX_DATA_DEL14_reg[44] 0.223

Path---( 5270 )
0.328FDCE \TX_DATA_DEL2_reg[0] 0.204LUT3 \store_tx_data[0]_i_1 0.124

Path---( 5271 )
0.223FDCE \final_byte_count_reg[10] 0.223

Path---( 5272 )
0.329FDCE \store_tx_data_reg[31] 0.204LUT3 \store_tx_data[23]_i_1 0.125

Path---( 5273 )
0.223FDCE \store_tx_data_reg[4] 0.223

Path---( 5274 )
0.437FDCE \final_byte_count_reg[0] 0.223LUT2 \final_byte_count[0]_i_3 0.051CARRY4 \final_byte_count_reg[0]_i_2 0.163

Path---( 5275 )
0.223FDCE \TX_DATA_VALID_DEL1_reg[2] 0.223

Path---( 5276 )
0.390FDCE \load_CRC8_reg 0.223LUT2 \final_byte_count[0]_i_7 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.124

Path---( 5277 )
0.223FDCE \TX_DATA_REG_reg[55] 0.223

Path---( 5278 )
0.362FDCE \store_tx_data_reg[32] 0.236LUT3 \store_tx_data[24]_i_1 0.126

Path---( 5279 )
0.359FDRE \PAUSEVAL_DEL2_reg 0.236LUT3 \set_pause_stats_i_1 0.123

Path---( 5280 )
0.259FDCE \TX_DATA_DEL15_reg[48] 0.259

Path---( 5281 )
0.204FDCE \TX_DATA_DEL2_reg[4] 0.204

Path---( 5282 )
0.223FDCE \final_byte_count_reg[8] 0.223

Path---( 5283 )
0.370FDCE \store_tx_data_reg[40] 0.236LUT3 \store_tx_data[32]_i_1 0.134

Path---( 5284 )
0.368FDRE \TX_DATA_DEL12_reg[22]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__40 0.132

Path---( 5285 )
0.223FDCE \TX_DATA_DEL14_reg[61] 0.223

Path---( 5286 )
0.362FDCE \store_tx_data_reg[34] 0.236LUT3 \store_tx_data[26]_i_1 0.126

Path---( 5287 )
0.276FDCE \store_tx_data_reg[45] 0.223LUT3 \store_tx_data[37]_i_1 0.053

Path---( 5288 )
0.204FDCE \append_reg_reg_c_4 0.204

Path---( 5289 )
0.223FDCE \final_byte_count_reg[1] 0.223

Path---( 5290 )
0.328FDCE \store_tx_data_reg[53] 0.204LUT3 \store_tx_data[45]_i_1 0.124

Path---( 5291 )
0.204FDCE \TX_DATA_DEL2_reg[9] 0.204

Path---( 5292 )
0.266FDCE \append_start_pause_reg 0.223LUT6 \TX_DATA_REG[5]_i_1 0.043

Path---( 5293 )
0.368FDRE \TX_DATA_DEL12_reg[2]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__60 0.132

Path---( 5294 )
0.223FDCE \TX_DATA_DEL14_reg[8] 0.223

Path---( 5295 )
0.259FDCE \TX_DATA_DEL1_reg[34] 0.259

Path---( 5296 )
0.273FDCE \TX_DATA_DEL2_reg[33] 0.223LUT3 \store_tx_data[33]_i_1 0.050

Path---( 5297 )
0.266FDCE \append_start_pause_reg 0.223LUT6 \TX_DATA_REG[7]_i_1 0.043

Path---( 5298 )
0.223FDCE \TX_DATA_DEL14_reg[28] 0.223

Path---( 5299 )
0.223FDCE \TX_DATA_DEL14_reg[43] 0.223

Path---( 5300 )
0.422FDCE \U_byte_count_module/counter_reg[11] 0.259CARRY4 \counter_reg[11]_i_1 0.163

Path---( 5301 )
0.302FDPE \TX_DATA_REG_reg[0] 0.259LUT6 \length_register[0]_i_1 0.043

Path---( 5302 )
0.422FDCE \U_byte_count_module/counter_reg[7] 0.259CARRY4 \counter_reg[7]_i_1 0.163

Path---( 5303 )
0.302FDCE \TX_DATA_VALID_DEL2_reg[5] 0.259LUT3 \store_tx_data_valid[5]_i_1 0.043

Path---( 5304 )
0.328FDCE \store_tx_data_valid_reg[6] 0.204LUT3 \store_tx_data_valid[5]_i_1 0.124

Path---( 5305 )
0.327FDCE \store_tx_data_reg[8] 0.204LUT3 \store_tx_data[0]_i_1 0.123

Path---( 5306 )
0.223FDCE \TX_DATA_DEL14_reg[25] 0.223

Path---( 5307 )
0.204FDCE \TX_DATA_VALID_DEL2_reg[6] 0.204

Path---( 5308 )
0.302FDCE \store_pause_frame_reg[1] 0.259LUT3 \DELAY_ACK[1]_i_1 0.043

Path---( 5309 )
0.223FDCE \TX_DATA_DEL14_reg[41] 0.223

Path---( 5310 )
0.259FDCE \TX_DATA_VALID_DEL1_reg[5] 0.259

Path---( 5311 )
0.259FDCE \TX_DATA_DEL1_reg[60] 0.259

Path---( 5312 )
0.223FDCE \TX_DATA_DEL1_reg[2] 0.223

Path---( 5313 )
0.223FDCE \TX_DATA_REG_reg[38] 0.223

Path---( 5314 )
0.204FDCE \TX_DATA_DEL15_reg[50] 0.204

Path---( 5315 )
0.266FDCE \TX_DATA_DEL2_reg[16] 0.223LUT3 \store_tx_data[16]_i_1 0.043

Path---( 5316 )
0.223FDCE \TX_DATA_DEL1_reg[61] 0.223

Path---( 5317 )
0.338FDCE \txstatplus_int_reg[24] 0.204LUT3 \txstatplus_int[24]_i_1 0.134

Path---( 5318 )
0.223FDCE \TX_DATA_DEL14_reg[11] 0.223

Path---( 5319 )
0.223FDCE \TX_DATA_DEL1_reg[59] 0.223

Path---( 5320 )
0.275FDRE \byte_count_stat_reg[4] 0.223LUT4 \txstatplus_int[9]_i_1 0.052

Path---( 5321 )
0.204FDCE \TX_DATA_DEL15_reg[42] 0.204

Path---( 5322 )
0.412FDCE \U_byte_count_module/counter_reg[12] 0.259CARRY4 \counter_reg[11]_i_1 0.153

Path---( 5323 )
0.223FDCE \tx_data_int_reg[6] 0.223

Path---( 5324 )
0.259FDCE \TX_DATA_DEL1_reg[50] 0.259

Path---( 5325 )
0.259FDCE \TX_DATA_DEL1_reg[46] 0.259

Path---( 5326 )
0.266FDCE \store_pause_frame_reg[0] 0.223LUT3 \DELAY_ACK[0]_i_1 0.043

Path---( 5327 )
0.259FDCE \TX_DATA_DEL1_reg[38] 0.259

Path---( 5328 )
0.302FDCE \TXD_PAUSE_DEL2_reg[11] 0.259LUT2 \shift_pause_data[11]_i_1 0.043

Path---( 5329 )
0.370FDRE \TX_DATA_DEL12_reg[32]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__30 0.134

Path---( 5330 )
0.341FDCE \store_tx_data_valid_reg[2] 0.204LUT3 \store_tx_data_valid[1]_i_1 0.137

Path---( 5331 )
0.259FDCE \TX_DATA_VALID_DEL2_reg[1] 0.259

Path---( 5332 )
0.223FDCE \TX_DATA_DEL15_reg[57] 0.223

Path---( 5333 )
0.204FDCE \TX_DATA_DEL15_reg[43] 0.204

Path---( 5334 )
0.368FDRE \TX_DATA_DEL12_reg[38]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__24 0.132

Path---( 5335 )
0.422FDCE \U_byte_count_module/counter_reg[3] 0.259LUT1 \counter[3]_i_4 0.043CARRY4 \counter_reg[3]_i_2 0.120

Path---( 5336 )
0.223FDCE \TX_DATA_DEL1_reg[43] 0.223

Path---( 5337 )
0.259FDCE \TX_DATA_VALID_DEL1_reg[0] 0.259

Path---( 5338 )
0.259FDCE \TX_DATA_DEL1_reg[56] 0.259

Path---( 5339 )
0.223FDCE \TX_DATA_DEL1_reg[8] 0.223

Path---( 5340 )
0.259FDCE \TX_DATA_DEL14_reg[63] 0.259

Path---( 5341 )
0.204FDCE \TX_DATA_DEL15_reg[38] 0.204

Path---( 5342 )
0.259FDCE \TX_DATA_REG_reg[45] 0.259

Path---( 5343 )
0.204FDCE \TX_DATA_DEL1_reg[0] 0.204

Path---( 5344 )
0.304FDCE \TX_DATA_DEL2_reg[40] 0.259LUT3 \store_tx_data[40]_i_1 0.045

Path---( 5345 )
0.302FDPE \TX_DATA_REG_reg[10] 0.259LUT6 \length_register[10]_i_1 0.043

Path---( 5346 )
0.259FDCE \TX_DATA_DEL1_reg[29] 0.259

Path---( 5347 )
0.259FDCE \TX_DATA_DEL1_reg[27] 0.259

Path---( 5348 )
0.474FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.215

Path---( 5349 )
0.223FDCE \TX_DATA_VALID_DEL14_reg[6] 0.223

Path---( 5350 )
0.312FDCE \TXD_PAUSE_DEL2_reg[6] 0.259LUT2 \shift_pause_data[6]_i_1 0.053

Path---( 5351 )
0.223FDCE \TX_DATA_DEL15_reg[8] 0.223

Path---( 5352 )
0.330FDCE \store_pause_frame_reg[2] 0.204LUT3 \DELAY_ACK[2]_i_1 0.126

Path---( 5353 )
0.223FDCE \tx_data_int_reg[3] 0.223

Path---( 5354 )
0.259FDCE \U_byte_count_module/counter_reg[4] 0.259

Path---( 5355 )
0.390FDCE \final_byte_count_reg[0] 0.223LUT2 \final_byte_count[0]_i_7 0.043CARRY4 \final_byte_count_reg[0]_i_2 0.124

Path---( 5356 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[4]_i_1 0.043

Path---( 5357 )
0.223FDCE \TX_DATA_REG_reg[35] 0.223

Path---( 5358 )
0.259FDCE \U_byte_count_module/counter_reg[12] 0.259

Path---( 5359 )
0.223FDCE \tx_data_int_reg[7] 0.223

Path---( 5360 )
0.223FDCE \TX_DATA_DEL15_reg[29] 0.223

Path---( 5361 )
0.259FDCE \TX_DATA_DEL2_reg[24] 0.259

Path---( 5362 )
0.302FDCE \pause_frame_counter_reg[2] 0.259LUT3 \pause_frame_counter[2]_i_1 0.043

Path---( 5363 )
0.259FDCE \U_byte_count_module/counter_reg[10] 0.259

Path---( 5364 )
0.223FDCE \TX_DATA_VALID_REG_reg[2] 0.223

Path---( 5365 )
0.302FDCE \store_tx_data_reg[19] 0.259LUT3 \store_tx_data[11]_i_1 0.043

Path---( 5366 )
0.223FDCE \final_byte_count_reg[7] 0.223

Path---( 5367 )
0.362FDRE \TX_DATA_DEL12_reg[0]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__62 0.126

Path---( 5368 )
0.204FDCE \TX_DATA_DEL15_reg[44] 0.204

Path---( 5369 )
0.259FDCE \TX_DATA_REG_reg[46] 0.259

Path---( 5370 )
0.360FDRE \TX_DATA_DEL12_reg[5]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_DEL12_reg_gate__57 0.124

Path---( 5371 )
0.223FDCE \final_byte_count_reg[4] 0.223

Path---( 5372 )
0.204FDCE \TX_DATA_VALID_DEL15_reg[6] 0.204

Path---( 5373 )
0.223FDCE \TX_DATA_DEL2_reg[36] 0.223

Path---( 5374 )
0.223FDCE \txstatplus_int_reg[3] 0.223

Path---( 5375 )
0.223FDCE \TX_DATA_DEL15_reg[14] 0.223

Path---( 5376 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[5] 0.223LUT6 \length_register[9]_i_1 0.043

Path---( 5377 )
0.223FDCE \final_byte_count_reg[5] 0.223

Path---( 5378 )
0.259FDCE \TX_DATA_DEL2_reg[62] 0.259

Path---( 5379 )
0.223FDCE \TX_DATA_DEL14_reg[46] 0.223

Path---( 5380 )
0.259FDCE \TX_DATA_DEL15_reg[18] 0.259

Path---( 5381 )
0.259FDCE \tx_data_int_reg[4] 0.259

Path---( 5382 )
0.259FDCE \TX_DATA_DEL15_reg[25] 0.259

Path---( 5383 )
0.266FDCE \apply_pause_delay_reg 0.223LUT3 \DELAY_ACK[2]_i_1 0.043

Path---( 5384 )
0.310FDCE \pause_frame_counter_reg[2] 0.259LUT4 \pause_frame_counter[3]_i_2 0.051

Path---( 5385 )
0.204FDCE \append_reg_reg_c_3 0.204

Path---( 5386 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[9] 0.223

Path---( 5387 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__52 0.043

Path---( 5388 )
0.223FDCE \TX_DATA_VALID_DEL2_reg[2] 0.223

Path---( 5389 )
0.259FDCE \TX_DATA_DEL15_reg[21] 0.259

Path---( 5390 )
0.259FDCE \tx_data_int_reg[5] 0.259

Path---( 5391 )
0.259FDCE \TX_DATA_DEL2_reg[47] 0.259

Path---( 5392 )
0.223FDCE \TX_DATA_VALID_DEL15_reg[3] 0.223

Path---( 5393 )
0.272FDCE \store_tx_data_reg[56] 0.223LUT3 \store_tx_data[48]_i_1 0.049

Path---( 5394 )
0.223FDCE \TX_DATA_DEL14_reg[62] 0.223

Path---( 5395 )
0.223FDCE \TX_DATA_DEL14_reg[13] 0.223

Path---( 5396 )
0.302FDCE \store_tx_data_reg[29] 0.259LUT3 \store_tx_data[21]_i_1 0.043

Path---( 5397 )
0.266FDRE \byte_count_stat_reg[10] 0.223LUT4 \txstatplus_int[15]_i_1 0.043

Path---( 5398 )
0.302FDCE \store_pause_frame_reg[11] 0.259LUT2 \DELAY_ACK[11]_i_1 0.043

Path---( 5399 )
0.223FDCE \TX_DATA_DEL1_reg[39] 0.223

Path---( 5400 )
0.259FDCE \TX_DATA_DEL2_reg[62] 0.259

Path---( 5401 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223

Path---( 5402 )
0.223FDCE \TX_DATA_DEL14_reg[17] 0.223

Path---( 5403 )
0.223FDCE \TX_DATA_DEL15_reg[7] 0.223

Path---( 5404 )
0.259FDCE \store_tx_data_reg[1] 0.259

Path---( 5405 )
0.311FDRE \byte_count_stat_reg[8] 0.259LUT4 \txstatplus_int[13]_i_1 0.052

Path---( 5406 )
0.223FDCE \store_tx_data_reg[0] 0.223

Path---( 5407 )
0.259FDCE \TX_DATA_VALID_DEL2_reg[5] 0.259

Path---( 5408 )
0.259FDCE \TX_DATA_DEL15_reg[61] 0.259

Path---( 5409 )
0.223FDCE \TX_DATA_DEL14_reg[54] 0.223

Path---( 5410 )
0.276FDCE \apply_pause_delay_reg 0.223LUT3 \DELAY_ACK[6]_i_1 0.053

Path---( 5411 )
0.223FDCE \TX_DATA_DEL14_reg[3] 0.223

Path---( 5412 )
0.266FDCE \transmit_pause_frame_del2_reg 0.223LUT4 \load_CRC8_i_1 0.043

Path---( 5413 )
0.266FDCE \set_pause_stats_reg 0.223LUT3 \set_pause_stats_i_1 0.043

Path---( 5414 )
0.259FDCE \TX_DATA_VALID_DEL1_reg[7] 0.259

Path---( 5415 )
0.223FDCE \TX_DATA_DEL14_reg[10] 0.223

Path---( 5416 )
0.370FDRE \TX_DATA_VALID_DEL12_reg[4]_append_reg_reg_c_8 0.236LUT2 \TX_DATA_VALID_DEL12_reg_gate__2 0.134

Path---( 5417 )
0.266FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[10]_i_1 0.043

Path---( 5418 )
0.223FDCE \TX_DATA_DEL14_reg[18] 0.223

Path---( 5419 )
0.223FDCE \TX_DATA_VALID_DEL14_reg[5] 0.223

Path---( 5420 )
0.266FDCE \TX_DATA_DEL2_reg[11] 0.223LUT3 \store_tx_data[11]_i_1 0.043

Path---( 5421 )
0.259FDPE \TX_DATA_REG_reg[1] 0.259

Path---( 5422 )
0.275FDCE \TXD_PAUSE_DEL2_reg[5] 0.223LUT2 \shift_pause_data[5]_i_1 0.052

Path---( 5423 )
0.223FDCE \TX_DATA_DEL2_reg[63] 0.223

Path---( 5424 )
0.259FDCE \tx_data_int_reg[1] 0.259

Path---( 5425 )
0.259FDCE \TX_DATA_DEL1_reg[53] 0.259

Path---( 5426 )
0.259FDCE \TX_DATA_VALID_DEL2_reg[7] 0.259

Path---( 5427 )
0.275FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__53 0.052

Path---( 5428 )
0.266FDCE \shift_pause_data_reg[0] 0.223LUT4 \TX_DATA_REG[0]_i_1 0.043

Path---( 5429 )
0.259FDCE \TX_DATA_REG_reg[60] 0.259

Path---( 5430 )
0.359FDCE \pause_frame_counter_reg[1] 0.236LUT6 \transmit_pause_frame_i_1 0.123

Path---( 5431 )
0.259FDPE \TX_DATA_REG_reg[50] 0.259

Path---( 5432 )
0.223FDCE \transmit_pause_frame_del2_reg 0.223

Path---( 5433 )
0.259FDCE \TX_DATA_DEL15_reg[49] 0.259

Path---( 5434 )
0.259FDCE \TX_DATA_DEL15_reg[28] 0.259

Path---( 5435 )
0.223FDCE \final_byte_count_reg[9] 0.223

Path---( 5436 )
0.223FDCE \TX_DATA_DEL15_reg[53] 0.223

Path---( 5437 )
0.223FDCE \TX_DATA_DEL1_reg[63] 0.223

Path---( 5438 )
0.223FDCE \final_byte_count_reg[6] 0.223

Path---( 5439 )
0.223FDCE \TX_DATA_DEL1_reg[48] 0.223

Path---( 5440 )
0.277FDCE \set_pause_stats_reg 0.223LUT3 \txstatplus_int[24]_i_1 0.054

Path---( 5441 )
0.223FDCE \shift_pause_valid_reg[0] 0.223

Path---( 5442 )
0.223FDCE \TX_DATA_DEL14_reg[12] 0.223

Path---( 5443 )
0.223FDCE \TX_DATA_DEL1_reg[36] 0.223

Path---( 5444 )
0.266FDCE \transmit_pause_frame_del3_reg 0.223LUT4 \load_CRC8_i_1 0.043

Path---( 5445 )
0.223FDCE \TX_DATA_DEL1_reg[40] 0.223

Path---( 5446 )
0.266FDRE \byte_count_stat_reg[11] 0.223LUT4 \txstatplus_int[16]_i_1 0.043

Path---( 5447 )
0.223FDCE \TX_DATA_DEL1_reg[16] 0.223

Path---( 5448 )
0.223FDCE \TX_DATA_DEL2_reg[56] 0.223

Path---( 5449 )
0.223FDCE \TX_DATA_DEL2_reg[63] 0.223

Path---( 5450 )
0.270FDCE \apply_pause_delay_reg 0.223LUT2 \DELAY_ACK[9]_i_1 0.047

Path---( 5451 )
0.259FDCE \TX_DATA_DEL1_reg[47] 0.259

Path---( 5452 )
0.223FDCE \TX_DATA_DEL14_reg[16] 0.223

Path---( 5453 )
0.223FDCE \TX_DATA_DEL15_reg[26] 0.223

Path---( 5454 )
0.223FDCE \TX_DATA_VALID_DEL14_reg[4] 0.223

Path---( 5455 )
0.266FDRE \byte_count_stat_reg[13] 0.223LUT4 \txstatplus_int[18]_i_2 0.043

Path---( 5456 )
0.266FDCE \U_CRC8/CRC_OUT_reg[23] 0.223LUT5 \CRC_OUT[31]_i_2__0 0.043

Path---( 5457 )
0.276FDCE \store_tx_data_reg[14] 0.223LUT3 \store_tx_data[6]_i_1 0.053

Path---( 5458 )
0.223FDCE \TX_DATA_DEL14_reg[24] 0.223

Path---( 5459 )
0.223FDCE \TX_DATA_DEL15_reg[59] 0.223

Path---( 5460 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[13] 0.223

Path---( 5461 )
0.359FDCE \pause_frame_counter_reg[1] 0.236LUT3 \pause_frame_counter[2]_i_1 0.123

Path---( 5462 )
0.359FDCE \store_tx_data_reg[36] 0.236LUT3 \store_tx_data[28]_i_1 0.123

Path---( 5463 )
0.223FDCE \TX_DATA_DEL1_reg[21] 0.223

Path---( 5464 )
0.223FDCE \TX_DATA_DEL1_reg[58] 0.223

Path---( 5465 )
0.416FDCE \U_byte_count_module/counter_reg[5] 0.259CARRY4 \counter_reg[3]_i_2 0.157

Path---( 5466 )
0.359FDCE \store_tx_data_reg[35] 0.236LUT3 \store_tx_data[27]_i_1 0.123

Path---( 5467 )
0.223FDCE \TX_DATA_DEL1_reg[52] 0.223

Path---( 5468 )
0.302FDCE \TX_DATA_REG_reg[11] 0.259LUT6 \length_register[11]_i_1 0.043

Path---( 5469 )
0.223FDCE \TX_DATA_DEL15_reg[56] 0.223

Path---( 5470 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[14] 0.223

Path---( 5471 )
0.259FDCE \TX_DATA_DEL1_reg[62] 0.259

Path---( 5472 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[12] 0.223

Path---( 5473 )
0.223FDCE \TX_DATA_DEL14_reg[56] 0.223

Path---( 5474 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[9]_i_1 0.043

Path---( 5475 )
0.223FDCE \TX_DATA_DEL14_reg[27] 0.223

Path---( 5476 )
0.223FDCE \TX_DATA_DEL1_reg[30] 0.223

Path---( 5477 )
0.223FDCE \TX_DATA_DEL1_reg[11] 0.223

Path---( 5478 )
0.313FDCE \TX_DATA_DEL2_reg[8] 0.259LUT3 \store_tx_data[8]_i_1 0.054

Path---( 5479 )
0.204FDCE \TX_DATA_DEL15_reg[34] 0.204

Path---( 5480 )
0.259FDCE \TX_DATA_DEL1_reg[22] 0.259

Path---( 5481 )
0.204FDCE \TX_DATA_DEL15_reg[41] 0.204

Path---( 5482 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[12]_i_1 0.043

Path---( 5483 )
0.367FDCE \pause_frame_counter_reg[1] 0.236LUT4 \pause_frame_counter[3]_i_2 0.131

Path---( 5484 )
0.204FDCE \store_tx_data_reg[6] 0.204

Path---( 5485 )
0.204FDRE \U_byte_count_module/BYTE_COUNTER_reg[15] 0.204

Path---( 5486 )
0.223FDCE \tx_data_int_reg[0] 0.223

Path---( 5487 )
0.363FDCE \pause_frame_counter_reg[1] 0.236LUT2 \pause_frame_counter[1]_i_1 0.127

Path---( 5488 )
0.223FDCE \append_reg_reg_c_7 0.223

Path---( 5489 )
0.223FDCE \TX_DATA_DEL1_reg[10] 0.223

Path---( 5490 )
0.223FDCE \TX_DATA_DEL1_reg[19] 0.223

Path---( 5491 )
0.274FDCE \TX_DATA_DEL2_reg[36] 0.223LUT3 \store_tx_data[36]_i_1 0.051

Path---( 5492 )
0.336FDCE \txstatplus_int_reg[19] 0.204LUT3 \txstatplus_int[19]_i_1 0.132

Path---( 5493 )
0.223FDCE \TX_DATA_DEL14_reg[45] 0.223

Path---( 5494 )
0.259FDCE \TX_DATA_DEL1_reg[32] 0.259

Path---( 5495 )
0.204FDCE \transmit_pause_frame_del_reg 0.204

Path---( 5496 )
0.223FDCE \TX_DATA_DEL14_reg[48] 0.223

Path---( 5497 )
0.223FDCE \store_tx_data_reg[3] 0.223

Path---( 5498 )
0.223FDCE \TX_DATA_DEL1_reg[33] 0.223

Path---( 5499 )
0.204FDCE \start_CRC8_reg 0.204

Path---( 5500 )
0.302FDCE \pause_frame_counter_reg[0] 0.259LUT1 \pause_frame_counter[0]_i_1 0.043

Path---( 5501 )
0.302FDCE \pause_frame_counter_reg[0] 0.259LUT3 \pause_frame_counter[2]_i_1 0.043

Path---( 5502 )
0.204FDCE \TX_DATA_DEL1_reg[15] 0.204

Path---( 5503 )
0.204FDCE \append_reg_reg_c_6 0.204

Path---( 5504 )
0.223FDCE \TX_DATA_DEL15_reg[52] 0.223

Path---( 5505 )
0.372FDCE \TX_DATA_DEL2_reg[38] 0.236LUT3 \store_tx_data[38]_i_1 0.136

Path---( 5506 )
0.259FDCE \TX_DATA_DEL2_reg[41] 0.259

Path---( 5507 )
0.223FDCE \TX_DATA_VALID_REG_reg[4] 0.223

Path---( 5508 )
0.223FDCE \TX_DATA_DEL14_reg[31] 0.223

Path---( 5509 )
0.223FDCE \TX_DATA_DEL14_reg[36] 0.223

Path---( 5510 )
0.329FDCE \transmit_pause_frame_del_reg 0.204LUT2 \append_start_pause_i_1 0.125

Path---( 5511 )
0.223FDCE \TX_DATA_VALID_DEL14_reg[7] 0.223

Path---( 5512 )
0.312FDCE \pause_frame_counter_reg[0] 0.259LUT4 \pause_frame_counter[3]_i_2 0.053

Path---( 5513 )
0.223FDCE \TX_DATA_VALID_REG_reg[3] 0.223

Path---( 5514 )
0.204FDCE \append_reg_reg_c_2 0.204

Path---( 5515 )
0.204FDCE \TX_DATA_DEL1_reg[7] 0.204

Path---( 5516 )
0.204FDCE \append_reg_reg_c 0.204

Path---( 5517 )
0.310FDCE \pause_frame_counter_reg[0] 0.259LUT2 \pause_frame_counter[1]_i_1 0.051

Path---( 5518 )
0.223FDCE \TX_DATA_DEL1_reg[17] 0.223

Path---( 5519 )
0.304FDCE \store_tx_data_reg[62] 0.259LUT3 \store_tx_data[54]_i_1 0.045

Path---( 5520 )
0.223FDCE \TX_DATA_DEL1_reg[51] 0.223

Path---( 5521 )
0.302FDCE \TXD_PAUSE_DEL2_reg[1] 0.259LUT2 \shift_pause_data[1]_i_1 0.043

Path---( 5522 )
0.266FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__57 0.043

Path---( 5523 )
0.338FDCE \transmit_pause_frame_del_reg 0.204LUT2 \transmit_pause_frame_valid_i_1 0.134

Path---( 5524 )
0.302FDSE \TX_DATA_VALID_DELAY_reg[0] 0.259LUT4 \TX_DATA_REG[0]_i_1 0.043

Path---( 5525 )
0.302FDCE \store_tx_data_reg[27] 0.259LUT3 \store_tx_data[19]_i_1 0.043

Path---( 5526 )
0.341FDCE \store_tx_data_reg[52] 0.204LUT3 \store_tx_data[44]_i_1 0.137

Path---( 5527 )
0.266FDCE \store_tx_data_reg[18] 0.223LUT3 \store_tx_data[10]_i_1 0.043

Path---( 5528 )
0.266FDCE \TXD_PAUSE_DEL1_reg[44] 0.223LUT2 \TXD_PAUSE_DEL1[44]_i_1 0.043

Path---( 5529 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[6] 0.223

Path---( 5530 )
0.266FDCE \TX_DATA_REG_reg[12] 0.223LUT6 \length_register[12]_i_1 0.043

Path---( 5531 )
0.204FDCE \TX_DATA_DEL1_reg[13] 0.204

Path---( 5532 )
0.204FDCE \append_reg_reg_c_0 0.204

Path---( 5533 )
0.314FDCE \TXD_PAUSE_DEL2_reg[4] 0.259LUT2 \shift_pause_data[4]_i_1 0.055

Path---( 5534 )
0.266FDCE \txstatplus_int_reg[3] 0.223LUT3 \txstatplus_int[3]_i_1 0.043

Path---( 5535 )
0.277FDCE \TXD_PAUSE_DEL1_reg[44] 0.223LUT2 \shift_pause_data[40]_i_1 0.054

Path---( 5536 )
0.277FDCE \append_reg_reg_c_8 0.223LUT2 \TX_DATA_DEL12_reg_gate__56 0.054

Path---( 5537 )
0.259FDPE \TX_DATA_REG_reg[49] 0.259

Path---( 5538 )
0.266FDCE \store_pause_frame_reg[15] 0.223LUT2 \DELAY_ACK[15]_i_2 0.043

Path---( 5539 )
0.204FDCE \TX_DATA_VALID_DEL15_reg[7] 0.204

Path---( 5540 )
0.266FDCE \transmit_pause_frame_reg 0.223LUT2 \append_start_pause_i_1 0.043

Path---( 5541 )
0.266FDCE \store_tx_data_reg[20] 0.223LUT3 \store_tx_data[12]_i_1 0.043

Path---( 5542 )
0.266FDCE \TX_DATA_REG_reg[38] 0.223LUT6 \length_register[6]_i_1 0.043

Path---( 5543 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[3] 0.223LUT6 \length_register[1]_i_1 0.043

Path---( 5544 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[10] 0.223

Path---( 5545 )
0.259FDCE \U_byte_count_module/counter_reg[15] 0.259

Path---( 5546 )
0.259FDCE \TX_DATA_DEL15_reg[22] 0.259

Path---( 5547 )
0.266FDCE \U_CRC8/CRC_OUT_reg[31] 0.223LUT6 \CRC_OUT[30]_i_1__0 0.043

Path---( 5548 )
0.223FDCE \TX_DATA_REG_reg[62] 0.223

Path---( 5549 )
0.259FDCE \TX_DATA_REG_reg[21] 0.259

Path---( 5550 )
0.223FDRE \U_byte_count_module/BYTE_COUNTER_reg[8] 0.223

Path---( 5551 )
0.259FDCE \TX_DATA_DEL1_reg[9] 0.259

Path---( 5552 )
0.266FDCE \apply_pause_delay_reg 0.223LUT3 \DELAY_ACK[1]_i_1 0.043

Path---( 5553 )
0.272FDCE \transmit_pause_frame_reg 0.223LUT2 \transmit_pause_frame_valid_i_1 0.049

Path---( 5554 )
0.259FDCE \TX_DATA_DEL14_reg[38] 0.259

Path---( 5555 )
0.223FDCE \TX_DATA_VALID_REG_reg[7] 0.223

Path---( 5556 )
0.223FDCE \TX_DATA_VALID_REG_reg[6] 0.223

Path---( 5557 )
0.259FDCE \U_byte_count_module/counter_reg[11] 0.259

Path---( 5558 )
0.223FDCE \TX_DATA_REG_reg[51] 0.223

Path---( 5559 )
0.223FDCE \TX_DATA_VALID_REG_reg[5] 0.223

Path---( 5560 )
0.223FDCE \TX_DATA_DEL15_reg[55] 0.223

Path---( 5561 )
0.223FDCE \TX_DATA_DEL14_reg[30] 0.223

Path---( 5562 )
0.270FDCE \apply_pause_delay_reg 0.223LUT3 \DELAY_ACK[7]_i_1 0.047

Path---( 5563 )
0.223FDCE \TX_DATA_DEL15_reg[9] 0.223

Path---( 5564 )
0.223FDCE \TX_DATA_DEL15_reg[60] 0.223

Path---( 5565 )
0.266FDCE \store_tx_data_reg[59] 0.223LUT3 \store_tx_data[51]_i_1 0.043

Path---( 5566 )
0.223FDCE \TX_DATA_DEL15_reg[54] 0.223

Path---( 5567 )
0.223FDCE \TX_DATA_DEL15_reg[35] 0.223

Path---( 5568 )
0.223FDCE \TX_DATA_DEL15_reg[63] 0.223

Path---( 5569 )
0.362FDCE \store_tx_data_reg[37] 0.236LUT3 \store_tx_data[29]_i_1 0.126

Path---( 5570 )
0.362FDCE \store_tx_data_reg[55] 0.236LUT3 \store_tx_data[47]_i_1 0.126

Path---( 5571 )
0.223FDCE \TX_DATA_DEL2_reg[56] 0.223

Path---( 5572 )
0.223FDCE \TX_DATA_DEL15_reg[58] 0.223

Path---( 5573 )
0.223FDCE \TX_DATA_DEL14_reg[39] 0.223

Path---( 5574 )
0.223FDCE \TX_DATA_DEL15_reg[4] 0.223

Path---( 5575 )
0.259FDCE \TX_DATA_DEL1_reg[24] 0.259

Path---( 5576 )
0.223FDCE \TX_DATA_DEL1_reg[6] 0.223

Path---( 5577 )
0.223FDCE \TX_DATA_VALID_DEL14_reg[1] 0.223

Path---( 5578 )
0.223FDCE \TX_DATA_DEL1_reg[25] 0.223

Path---( 5579 )
0.223FDCE \tx_data_int_reg[2] 0.223

Path---( 5580 )
0.360FDCE \store_tx_data_reg[33] 0.236LUT3 \store_tx_data[25]_i_1 0.124

Path---( 5581 )
0.223FDCE \TX_DATA_DEL1_reg[49] 0.223

Path---( 5582 )
0.266FDRE \U_byte_count_module/BYTE_COUNTER_reg[4] 0.223LUT6 \length_register[1]_i_1 0.043

Path---( 5583 )
0.266FDCE \transmit_pause_frame_reg 0.223LUT6 \shift_pause_valid[4]_i_1 0.043

Path---( 5584 )
0.259FDCE \TX_DATA_DEL1_reg[41] 0.259

Path---( 5585 )
0.259FDCE \TX_DATA_DEL1_reg[45] 0.259

Path---( 5586 )
0.259FDCE \TX_DATA_VALID_DEL1_reg[4] 0.259

Path---( 5587 )
0.259FDCE \TX_DATA_DEL1_reg[26] 0.259

Path---( 5588 )
0.259FDCE \TX_DATA_DEL1_reg[31] 0.259

Path---( 5589 )
0.368FDCE \TX_DATA_DEL2_reg[32] 0.236LUT3 \store_tx_data[32]_i_1 0.132

Path---( 5590 )
0.302FDCE \U_CRC8/CRC_OUT_reg[14] 0.259LUT5 \CRC_OUT[22]_i_1__0 0.043

Path---( 5591 )
0.223FDCE \TX_DATA_DEL15_reg[24] 0.223

Path---( 5592 )
0.223FDCE \TX_DATA_DEL15_reg[6] 0.223

Path---( 5593 )
0.223FDCE \TX_DATA_DEL15_reg[15] 0.223

Path---( 5594 )
0.273FDCE \store_tx_data_reg[17] 0.223LUT3 \store_tx_data[9]_i_1 0.050

Path---( 5595 )
0.223FDCE \TX_DATA_DEL15_reg[62] 0.223

Path---( 5596 )
0.364FDCE \store_tx_data_reg[49] 0.236LUT3 \store_tx_data[41]_i_1 0.128

Path---( 5597 )
0.223FDCE \TX_DATA_DEL1_reg[4] 0.223

Path---( 5598 )
0.302FDCE \TXD_PAUSE_DEL2_reg[14] 0.259LUT2 \shift_pause_data[14]_i_1 0.043

Path---( 5599 )
0.223FDCE \TX_DATA_VALID_REG_reg[0] 0.223

Path---( 5600 )
0.223FDCE \TX_DATA_DEL2_reg[61] 0.223

Path---( 5601 )
0.223FDCE \TX_DATA_DEL1_reg[42] 0.223

Path---( 5602 )
0.339FDCE \store_tx_data_valid_reg[4] 0.204LUT3 \store_tx_data_valid[3]_i_1 0.135

Path---( 5603 )
0.330FDCE \frame_start_del_reg 0.204LUT4 \load_CRC8_i_1 0.126

Path---( 5604 )
0.266FDSE \TX_DATA_VALID_DELAY_reg[2] 0.223LUT6 \TX_DATA_REG[2]_i_1 0.043

Path---( 5605 )
0.274FDCE \store_tx_data_reg[57] 0.223LUT3 \store_tx_data[49]_i_1 0.051

Path---( 5606 )
0.259FDCE \TX_DATA_DEL1_reg[44] 0.259

Path---( 5607 )
0.259FDCE \TX_DATA_DEL1_reg[20] 0.259

Path---( 5608 )
0.259FDCE \TX_DATA_DEL1_reg[18] 0.259

Path---( 5609 )
0.223FDCE \transmit_pause_frame_reg 0.223

Path---( 5610 )
0.259FDCE \TX_DATA_DEL1_reg[54] 0.259

Path---( 5611 )
0.259FDCE \TX_DATA_DEL1_reg[23] 0.259

Path---( 5612 )
0.259FDCE \TX_DATA_DEL1_reg[35] 0.259

Path---( 5613 )
0.223FDCE \TX_DATA_DEL1_reg[28] 0.223

Path---( 5614 )
0.223FDCE \TX_DATA_DEL1_reg[37] 0.223

Path---( 5615 )
0.223FDCE \TX_DATA_DEL14_reg[47] 0.223

Path---( 5616 )
0.223FDCE \TX_DATA_DEL1_reg[3] 0.223

Path---( 5617 )
0.223FDCE \TX_DATA_DEL1_reg[12] 0.223

Path---( 5618 )
0.223FDCE \TX_DATA_DEL14_reg[40] 0.223

Path---( 5619 )
0.223FDCE \TX_DATA_DEL1_reg[1] 0.223

Path---( 5620 )
0.223FDCE \shift_pause_valid_reg[4] 0.223

Path---( 5621 )
0.223FDCE \TX_DATA_DEL1_reg[55] 0.223

Path---( 5622 )
0.223FDCE \TX_DATA_DEL1_reg[5] 0.223

Path---( 5623 )
0.223FDCE \TX_DATA_VALID_DEL1_reg[6] 0.223

Path---( 5624 )
0.223FDCE \TX_DATA_DEL1_reg[14] 0.223

Path---( 5625 )
0.266FDCE \U_CRC8/CRC_OUT_reg[22] 0.223LUT6 \CRC_OUT[30]_i_1__0 0.043

Path---( 5626 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5627 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5628 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5629 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5630 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5631 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5632 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5633 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5634 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5635 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5636 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5637 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5638 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5639 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5640 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5641 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5642 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5643 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5644 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5645 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5646 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5647 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5648 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5649 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5650 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5651 )
0.272FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT2 \counter[3]_i_3 0.049

Path---( 5652 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5653 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5654 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5655 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5656 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5657 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5658 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5659 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5660 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5661 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5662 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5663 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5664 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5665 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5666 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5667 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5668 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5669 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5670 )
0.266FDCE \U_ACK_CNT/tx_ack_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5671 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5672 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5673 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5674 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5675 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5676 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5677 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5678 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5679 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5680 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5681 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5682 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5683 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5684 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5685 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5686 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5687 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5688 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5689 )
0.266FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043

Path---( 5690 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5691 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5692 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5693 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5694 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5695 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5696 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5697 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5698 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5699 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5700 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5701 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5702 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5703 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5704 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5705 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5706 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5707 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5708 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5709 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5710 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5711 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5712 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5713 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5714 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5715 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5716 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5717 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5718 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5719 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5720 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5721 )
0.266FDCE \append_start_pause_reg 0.223LUT3 \CRC_OUT[31]_i_3 0.043

Path---( 5722 )
0.309FDCE \reset_tx_int_reg 0.223LUT2 \start_count_reg_i_2 0.043LUT3 \U_ACK_CNT/start_count_reg/L3_1 0.043

Path---( 5723 )
0.336LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \tx_ack_i_1 0.0430.342

Path---( 5724 )
0.342LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \counter[0]_i_1 0.0490.342

Path---( 5725 )
0.342LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \counter[0]_i_1 0.0490.342

Path---( 5726 )
0.342LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \counter[0]_i_1 0.0490.342

Path---( 5727 )
0.342LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \counter[0]_i_1 0.0490.342

Path---( 5728 )
0.342LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \counter[0]_i_1 0.0490.342

Path---( 5729 )
0.342LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \counter[0]_i_1 0.0490.342

Path---( 5730 )
0.342LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \counter[0]_i_1 0.0490.342

Path---( 5731 )
0.342LDCE \U_ACK_CNT/start_count_reg/L7 0.293LUT2 \counter[0]_i_1 0.0490.336
