// Seed: 753451373
`default_nettype wire
module module_0;
  assign id_0 = id_0;
  logic   id_1;
  logic   id_2 = id_1;
  supply1 id_3;
  generate
    assign id_3[1] = id_3;
    assign id_2 = 1 ? ~id_1 : 1;
  endgenerate
endmodule
