// Seed: 2070342926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_15 = 1'd0;
  assign id_2 = 1;
  assign id_8 = id_2;
  wire id_16;
  assign module_1.id_14 = 0;
  tri0 id_17 = 1;
  wire id_18;
endmodule
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input tri0 module_1,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13,
    input uwire id_14,
    output uwire id_15
    , id_24,
    output wire id_16,
    output supply0 id_17,
    input wand id_18,
    output tri id_19,
    input tri1 id_20,
    output logic id_21,
    input supply1 id_22
);
  wire id_25;
  wire id_26;
  always @* begin : LABEL_0
    id_21 <= 1;
    id_19 = 1;
  end
  module_0 modCall_1 (
      id_26,
      id_24,
      id_26,
      id_26,
      id_24,
      id_25,
      id_26,
      id_25,
      id_24,
      id_24,
      id_26,
      id_24,
      id_26,
      id_24
  );
endmodule
