Data_For_RDAFlowver5.0
	top level╦к
topv
LinkDesign_Blackboxes
sys_clk	clk_wiz_0"
input_cdc_fifofifo_generator_1#
output_cdc_fifofifo_generator_1ю3
synthFileNamesJ
10DC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdG
11AC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdK
12EC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdI
13CC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdI
14CC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdF
20@C:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDSUB_MACRO.vM
15GC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdH
21BC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.vH
16BC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdK
22EC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vC
17=C:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/MACC_MACRO.vhdC
18=C:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/MULT_MACRO.vhdH
23BC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
19AC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/ADDMACC_MACRO.vL
24FC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vJ
25DC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.vD
30>C:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames64J
26DC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vJ
31DC:/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/retarget/MULT18X18.vhd=
18C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_VCOMP.vhdN
27HC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vK
32EC:/Xilinx/Vivado/2023.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhd<
27C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_VPKG.vhdI
28CC:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v@
33:C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:
35C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.vD
29>C:/Xilinx/Vivado/2023.2/data/verilog/src/unimacro/MACC_MACRO.vF
34@C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv=
48C:/Xilinx/Vivado/2023.2/scripts/rt/data/internal_cells.vУ
35МC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/src/send_recieve_module.svЩ
40ТC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/simd_4x12b_dsp.vhd3
5.C:/Xilinx/Vivado/2023.2/scripts/rt/data/BUFT.vн
36жC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/.Xil/Vivado-19000-DESKTOP-U9NB2CD/realtime/clk_wiz_0_stub.vhdlР
41ЙC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/dct1d.vhdF
6AC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd┤
37нC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/.Xil/Vivado-19000-DESKTOP-U9NB2CD/realtime/fifo_generator_1_stub.vhdlУ
42МC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/sipo_reg.vhdE
7@C:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/ADDMACC_MACRO.vhd7
381C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhdШ
43СC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/pixel_divider.vhdD
8?C:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdб
39ЪC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/imports/new/data_delay_reg.vhdФ
44НC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/transpose.vhd{
50uC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/top.vhdF
9AC:/Xilinx/Vivado/2023.2/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdЭ
45ЦC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/quantization_table.vhdП
51ИC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/2008/src/std_logic_1164_2008.vhdФ
46НC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/quantizer.vhdЙ
52ВC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/2008/src/standard_2008.vhdЫ
47ФC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/image_compressor.vhdЗ
53АC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/2008/src/textio_2008.vhdЪ
48УC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/imports/sources_1/new/multi_core_test.vhdМ
54ЕC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/2008/src/numeric_std_2008.vhdЙ
49ВC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.srcs/sources_1/new/ultra_ram_buffer.vhdГ
60}C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/1993/src/syn_unsi.vhdГ
55}C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/1993/src/timing_p.vhdГ
61}C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/1993/src/syn_sign.vhdГ
56}C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/1993/src/timing_b.vhdЕ
62C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/2008/src/math_real.vhdlГ
57}C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/1993/src/prmtvs_p.vhdЛ
63ДC:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/2008/src/math_real-body.vhdlГ
58}C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/1993/src/prmtvs_b.vhdГ
59}C:/Users/johnh/Desktop/DICE/Hardware/FPGA/comp_tst/usb_compressor_test/usb_compressor_test.runs/synth_1/1993/src/syn_arit.vhdши

synthStatsn
shallowRAMWithAttribute2
L57
M	extram__2
F490
O+"top/ultra_ram_pixel_output_buffer/mem_reg"n
shallowRAMWithAttribute2
L57
M	extram__3
F490
O+"top/ultra_ram_pixel_output_buffer/mem_reg"Ы
asyncResetRegAtDSPOutput
L71
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp1_add /\simd_add.b0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp1_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L73
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp1_add /\simd_add.b1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L72
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp1_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L75
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp1_add /\simd_add.b2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L74
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp1_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L77
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp1_add /\simd_add.b3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L76
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp1_add /\simd_add.a3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L106
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp2_sub /\simd_sub.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L105
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp2_sub /\simd_sub.a0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L108
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp2_sub /\simd_sub.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L107
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp2_sub /\simd_sub.a1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L110
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp2_sub /\simd_sub.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L109
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp2_sub /\simd_sub.a2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L112
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp2_sub /\simd_sub.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L111
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp2_sub /\simd_sub.a3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.a1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.a1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.b1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.a0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.a0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp3_add /\simd_add.b0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.b2_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.b2_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\col_dct/dsp4_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L71
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L73
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L72
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L75
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L75
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.b2_r_reg[11] Ы
asyncResetRegAtDSPOutput
L74
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L77
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L77
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.b3_r_reg[11] Ы
asyncResetRegAtDSPOutput
L76
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp1_add /\simd_add.a3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L106
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.b0_r_reg[0] Э
asyncResetRegAtDSPOutput
L106
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.b0_r_reg[11] Ь
asyncResetRegAtDSPOutput
L105
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.a0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L108
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.b1_r_reg[0] Э
asyncResetRegAtDSPOutput
L108
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.b1_r_reg[11] Ь
asyncResetRegAtDSPOutput
L107
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.a1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L110
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.b2_r_reg[0] Э
asyncResetRegAtDSPOutput
L110
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.b2_r_reg[11] Ь
asyncResetRegAtDSPOutput
L109
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.a2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L112
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.b3_r_reg[0] Э
asyncResetRegAtDSPOutput
L112
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.b3_r_reg[11] Ь
asyncResetRegAtDSPOutput
L111
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp2_sub /\simd_sub.a3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.a3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.b3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.a2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.b2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.b2_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.b3_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp3_add /\simd_add.a3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.b3_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.a3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.b3_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[0].channel_inst /\row_dct/dsp4_add /\simd_add.a3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L71
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp1_add /\simd_add.b0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp1_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L73
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp1_add /\simd_add.b1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L72
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp1_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L75
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp1_add /\simd_add.b2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L74
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp1_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L77
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp1_add /\simd_add.b3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L76
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp1_add /\simd_add.a3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L106
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp2_sub /\simd_sub.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L105
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp2_sub /\simd_sub.a0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L108
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp2_sub /\simd_sub.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L107
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp2_sub /\simd_sub.a1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L110
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp2_sub /\simd_sub.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L109
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp2_sub /\simd_sub.a2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L112
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp2_sub /\simd_sub.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L111
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp2_sub /\simd_sub.a3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.a1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.a1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.b1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.a0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.a0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp3_add /\simd_add.b0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.b2_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.b2_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\col_dct/dsp4_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L71
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L73
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L72
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L75
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.b2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L75
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.b2_r_reg[11] Ы
asyncResetRegAtDSPOutput
L74
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.a2_r_reg[0] Ы
asyncResetRegAtDSPOutput
L77
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L77
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.b3_r_reg[11] Ы
asyncResetRegAtDSPOutput
L76
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp1_add /\simd_add.a3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L106
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.b0_r_reg[0] Э
asyncResetRegAtDSPOutput
L106
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.b0_r_reg[11] Ь
asyncResetRegAtDSPOutput
L105
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.a0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L108
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.b1_r_reg[0] Э
asyncResetRegAtDSPOutput
L108
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.b1_r_reg[11] Ь
asyncResetRegAtDSPOutput
L107
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.a1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L110
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.b2_r_reg[0] Э
asyncResetRegAtDSPOutput
L110
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.b2_r_reg[11] Ь
asyncResetRegAtDSPOutput
L109
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.a2_r_reg[0] Ь
asyncResetRegAtDSPOutput
L112
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.b3_r_reg[0] Э
asyncResetRegAtDSPOutput
L112
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.b3_r_reg[11] Ь
asyncResetRegAtDSPOutput
L111
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp2_sub /\simd_sub.a3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.b1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.a1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.a1_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.a1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.b1_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.a0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.a0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp3_add /\simd_add.b0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L71
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.b0_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.b0_r_reg[0] Ь
asyncResetRegAtDSPOutput
L73
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.b1_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.a0_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.b3_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.a3_r_reg[0] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.b3_r_reg[0] Ь
asyncResetRegAtDSPOutput
L70
Mnullname
F40_
OZ\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.b3_r_reg[11] Ы
asyncResetRegAtDSPOutput
L70
Mnullname
F40^
OY\compression_core/gen_channels[1].channel_inst /\row_dct/dsp4_add /\simd_add.a3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/simd_add.out0_reg[0] Ш
asyncResetRegAtDSPOutput
L113
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp2_sub/simd_sub.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp3_add/simd_add.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp4_add/simd_add.out0_reg[3] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp1_add/simd_add.out0_reg[0] Ш
asyncResetRegAtDSPOutput
L113
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/simd_sub.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp3_add/simd_add.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp4_add/simd_add.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/simd_add.out0_reg[0] Ш
asyncResetRegAtDSPOutput
L113
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp2_sub/simd_sub.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp3_add/simd_add.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp4_add/simd_add.out0_reg[3] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/simd_add.out0_reg[0] Ш
asyncResetRegAtDSPOutput
L113
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp2_sub/simd_sub.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L78
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/simd_add.out0_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/simd_add.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/simd_add.b3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/simd_add.b2_r_reg[6] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/simd_add.a3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp3_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L73
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp3_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp3_add/simd_add.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp4_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L73
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp4_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/col_dct/dsp4_add/simd_add.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/simd_sub.b3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/simd_sub.b2_r_reg[6] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/simd_sub.a3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/simd_sub.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/simd_sub.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/simd_sub.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp3_add/simd_add.a3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L73
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp3_add/simd_add.b3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp4_add/simd_add.b1_r_reg[0] Ч
asyncResetRegAtDSPOutput
L73
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp4_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[0].channel_inst/row_dct/dsp4_add/simd_add.a1_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/simd_add.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/simd_add.b3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/simd_add.b2_r_reg[6] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F41Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/simd_add.a3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp3_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L73
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp3_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp3_add/simd_add.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp4_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L73
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp4_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/col_dct/dsp4_add/simd_add.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/simd_add.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/simd_add.b3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/simd_add.b2_r_reg[6] Ч
asyncResetRegAtDSPOutput
L34
Mnullname
F47Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/simd_add.a3_r_reg[0] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L73
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/simd_add.a0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/simd_add.b0_r_reg[0] Ч
asyncResetRegAtDSPOutput
L73
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/simd_add.b1_r_reg[6] Ч
asyncResetRegAtDSPOutput
L70
Mnullname
F40Z
OU\compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/simd_add.a0_r_reg[0] ▒G
ElaboratedNamesForRQSЧG
DSP_RAM▐
790539╙ {compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_data_adjusted_reg[1]0_i} {compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_data_adjusted_reg[1]0_i} М
610308Б {compression_core/gen_channels[0].channel_inst/done_o_i__0} {compression_core/gen_channels[0].channel_inst/enable_ce_counter_i} {compression_core/gen_channels[1].channel_inst/done_o_i__0} {compression_core/gen_channels[1].channel_inst/enable_ce_counter_i} ░
524295е {compression_core/gen_channels[0].channel_inst/col_dct/dsp2_sub/out10_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/out10_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp2_sub/out10_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp2_sub/out10_i} ╓
806923╦ {compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_data_adjusted[5]0_i} {compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_data_adjusted[5]0_i} 3
233484) {ultra_ram_pixel_output_buffer/mem_reg} °
376839э {compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/out00_i} {compression_core/gen_channels[0].channel_inst/col_dct/dsp3_add/out00_i} {compression_core/gen_channels[0].channel_inst/col_dct/dsp4_add/out00_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp1_add/out00_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp3_add/out00_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp4_add/out00_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/out00_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp3_add/out00_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp4_add/out00_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/out00_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/out00_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/out00_i} ╓
794635╦ {compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_data_adjusted[2]0_i} {compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_data_adjusted[2]0_i} ░
528391е {compression_core/gen_channels[0].channel_inst/col_dct/dsp2_sub/out20_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/out20_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp2_sub/out20_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp2_sub/out20_i} 
2150400 {plusOp_i} ▐
798731╙ {compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_data_adjusted_reg[3]0_i} {compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_data_adjusted_reg[3]0_i} ╓
921611╦ {compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_data_adjusted[6]0_i} {compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_data_adjusted[6]0_i} °
380935э {compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/out10_i} {compression_core/gen_channels[0].channel_inst/col_dct/dsp3_add/out10_i} {compression_core/gen_channels[0].channel_inst/col_dct/dsp4_add/out10_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp1_add/out10_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp3_add/out10_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp4_add/out10_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/out10_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp3_add/out10_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp4_add/out10_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/out10_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/out10_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/out10_i} 
1773568 {counter0_i} о
339973г {compression_core/gen_channels[0].channel_inst/input_sipo_reg/data_o_i} {compression_core/gen_channels[0].channel_inst/input_sipo_reg/valid_o_i} {compression_core/gen_channels[1].channel_inst/input_sipo_reg/data_o_i} {compression_core/gen_channels[1].channel_inst/input_sipo_reg/valid_o_i} Ь
352261С {compression_core/gen_channels[0].channel_inst/input_sipo_reg/plusOp_i} {compression_core/gen_channels[1].channel_inst/input_sipo_reg/plusOp_i} в
577545Ч {compression_core/gen_channels[0].channel_inst/pixel_transpose/bank_sel_i} {compression_core/gen_channels[1].channel_inst/pixel_transpose/bank_sel_i} О
995332Г {compression_core/gen_channels[0].channel_inst/transpose_ce_x_i} {compression_core/gen_channels[1].channel_inst/transpose_ce_x_i} ▐
786443╙ {compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_data_adjusted_reg[0]0_i} {compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_data_adjusted_reg[0]0_i} (
1777664 {plusOp_i__0} {plusOp_i__1}  
1486848 {core_data_valid_i} °
385031э {compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/out20_i} {compression_core/gen_channels[0].channel_inst/col_dct/dsp3_add/out20_i} {compression_core/gen_channels[0].channel_inst/col_dct/dsp4_add/out20_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp1_add/out20_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp3_add/out20_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp4_add/out20_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/out20_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp3_add/out20_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp4_add/out20_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/out20_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/out20_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/out20_i} ░
532487е {compression_core/gen_channels[0].channel_inst/col_dct/dsp2_sub/out30_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/out30_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp2_sub/out30_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp2_sub/out30_i} ╝
593926▒ {compression_core/gen_channels[0].channel_inst/col_dct/layer_2_tmp_x0_i__1} {compression_core/gen_channels[0].channel_inst/row_dct/layer_2_tmp_x0_i__1} {compression_core/gen_channels[1].channel_inst/col_dct/layer_2_tmp_x0_i__1} {compression_core/gen_channels[1].channel_inst/row_dct/layer_2_tmp_x0_i__1} 
1900544 {uram_addr2_i__0} Т
438282З {compression_core/gen_channels[0].channel_inst/quantizer/plusOp_i} {compression_core/gen_channels[1].channel_inst/quantizer/plusOp_i} ▐
815115╙ {compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_data_adjusted_reg[7]0_i} {compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_data_adjusted_reg[7]0_i} ж
593929Ы {compression_core/gen_channels[0].channel_inst/pixel_transpose/counter_x0_i} {compression_core/gen_channels[1].channel_inst/pixel_transpose/counter_x0_i} Б
630788w {compression_core/gen_channels[0].channel_inst/counter0_i} {compression_core/gen_channels[1].channel_inst/counter0_i} 
1933312 {counter20_i} 
1474560 {counter0_i__0} З
983044} {compression_core/gen_channels[0].channel_inst/counter0_i__0} {compression_core/gen_channels[1].channel_inst/counter0_i__0} °
389127э {compression_core/gen_channels[0].channel_inst/col_dct/dsp1_add/out30_i} {compression_core/gen_channels[0].channel_inst/col_dct/dsp3_add/out30_i} {compression_core/gen_channels[0].channel_inst/col_dct/dsp4_add/out30_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp1_add/out30_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp3_add/out30_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp4_add/out30_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp1_add/out30_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp3_add/out30_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp4_add/out30_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp1_add/out30_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp3_add/out30_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp4_add/out30_i} ╝
598022▒ {compression_core/gen_channels[0].channel_inst/col_dct/layer_2_tmp_x0_i__2} {compression_core/gen_channels[0].channel_inst/row_dct/layer_2_tmp_x0_i__2} {compression_core/gen_channels[1].channel_inst/col_dct/layer_2_tmp_x0_i__2} {compression_core/gen_channels[1].channel_inst/row_dct/layer_2_tmp_x0_i__2} ░
520199е {compression_core/gen_channels[0].channel_inst/col_dct/dsp2_sub/out00_i} {compression_core/gen_channels[0].channel_inst/row_dct/dsp2_sub/out00_i} {compression_core/gen_channels[1].channel_inst/col_dct/dsp2_sub/out00_i} {compression_core/gen_channels[1].channel_inst/row_dct/dsp2_sub/out00_i} ╓
802827╦ {compression_core/gen_channels[0].channel_inst/quantizer/quantization_table/ram_data_adjusted[4]0_i} {compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_data_adjusted[4]0_i} m
blackBoxInfo
sys_clk	clk_wiz_0"
input_cdc_fifofifo_generator_1#
output_cdc_fifofifo_generator_1╦
synth_design
isIncremental0
Runtime1
Threads used2Э
argsФ-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  top -part  xcku3p-ffva676-2-i 
resynthPerc0.00
Cputime0
blackBoxPercinf
	directive Ю
synth_design_metrics$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault-1
	smallSrls360
srlsWithResetLogic283
shallowRAMWithAttribute2
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0
RQS_Results