/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [3:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [13:0] celloutsig_0_13z;
  reg [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [19:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [34:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [31:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_3z;
  assign celloutsig_0_69z = celloutsig_0_3z ? celloutsig_0_7z[0] : celloutsig_0_19z;
  assign celloutsig_0_70z = celloutsig_0_13z[10] ? celloutsig_0_24z : celloutsig_0_43z;
  assign celloutsig_1_4z = _00_ ? celloutsig_1_2z[4] : celloutsig_1_2z[10];
  assign celloutsig_0_15z = celloutsig_0_2z[2] ? celloutsig_0_4z[13] : celloutsig_0_3z;
  assign celloutsig_1_0z = !(in_data[159] ? in_data[162] : in_data[191]);
  assign celloutsig_0_38z = { celloutsig_0_27z[5], celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_27z } + { celloutsig_0_4z[22:18], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_1_2z = { in_data[131:122], celloutsig_1_0z } + { in_data[146:137], celloutsig_1_1z };
  assign celloutsig_1_13z = { _01_[3:1], celloutsig_1_0z } + { celloutsig_1_7z[7:5], celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_11z + { celloutsig_1_11z[3:0], celloutsig_1_17z };
  assign celloutsig_1_19z = { celloutsig_1_16z[2:1], celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_9z } + { celloutsig_1_16z[2:1], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_7z[3:1], celloutsig_0_0z } + celloutsig_0_4z[3:0];
  assign celloutsig_0_26z = { celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_18z } + { in_data[93:84], celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_16z[6:3], celloutsig_0_23z, celloutsig_0_20z } + { celloutsig_0_7z[3], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_32z = { celloutsig_0_22z[4:3], celloutsig_0_12z, celloutsig_0_31z } + celloutsig_0_14z[12:6];
  reg [3:0] _19_;
  always_ff @(posedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 4'h0;
    else _19_ <= { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_0z };
  assign { _02_[3:1], _00_ } = _19_;
  reg [3:0] _20_;
  always_ff @(posedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= celloutsig_1_2z[4:1];
  assign { _01_[3:1], _03_[0] } = _20_;
  assign celloutsig_0_5z = celloutsig_0_4z[16:10] / { 1'h1, in_data[19:14] };
  assign celloutsig_0_25z = { in_data[51:44], celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_23z } / { 1'h1, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_16z[5:2], celloutsig_0_16z[3:2], celloutsig_0_3z, celloutsig_0_11z } == { celloutsig_0_16z[8:2], celloutsig_0_16z[3] };
  assign celloutsig_0_0z = in_data[21:16] > in_data[8:3];
  assign celloutsig_1_9z = celloutsig_1_6z[15:9] > celloutsig_1_6z[18:12];
  assign celloutsig_1_10z = in_data[129:110] > celloutsig_1_6z[28:9];
  assign celloutsig_0_3z = { in_data[34:28], celloutsig_0_0z } && in_data[8:1];
  assign celloutsig_1_17z = { in_data[143:140], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z, _01_[3:1], _03_[0] } && { celloutsig_1_13z[1:0], celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_14z };
  assign celloutsig_0_8z = ! { celloutsig_0_2z[3:2], celloutsig_0_2z[3:2] };
  assign celloutsig_0_23z = in_data[90:85] < { in_data[94:90], celloutsig_0_8z };
  assign celloutsig_1_14z = celloutsig_1_9z & ~(celloutsig_1_11z[2]);
  assign celloutsig_0_20z = celloutsig_0_3z & ~(celloutsig_0_13z[4]);
  assign celloutsig_0_24z = celloutsig_0_8z & ~(celloutsig_0_13z[3]);
  assign celloutsig_0_43z = celloutsig_0_13z[5:0] !== { celloutsig_0_38z[12:9], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_12z = { celloutsig_1_7z[8:4], celloutsig_1_7z[7], celloutsig_1_4z, celloutsig_1_0z } !== { celloutsig_1_11z[0], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_5z[4:1], celloutsig_0_0z } !== in_data[27:23];
  assign celloutsig_0_33z = { celloutsig_0_32z[6:1], celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_20z } !== { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_16z[9:2], celloutsig_0_16z[3:2] };
  assign celloutsig_1_6z = ~ { in_data[169:149], celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[44:10] | { in_data[66:36], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_31z = celloutsig_0_22z[4:1] | { celloutsig_0_26z[8:6], celloutsig_0_0z };
  assign celloutsig_1_1z = ~^ { in_data[104:98], celloutsig_1_0z };
  assign celloutsig_0_18z = ~^ { in_data[95:83], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_8z = ^ { in_data[177:172], celloutsig_1_0z };
  assign celloutsig_0_12z = ^ { celloutsig_0_4z[6], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_5z[6:3], celloutsig_0_3z } << { celloutsig_0_14z[12:10], celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_4z[13:11], celloutsig_0_3z } - { celloutsig_0_5z[6:4], celloutsig_0_6z };
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_14z, _02_[3:1], _00_, celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_2z[5:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_22z = { celloutsig_0_21z[3:0], celloutsig_0_3z } - { celloutsig_0_2z[2], celloutsig_0_2z[3:2], celloutsig_0_2z[3:2] };
  assign celloutsig_0_1z = ~((in_data[6] & in_data[95]) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_11z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_11z = { celloutsig_1_7z[5:4], celloutsig_1_7z[7], celloutsig_1_9z, celloutsig_1_10z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_13z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_4z[13:1], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_14z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_14z = { in_data[89:79], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_2z[3:2] = ~ { celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_1_7z[7:4], celloutsig_1_7z[8] } = ~ { _01_[3:1], _03_[0], celloutsig_1_0z };
  assign { celloutsig_0_16z[3:2], celloutsig_0_16z[9:4] } = ~ { celloutsig_0_2z[3:2], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_3z };
  assign _01_[0] = celloutsig_1_0z;
  assign _02_[0] = _00_;
  assign _03_[3:1] = _01_[3:1];
  assign celloutsig_0_16z[1:0] = celloutsig_0_16z[3:2];
  assign celloutsig_0_2z[1:0] = celloutsig_0_2z[3:2];
  assign celloutsig_1_7z[3:0] = celloutsig_1_7z[7:4];
  assign { out_data[132:128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
