
g031k8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d338  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a88  0800d3f8  0800d3f8  0000e3f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800de80  0800de80  0000f4d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800de80  0800de80  0000ee80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800de88  0800de88  0000f4d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800de88  0800de88  0000ee88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800de8c  0800de8c  0000ee8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004d4  20000000  0800de90  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          000008ac  200004d4  0800e364  0000f4d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d80  0800e364  0000fd80  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f4d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002139c  00000000  00000000  0000f4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ad5  00000000  00000000  00030898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001908  00000000  00000000  00035370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001359  00000000  00000000  00036c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001626c  00000000  00000000  00037fd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000880a  00000000  00000000  0004e23d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00056a47  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005934  00000000  00000000  00056a8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000054  00000000  00000000  0005c3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200004d4 	.word	0x200004d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d3cc 	.word	0x0800d3cc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200004d8 	.word	0x200004d8
 8000104:	0800d3cc 	.word	0x0800d3cc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <Initialise_Preset_Arrays>:
volatile enum Validate user_presets_used_array[NUM_PRESETS] = {(enum Validate)NO};

volatile uint8_t CC_array[5] = {0};

//FUNCTION DEFINITIONS
uint8_t Initialise_Preset_Arrays(void){
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0

	for(uint8_t i = 0; i < sizeof(factory_presets_array); i++){
 8000452:	1dfb      	adds	r3, r7, #7
 8000454:	2200      	movs	r2, #0
 8000456:	701a      	strb	r2, [r3, #0]
 8000458:	e047      	b.n	80004ea <Initialise_Preset_Arrays+0x9e>

		if(i == 0){
 800045a:	1dfb      	adds	r3, r7, #7
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d10c      	bne.n	800047c <Initialise_Preset_Arrays+0x30>
			factory_presets_array[i] = &factory_preset_0;
 8000462:	1dfb      	adds	r3, r7, #7
 8000464:	781a      	ldrb	r2, [r3, #0]
 8000466:	4b25      	ldr	r3, [pc, #148]	@ (80004fc <Initialise_Preset_Arrays+0xb0>)
 8000468:	0092      	lsls	r2, r2, #2
 800046a:	4925      	ldr	r1, [pc, #148]	@ (8000500 <Initialise_Preset_Arrays+0xb4>)
 800046c:	50d1      	str	r1, [r2, r3]
			user_presets_array[i] = &user_preset_0;
 800046e:	1dfb      	adds	r3, r7, #7
 8000470:	781a      	ldrb	r2, [r3, #0]
 8000472:	4b24      	ldr	r3, [pc, #144]	@ (8000504 <Initialise_Preset_Arrays+0xb8>)
 8000474:	0092      	lsls	r2, r2, #2
 8000476:	4924      	ldr	r1, [pc, #144]	@ (8000508 <Initialise_Preset_Arrays+0xbc>)
 8000478:	50d1      	str	r1, [r2, r3]
 800047a:	e031      	b.n	80004e0 <Initialise_Preset_Arrays+0x94>
		}
		else if(i == 1){
 800047c:	1dfb      	adds	r3, r7, #7
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b01      	cmp	r3, #1
 8000482:	d10c      	bne.n	800049e <Initialise_Preset_Arrays+0x52>
			factory_presets_array[i] = &factory_preset_1;
 8000484:	1dfb      	adds	r3, r7, #7
 8000486:	781a      	ldrb	r2, [r3, #0]
 8000488:	4b1c      	ldr	r3, [pc, #112]	@ (80004fc <Initialise_Preset_Arrays+0xb0>)
 800048a:	0092      	lsls	r2, r2, #2
 800048c:	491f      	ldr	r1, [pc, #124]	@ (800050c <Initialise_Preset_Arrays+0xc0>)
 800048e:	50d1      	str	r1, [r2, r3]
			user_presets_array[i] = &user_preset_1;
 8000490:	1dfb      	adds	r3, r7, #7
 8000492:	781a      	ldrb	r2, [r3, #0]
 8000494:	4b1b      	ldr	r3, [pc, #108]	@ (8000504 <Initialise_Preset_Arrays+0xb8>)
 8000496:	0092      	lsls	r2, r2, #2
 8000498:	491d      	ldr	r1, [pc, #116]	@ (8000510 <Initialise_Preset_Arrays+0xc4>)
 800049a:	50d1      	str	r1, [r2, r3]
 800049c:	e020      	b.n	80004e0 <Initialise_Preset_Arrays+0x94>
		}
		else if(i == 2){
 800049e:	1dfb      	adds	r3, r7, #7
 80004a0:	781b      	ldrb	r3, [r3, #0]
 80004a2:	2b02      	cmp	r3, #2
 80004a4:	d10c      	bne.n	80004c0 <Initialise_Preset_Arrays+0x74>
			factory_presets_array[i] = &factory_preset_2;
 80004a6:	1dfb      	adds	r3, r7, #7
 80004a8:	781a      	ldrb	r2, [r3, #0]
 80004aa:	4b14      	ldr	r3, [pc, #80]	@ (80004fc <Initialise_Preset_Arrays+0xb0>)
 80004ac:	0092      	lsls	r2, r2, #2
 80004ae:	4919      	ldr	r1, [pc, #100]	@ (8000514 <Initialise_Preset_Arrays+0xc8>)
 80004b0:	50d1      	str	r1, [r2, r3]
			user_presets_array[i] = &user_preset_2;
 80004b2:	1dfb      	adds	r3, r7, #7
 80004b4:	781a      	ldrb	r2, [r3, #0]
 80004b6:	4b13      	ldr	r3, [pc, #76]	@ (8000504 <Initialise_Preset_Arrays+0xb8>)
 80004b8:	0092      	lsls	r2, r2, #2
 80004ba:	4917      	ldr	r1, [pc, #92]	@ (8000518 <Initialise_Preset_Arrays+0xcc>)
 80004bc:	50d1      	str	r1, [r2, r3]
 80004be:	e00f      	b.n	80004e0 <Initialise_Preset_Arrays+0x94>
		}
		else if(i == 3){
 80004c0:	1dfb      	adds	r3, r7, #7
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b03      	cmp	r3, #3
 80004c6:	d10b      	bne.n	80004e0 <Initialise_Preset_Arrays+0x94>
			factory_presets_array[i] = &factory_preset_3;
 80004c8:	1dfb      	adds	r3, r7, #7
 80004ca:	781a      	ldrb	r2, [r3, #0]
 80004cc:	4b0b      	ldr	r3, [pc, #44]	@ (80004fc <Initialise_Preset_Arrays+0xb0>)
 80004ce:	0092      	lsls	r2, r2, #2
 80004d0:	4912      	ldr	r1, [pc, #72]	@ (800051c <Initialise_Preset_Arrays+0xd0>)
 80004d2:	50d1      	str	r1, [r2, r3]
			user_presets_array[i] = &user_preset_3;
 80004d4:	1dfb      	adds	r3, r7, #7
 80004d6:	781a      	ldrb	r2, [r3, #0]
 80004d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000504 <Initialise_Preset_Arrays+0xb8>)
 80004da:	0092      	lsls	r2, r2, #2
 80004dc:	4910      	ldr	r1, [pc, #64]	@ (8000520 <Initialise_Preset_Arrays+0xd4>)
 80004de:	50d1      	str	r1, [r2, r3]
	for(uint8_t i = 0; i < sizeof(factory_presets_array); i++){
 80004e0:	1dfb      	adds	r3, r7, #7
 80004e2:	781a      	ldrb	r2, [r3, #0]
 80004e4:	1dfb      	adds	r3, r7, #7
 80004e6:	3201      	adds	r2, #1
 80004e8:	701a      	strb	r2, [r3, #0]
 80004ea:	1dfb      	adds	r3, r7, #7
 80004ec:	781b      	ldrb	r3, [r3, #0]
 80004ee:	2b0f      	cmp	r3, #15
 80004f0:	d9b3      	bls.n	800045a <Initialise_Preset_Arrays+0xe>
		}
	}

	return 1;
 80004f2:	2301      	movs	r3, #1
}
 80004f4:	0018      	movs	r0, r3
 80004f6:	46bd      	mov	sp, r7
 80004f8:	b002      	add	sp, #8
 80004fa:	bd80      	pop	{r7, pc}
 80004fc:	200004f8 	.word	0x200004f8
 8000500:	0800d408 	.word	0x0800d408
 8000504:	20000508 	.word	0x20000508
 8000508:	20000000 	.word	0x20000000
 800050c:	0800d410 	.word	0x0800d410
 8000510:	20000008 	.word	0x20000008
 8000514:	0800d418 	.word	0x0800d418
 8000518:	20000010 	.word	0x20000010
 800051c:	0800d420 	.word	0x0800d420
 8000520:	20000018 	.word	0x20000018

08000524 <Update_Params_Based_On_Mode_Selected>:

uint8_t Update_Params_Based_On_Mode_Selected(void){
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0

	if(waveshape_fsm.current_state == MANUAL_MODE){
 8000528:	4b68      	ldr	r3, [pc, #416]	@ (80006cc <Update_Params_Based_On_Mode_Selected+0x1a8>)
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	b2db      	uxtb	r3, r3
 800052e:	2b01      	cmp	r3, #1
 8000530:	d104      	bne.n	800053c <Update_Params_Based_On_Mode_Selected+0x18>
		params.waveshape = params_manual.waveshape;
 8000532:	4b67      	ldr	r3, [pc, #412]	@ (80006d0 <Update_Params_Based_On_Mode_Selected+0x1ac>)
 8000534:	799b      	ldrb	r3, [r3, #6]
 8000536:	b2da      	uxtb	r2, r3
 8000538:	4b66      	ldr	r3, [pc, #408]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 800053a:	719a      	strb	r2, [r3, #6]
	}
	if(speed_fsm.current_state.shared_state == MANUAL_MODE){
 800053c:	4b66      	ldr	r3, [pc, #408]	@ (80006d8 <Update_Params_Based_On_Mode_Selected+0x1b4>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	b2db      	uxtb	r3, r3
 8000542:	2b01      	cmp	r3, #1
 8000544:	d104      	bne.n	8000550 <Update_Params_Based_On_Mode_Selected+0x2c>
		params.speed = params_manual.speed;
 8000546:	4b62      	ldr	r3, [pc, #392]	@ (80006d0 <Update_Params_Based_On_Mode_Selected+0x1ac>)
 8000548:	891b      	ldrh	r3, [r3, #8]
 800054a:	b29a      	uxth	r2, r3
 800054c:	4b61      	ldr	r3, [pc, #388]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 800054e:	811a      	strh	r2, [r3, #8]
	}
	if(depth_fsm.current_state == MANUAL_MODE){
 8000550:	4b62      	ldr	r3, [pc, #392]	@ (80006dc <Update_Params_Based_On_Mode_Selected+0x1b8>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	b2db      	uxtb	r3, r3
 8000556:	2b01      	cmp	r3, #1
 8000558:	d104      	bne.n	8000564 <Update_Params_Based_On_Mode_Selected+0x40>
		params.depth = params_manual.depth;
 800055a:	4b5d      	ldr	r3, [pc, #372]	@ (80006d0 <Update_Params_Based_On_Mode_Selected+0x1ac>)
 800055c:	7a9b      	ldrb	r3, [r3, #10]
 800055e:	b2da      	uxtb	r2, r3
 8000560:	4b5c      	ldr	r3, [pc, #368]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 8000562:	729a      	strb	r2, [r3, #10]
	}
	if(symmetry_fsm.current_state == MANUAL_MODE){
 8000564:	4b5e      	ldr	r3, [pc, #376]	@ (80006e0 <Update_Params_Based_On_Mode_Selected+0x1bc>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	b2db      	uxtb	r3, r3
 800056a:	2b01      	cmp	r3, #1
 800056c:	d104      	bne.n	8000578 <Update_Params_Based_On_Mode_Selected+0x54>
		params.symmetry = params_manual.symmetry;
 800056e:	4b58      	ldr	r3, [pc, #352]	@ (80006d0 <Update_Params_Based_On_Mode_Selected+0x1ac>)
 8000570:	899b      	ldrh	r3, [r3, #12]
 8000572:	b29a      	uxth	r2, r3
 8000574:	4b57      	ldr	r3, [pc, #348]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 8000576:	819a      	strh	r2, [r3, #12]
	}
	if(phase_fsm.current_state == MANUAL_MODE){
 8000578:	4b5a      	ldr	r3, [pc, #360]	@ (80006e4 <Update_Params_Based_On_Mode_Selected+0x1c0>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	b2db      	uxtb	r3, r3
 800057e:	2b01      	cmp	r3, #1
 8000580:	d104      	bne.n	800058c <Update_Params_Based_On_Mode_Selected+0x68>
		params.duty_delay_line_read_pointer_offset = params_manual.duty_delay_line_read_pointer_offset;
 8000582:	4b53      	ldr	r3, [pc, #332]	@ (80006d0 <Update_Params_Based_On_Mode_Selected+0x1ac>)
 8000584:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000586:	b29a      	uxth	r2, r3
 8000588:	4b52      	ldr	r3, [pc, #328]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 800058a:	845a      	strh	r2, [r3, #34]	@ 0x22
	}

	if(waveshape_fsm.current_state == PC_MODE){
 800058c:	4b4f      	ldr	r3, [pc, #316]	@ (80006cc <Update_Params_Based_On_Mode_Selected+0x1a8>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	b2db      	uxtb	r3, r3
 8000592:	2b03      	cmp	r3, #3
 8000594:	d10e      	bne.n	80005b4 <Update_Params_Based_On_Mode_Selected+0x90>
		Update_Waveshape_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 8000596:	4b54      	ldr	r3, [pc, #336]	@ (80006e8 <Update_Params_Based_On_Mode_Selected+0x1c4>)
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	b2db      	uxtb	r3, r3
 800059c:	1e5a      	subs	r2, r3, #1
 800059e:	0013      	movs	r3, r2
 80005a0:	009b      	lsls	r3, r3, #2
 80005a2:	189b      	adds	r3, r3, r2
 80005a4:	005b      	lsls	r3, r3, #1
 80005a6:	4a51      	ldr	r2, [pc, #324]	@ (80006ec <Update_Params_Based_On_Mode_Selected+0x1c8>)
 80005a8:	189b      	adds	r3, r3, r2
 80005aa:	4a4a      	ldr	r2, [pc, #296]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 80005ac:	0011      	movs	r1, r2
 80005ae:	0018      	movs	r0, r3
 80005b0:	f000 f8d1 	bl	8000756 <Update_Waveshape_with_Converted_Preset_Value>
	}
	if(speed_fsm.current_state.shared_state == PC_MODE){
 80005b4:	4b48      	ldr	r3, [pc, #288]	@ (80006d8 <Update_Params_Based_On_Mode_Selected+0x1b4>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	2b03      	cmp	r3, #3
 80005bc:	d10e      	bne.n	80005dc <Update_Params_Based_On_Mode_Selected+0xb8>
		Update_Speed_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 80005be:	4b4a      	ldr	r3, [pc, #296]	@ (80006e8 <Update_Params_Based_On_Mode_Selected+0x1c4>)
 80005c0:	781b      	ldrb	r3, [r3, #0]
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	1e5a      	subs	r2, r3, #1
 80005c6:	0013      	movs	r3, r2
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	189b      	adds	r3, r3, r2
 80005cc:	005b      	lsls	r3, r3, #1
 80005ce:	4a47      	ldr	r2, [pc, #284]	@ (80006ec <Update_Params_Based_On_Mode_Selected+0x1c8>)
 80005d0:	189b      	adds	r3, r3, r2
 80005d2:	4a40      	ldr	r2, [pc, #256]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 80005d4:	0011      	movs	r1, r2
 80005d6:	0018      	movs	r0, r3
 80005d8:	f000 f8e6 	bl	80007a8 <Update_Speed_with_Converted_Preset_Value>
	}
	if(depth_fsm.current_state == PC_MODE){
 80005dc:	4b3f      	ldr	r3, [pc, #252]	@ (80006dc <Update_Params_Based_On_Mode_Selected+0x1b8>)
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	2b03      	cmp	r3, #3
 80005e4:	d10e      	bne.n	8000604 <Update_Params_Based_On_Mode_Selected+0xe0>
		Update_Depth_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 80005e6:	4b40      	ldr	r3, [pc, #256]	@ (80006e8 <Update_Params_Based_On_Mode_Selected+0x1c4>)
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	b2db      	uxtb	r3, r3
 80005ec:	1e5a      	subs	r2, r3, #1
 80005ee:	0013      	movs	r3, r2
 80005f0:	009b      	lsls	r3, r3, #2
 80005f2:	189b      	adds	r3, r3, r2
 80005f4:	005b      	lsls	r3, r3, #1
 80005f6:	4a3d      	ldr	r2, [pc, #244]	@ (80006ec <Update_Params_Based_On_Mode_Selected+0x1c8>)
 80005f8:	189b      	adds	r3, r3, r2
 80005fa:	4a36      	ldr	r2, [pc, #216]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 80005fc:	0011      	movs	r1, r2
 80005fe:	0018      	movs	r0, r3
 8000600:	f000 f8e1 	bl	80007c6 <Update_Depth_with_Converted_Preset_Value>
	}
	if(symmetry_fsm.current_state == PC_MODE){
 8000604:	4b36      	ldr	r3, [pc, #216]	@ (80006e0 <Update_Params_Based_On_Mode_Selected+0x1bc>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	b2db      	uxtb	r3, r3
 800060a:	2b03      	cmp	r3, #3
 800060c:	d10e      	bne.n	800062c <Update_Params_Based_On_Mode_Selected+0x108>
		Update_Symmetry_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 800060e:	4b36      	ldr	r3, [pc, #216]	@ (80006e8 <Update_Params_Based_On_Mode_Selected+0x1c4>)
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	b2db      	uxtb	r3, r3
 8000614:	1e5a      	subs	r2, r3, #1
 8000616:	0013      	movs	r3, r2
 8000618:	009b      	lsls	r3, r3, #2
 800061a:	189b      	adds	r3, r3, r2
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	4a33      	ldr	r2, [pc, #204]	@ (80006ec <Update_Params_Based_On_Mode_Selected+0x1c8>)
 8000620:	189b      	adds	r3, r3, r2
 8000622:	4a2c      	ldr	r2, [pc, #176]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 8000624:	0011      	movs	r1, r2
 8000626:	0018      	movs	r0, r3
 8000628:	f000 f8dc 	bl	80007e4 <Update_Symmetry_with_Converted_Preset_Value>
	}
	if(phase_fsm.current_state == PC_MODE){
 800062c:	4b2d      	ldr	r3, [pc, #180]	@ (80006e4 <Update_Params_Based_On_Mode_Selected+0x1c0>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	b2db      	uxtb	r3, r3
 8000632:	2b03      	cmp	r3, #3
 8000634:	d10e      	bne.n	8000654 <Update_Params_Based_On_Mode_Selected+0x130>
		Update_Phase_with_Converted_Preset_Value(&presets_converted_array[(uint8_t)preset_selected - 1], &params);
 8000636:	4b2c      	ldr	r3, [pc, #176]	@ (80006e8 <Update_Params_Based_On_Mode_Selected+0x1c4>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	b2db      	uxtb	r3, r3
 800063c:	1e5a      	subs	r2, r3, #1
 800063e:	0013      	movs	r3, r2
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	189b      	adds	r3, r3, r2
 8000644:	005b      	lsls	r3, r3, #1
 8000646:	4a29      	ldr	r2, [pc, #164]	@ (80006ec <Update_Params_Based_On_Mode_Selected+0x1c8>)
 8000648:	189b      	adds	r3, r3, r2
 800064a:	4a22      	ldr	r2, [pc, #136]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 800064c:	0011      	movs	r1, r2
 800064e:	0018      	movs	r0, r3
 8000650:	f000 f8d7 	bl	8000802 <Update_Phase_with_Converted_Preset_Value>
	}


	if(waveshape_fsm.current_state == CC_MODE){
 8000654:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <Update_Params_Based_On_Mode_Selected+0x1a8>)
 8000656:	781b      	ldrb	r3, [r3, #0]
 8000658:	b2db      	uxtb	r3, r3
 800065a:	2b02      	cmp	r3, #2
 800065c:	d105      	bne.n	800066a <Update_Params_Based_On_Mode_Selected+0x146>
		Update_Waveshape_with_CC_Value(&CC_array[WAVESHAPE_ARR], &params);
 800065e:	4a1d      	ldr	r2, [pc, #116]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 8000660:	4b23      	ldr	r3, [pc, #140]	@ (80006f0 <Update_Params_Based_On_Mode_Selected+0x1cc>)
 8000662:	0011      	movs	r1, r2
 8000664:	0018      	movs	r0, r3
 8000666:	f000 faa3 	bl	8000bb0 <Update_Waveshape_with_CC_Value>
	}
	if(speed_fsm.current_state.shared_state == CC_MODE){
 800066a:	4b1b      	ldr	r3, [pc, #108]	@ (80006d8 <Update_Params_Based_On_Mode_Selected+0x1b4>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	2b02      	cmp	r3, #2
 8000672:	d105      	bne.n	8000680 <Update_Params_Based_On_Mode_Selected+0x15c>
		Update_Speed_with_CC_Value(&CC_array[SPEED_ARR], &params);
 8000674:	4a17      	ldr	r2, [pc, #92]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 8000676:	4b1f      	ldr	r3, [pc, #124]	@ (80006f4 <Update_Params_Based_On_Mode_Selected+0x1d0>)
 8000678:	0011      	movs	r1, r2
 800067a:	0018      	movs	r0, r3
 800067c:	f000 fabd 	bl	8000bfa <Update_Speed_with_CC_Value>
	}
	if(depth_fsm.current_state == CC_MODE){
 8000680:	4b16      	ldr	r3, [pc, #88]	@ (80006dc <Update_Params_Based_On_Mode_Selected+0x1b8>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2b02      	cmp	r3, #2
 8000688:	d105      	bne.n	8000696 <Update_Params_Based_On_Mode_Selected+0x172>
		Update_Depth_with_CC_Value(&CC_array[DEPTH_ARR], &params);
 800068a:	4a12      	ldr	r2, [pc, #72]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 800068c:	4b1a      	ldr	r3, [pc, #104]	@ (80006f8 <Update_Params_Based_On_Mode_Selected+0x1d4>)
 800068e:	0011      	movs	r1, r2
 8000690:	0018      	movs	r0, r3
 8000692:	f000 facb 	bl	8000c2c <Update_Depth_with_CC_Value>
	}
	if(symmetry_fsm.current_state == CC_MODE){
 8000696:	4b12      	ldr	r3, [pc, #72]	@ (80006e0 <Update_Params_Based_On_Mode_Selected+0x1bc>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	b2db      	uxtb	r3, r3
 800069c:	2b02      	cmp	r3, #2
 800069e:	d105      	bne.n	80006ac <Update_Params_Based_On_Mode_Selected+0x188>
		Update_Symmetry_with_CC_Value(&CC_array[SYMMETRY_ARR], &params);
 80006a0:	4a0c      	ldr	r2, [pc, #48]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 80006a2:	4b16      	ldr	r3, [pc, #88]	@ (80006fc <Update_Params_Based_On_Mode_Selected+0x1d8>)
 80006a4:	0011      	movs	r1, r2
 80006a6:	0018      	movs	r0, r3
 80006a8:	f000 fad3 	bl	8000c52 <Update_Symmetry_with_CC_Value>
	}
	if(phase_fsm.current_state == CC_MODE){
 80006ac:	4b0d      	ldr	r3, [pc, #52]	@ (80006e4 <Update_Params_Based_On_Mode_Selected+0x1c0>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b02      	cmp	r3, #2
 80006b4:	d105      	bne.n	80006c2 <Update_Params_Based_On_Mode_Selected+0x19e>
		Update_Phase_with_CC_Value(&CC_array[PHASE_ARR], &params);
 80006b6:	4a07      	ldr	r2, [pc, #28]	@ (80006d4 <Update_Params_Based_On_Mode_Selected+0x1b0>)
 80006b8:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <Update_Params_Based_On_Mode_Selected+0x1dc>)
 80006ba:	0011      	movs	r1, r2
 80006bc:	0018      	movs	r0, r3
 80006be:	f000 fae1 	bl	8000c84 <Update_Phase_with_CC_Value>
	}

	return 1;
 80006c2:	2301      	movs	r3, #1
}
 80006c4:	0018      	movs	r0, r3
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			@ (mov r8, r8)
 80006cc:	20000430 	.word	0x20000430
 80006d0:	20000cf0 	.word	0x20000cf0
 80006d4:	20000ccc 	.word	0x20000ccc
 80006d8:	20000428 	.word	0x20000428
 80006dc:	2000042c 	.word	0x2000042c
 80006e0:	20000434 	.word	0x20000434
 80006e4:	20000438 	.word	0x20000438
 80006e8:	20000540 	.word	0x20000540
 80006ec:	20000518 	.word	0x20000518
 80006f0:	20000548 	.word	0x20000548
 80006f4:	20000549 	.word	0x20000549
 80006f8:	2000054a 	.word	0x2000054a
 80006fc:	2000054b 	.word	0x2000054b
 8000700:	2000054c 	.word	0x2000054c

08000704 <Convert_All_Preset_Values>:


uint8_t Convert_All_Preset_Values(volatile struct Preset* preset_ptr, volatile struct Preset_Converted* preset_converted_ptr){
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]

	preset_converted_ptr->waveshape = preset_ptr->waveshape; //7-bit copy
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	b2da      	uxtb	r2, r3
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	701a      	strb	r2, [r3, #0]
	preset_converted_ptr->speed = (preset_ptr->speed) << 3; //convert to 10-bit
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	785b      	ldrb	r3, [r3, #1]
 800071c:	b2db      	uxtb	r3, r3
 800071e:	00db      	lsls	r3, r3, #3
 8000720:	b29a      	uxth	r2, r3
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	805a      	strh	r2, [r3, #2]
	preset_converted_ptr->depth = preset_ptr->depth; //7-bit copy
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	789b      	ldrb	r3, [r3, #2]
 800072a:	b2da      	uxtb	r2, r3
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	711a      	strb	r2, [r3, #4]
	preset_converted_ptr->symmetry = (preset_ptr->symmetry) << 1; //convert to 8-bit
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	78db      	ldrb	r3, [r3, #3]
 8000734:	b2db      	uxtb	r3, r3
 8000736:	18db      	adds	r3, r3, r3
 8000738:	b29a      	uxth	r2, r3
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	80da      	strh	r2, [r3, #6]
	preset_converted_ptr->phase = (preset_ptr->phase) << 2; //convert to 9-bit
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	791b      	ldrb	r3, [r3, #4]
 8000742:	b2db      	uxtb	r3, r3
 8000744:	009b      	lsls	r3, r3, #2
 8000746:	b29a      	uxth	r2, r3
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	811a      	strh	r2, [r3, #8]

	return 1;
 800074c:	2301      	movs	r3, #1
}
 800074e:	0018      	movs	r0, r3
 8000750:	46bd      	mov	sp, r7
 8000752:	b002      	add	sp, #8
 8000754:	bd80      	pop	{r7, pc}

08000756 <Update_Waveshape_with_Converted_Preset_Value>:
	params_ptr->duty_delay_line_read_pointer_offset = preset_converted_ptr->phase;

	return 1;
}

uint8_t Update_Waveshape_with_Converted_Preset_Value(volatile struct Preset_Converted* preset_converted_ptr, struct Params* params_ptr){
 8000756:	b580      	push	{r7, lr}
 8000758:	b084      	sub	sp, #16
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
 800075e:	6039      	str	r1, [r7, #0]

	uint8_t waveshape = preset_converted_ptr->waveshape;
 8000760:	210f      	movs	r1, #15
 8000762:	187b      	adds	r3, r7, r1
 8000764:	687a      	ldr	r2, [r7, #4]
 8000766:	7812      	ldrb	r2, [r2, #0]
 8000768:	701a      	strb	r2, [r3, #0]

	if(waveshape <= TRIANGLE_MODE_ADC_THRESHOLD){
 800076a:	187b      	adds	r3, r7, r1
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b2a      	cmp	r3, #42	@ 0x2a
 8000770:	d803      	bhi.n	800077a <Update_Waveshape_with_Converted_Preset_Value+0x24>
		params_ptr->waveshape = TRIANGLE_MODE; //triangle wave
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	2200      	movs	r2, #0
 8000776:	719a      	strb	r2, [r3, #6]
 8000778:	e011      	b.n	800079e <Update_Waveshape_with_Converted_Preset_Value+0x48>
	}
	else if (waveshape <= SINE_MODE_ADC_THRESHOLD){
 800077a:	230f      	movs	r3, #15
 800077c:	18fb      	adds	r3, r7, r3
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b55      	cmp	r3, #85	@ 0x55
 8000782:	d803      	bhi.n	800078c <Update_Waveshape_with_Converted_Preset_Value+0x36>
		params_ptr->waveshape = SINE_MODE; //sine wave
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	2201      	movs	r2, #1
 8000788:	719a      	strb	r2, [r3, #6]
 800078a:	e008      	b.n	800079e <Update_Waveshape_with_Converted_Preset_Value+0x48>
	}
	else if (waveshape <= SQUARE_MODE_ADC_THRESHOLD){
 800078c:	230f      	movs	r3, #15
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	b25b      	sxtb	r3, r3
 8000794:	2b00      	cmp	r3, #0
 8000796:	db02      	blt.n	800079e <Update_Waveshape_with_Converted_Preset_Value+0x48>
		params_ptr->waveshape = SQUARE_MODE; //square wave
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	2202      	movs	r2, #2
 800079c:	719a      	strb	r2, [r3, #6]
	}

	return 1;
 800079e:	2301      	movs	r3, #1
}
 80007a0:	0018      	movs	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	b004      	add	sp, #16
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <Update_Speed_with_Converted_Preset_Value>:

uint8_t Update_Speed_with_Converted_Preset_Value(volatile struct Preset_Converted* preset_converted_ptr, struct Params* params_ptr){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	6039      	str	r1, [r7, #0]

	params_ptr->speed = preset_converted_ptr->speed;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	885b      	ldrh	r3, [r3, #2]
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	811a      	strh	r2, [r3, #8]

	return 1;
 80007bc:	2301      	movs	r3, #1
}
 80007be:	0018      	movs	r0, r3
 80007c0:	46bd      	mov	sp, r7
 80007c2:	b002      	add	sp, #8
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <Update_Depth_with_Converted_Preset_Value>:

uint8_t Update_Depth_with_Converted_Preset_Value(volatile struct Preset_Converted* preset_converted_ptr, struct Params* params_ptr){
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
 80007ce:	6039      	str	r1, [r7, #0]

	params_ptr->depth = preset_converted_ptr->depth;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	791b      	ldrb	r3, [r3, #4]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	683b      	ldr	r3, [r7, #0]
 80007d8:	729a      	strb	r2, [r3, #10]

	return 1;
 80007da:	2301      	movs	r3, #1
}
 80007dc:	0018      	movs	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	b002      	add	sp, #8
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <Update_Symmetry_with_Converted_Preset_Value>:

uint8_t Update_Symmetry_with_Converted_Preset_Value(volatile struct Preset_Converted* preset_converted_ptr, struct Params* params_ptr){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	6039      	str	r1, [r7, #0]

	params_ptr->symmetry = preset_converted_ptr->symmetry;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	88db      	ldrh	r3, [r3, #6]
 80007f2:	b29a      	uxth	r2, r3
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	819a      	strh	r2, [r3, #12]

	return 1;
 80007f8:	2301      	movs	r3, #1
}
 80007fa:	0018      	movs	r0, r3
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b002      	add	sp, #8
 8000800:	bd80      	pop	{r7, pc}

08000802 <Update_Phase_with_Converted_Preset_Value>:

uint8_t Update_Phase_with_Converted_Preset_Value(volatile struct Preset_Converted* preset_converted_ptr, struct Params* params_ptr){
 8000802:	b580      	push	{r7, lr}
 8000804:	b082      	sub	sp, #8
 8000806:	af00      	add	r7, sp, #0
 8000808:	6078      	str	r0, [r7, #4]
 800080a:	6039      	str	r1, [r7, #0]

	params_ptr->duty_delay_line_read_pointer_offset = preset_converted_ptr->phase;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	891b      	ldrh	r3, [r3, #8]
 8000810:	b29a      	uxth	r2, r3
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	845a      	strh	r2, [r3, #34]	@ 0x22

	return 1;
 8000816:	2301      	movs	r3, #1
}
 8000818:	0018      	movs	r0, r3
 800081a:	46bd      	mov	sp, r7
 800081c:	b002      	add	sp, #8
 800081e:	bd80      	pop	{r7, pc}

08000820 <Pack_Preset_Into_Doubleword>:
	preset_converted_ptr->phase = (preset_ptr->phase) << 2; //convert to 9-bit

	return 1;
}

uint8_t Pack_Preset_Into_Doubleword(struct Preset* preset_ptr, uint64_t *Doubleword_ptr){
 8000820:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000822:	b089      	sub	sp, #36	@ 0x24
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]

	uint64_t packed = 0;
 800082a:	2000      	movs	r0, #0
 800082c:	2100      	movs	r1, #0
 800082e:	61b8      	str	r0, [r7, #24]
 8000830:	61f9      	str	r1, [r7, #28]

	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){
 8000832:	210f      	movs	r1, #15
 8000834:	2008      	movs	r0, #8
 8000836:	1809      	adds	r1, r1, r0
 8000838:	19c9      	adds	r1, r1, r7
 800083a:	2000      	movs	r0, #0
 800083c:	7008      	strb	r0, [r1, #0]
 800083e:	e032      	b.n	80008a6 <Pack_Preset_Into_Doubleword+0x86>

		packed |= ((uint64_t)*((uint8_t *)preset_ptr) << (i << 3)); //<< (i*8)
 8000840:	68f9      	ldr	r1, [r7, #12]
 8000842:	7809      	ldrb	r1, [r1, #0]
 8000844:	000c      	movs	r4, r1
 8000846:	2100      	movs	r1, #0
 8000848:	000d      	movs	r5, r1
 800084a:	210f      	movs	r1, #15
 800084c:	2008      	movs	r0, #8
 800084e:	1809      	adds	r1, r1, r0
 8000850:	19c9      	adds	r1, r1, r7
 8000852:	7809      	ldrb	r1, [r1, #0]
 8000854:	00c9      	lsls	r1, r1, #3
 8000856:	0008      	movs	r0, r1
 8000858:	3820      	subs	r0, #32
 800085a:	2800      	cmp	r0, #0
 800085c:	db03      	blt.n	8000866 <Pack_Preset_Into_Doubleword+0x46>
 800085e:	0026      	movs	r6, r4
 8000860:	4086      	lsls	r6, r0
 8000862:	0033      	movs	r3, r6
 8000864:	e008      	b.n	8000878 <Pack_Preset_Into_Doubleword+0x58>
 8000866:	2020      	movs	r0, #32
 8000868:	1a40      	subs	r0, r0, r1
 800086a:	0026      	movs	r6, r4
 800086c:	40c6      	lsrs	r6, r0
 800086e:	0030      	movs	r0, r6
 8000870:	002e      	movs	r6, r5
 8000872:	408e      	lsls	r6, r1
 8000874:	0033      	movs	r3, r6
 8000876:	4303      	orrs	r3, r0
 8000878:	0020      	movs	r0, r4
 800087a:	4088      	lsls	r0, r1
 800087c:	0002      	movs	r2, r0
 800087e:	69b9      	ldr	r1, [r7, #24]
 8000880:	4311      	orrs	r1, r2
 8000882:	6039      	str	r1, [r7, #0]
 8000884:	69f9      	ldr	r1, [r7, #28]
 8000886:	4319      	orrs	r1, r3
 8000888:	6079      	str	r1, [r7, #4]
 800088a:	6838      	ldr	r0, [r7, #0]
 800088c:	6879      	ldr	r1, [r7, #4]
 800088e:	61b8      	str	r0, [r7, #24]
 8000890:	61f9      	str	r1, [r7, #28]
	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){
 8000892:	260f      	movs	r6, #15
 8000894:	2108      	movs	r1, #8
 8000896:	1870      	adds	r0, r6, r1
 8000898:	19c1      	adds	r1, r0, r7
 800089a:	7808      	ldrb	r0, [r1, #0]
 800089c:	2108      	movs	r1, #8
 800089e:	1871      	adds	r1, r6, r1
 80008a0:	19c9      	adds	r1, r1, r7
 80008a2:	3001      	adds	r0, #1
 80008a4:	7008      	strb	r0, [r1, #0]
 80008a6:	210f      	movs	r1, #15
 80008a8:	2008      	movs	r0, #8
 80008aa:	1809      	adds	r1, r1, r0
 80008ac:	19c9      	adds	r1, r1, r7
 80008ae:	7809      	ldrb	r1, [r1, #0]
 80008b0:	2904      	cmp	r1, #4
 80008b2:	d9c5      	bls.n	8000840 <Pack_Preset_Into_Doubleword+0x20>
	}

	*Doubleword_ptr = packed;
 80008b4:	68b9      	ldr	r1, [r7, #8]
 80008b6:	69ba      	ldr	r2, [r7, #24]
 80008b8:	69fb      	ldr	r3, [r7, #28]
 80008ba:	600a      	str	r2, [r1, #0]
 80008bc:	604b      	str	r3, [r1, #4]

	return 1;
 80008be:	2301      	movs	r3, #1
}
 80008c0:	0018      	movs	r0, r3
 80008c2:	46bd      	mov	sp, r7
 80008c4:	b009      	add	sp, #36	@ 0x24
 80008c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080008c8 <Read_and_Interpret_Preset_From_Flash>:

uint8_t Read_and_Interpret_Preset_From_Flash(uint32_t address_val, volatile struct Preset* preset_ptr){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
 80008d0:	6039      	str	r1, [r7, #0]

	uint8_t *flash = (uint8_t *)address_val;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	613b      	str	r3, [r7, #16]
	uint8_t *preset = (uint8_t *)preset_ptr;
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	60fb      	str	r3, [r7, #12]

	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){ //sizeof should work
 80008da:	2317      	movs	r3, #23
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
 80008e2:	e020      	b.n	8000926 <Read_and_Interpret_Preset_From_Flash+0x5e>

		if(*(flash + i) > 0x7F){ //127
 80008e4:	2117      	movs	r1, #23
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	693a      	ldr	r2, [r7, #16]
 80008ec:	18d3      	adds	r3, r2, r3
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b25b      	sxtb	r3, r3
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	da06      	bge.n	8000904 <Read_and_Interpret_Preset_From_Flash+0x3c>
			*(preset + i) = 0x7F;
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	68fa      	ldr	r2, [r7, #12]
 80008fc:	18d3      	adds	r3, r2, r3
 80008fe:	227f      	movs	r2, #127	@ 0x7f
 8000900:	701a      	strb	r2, [r3, #0]
 8000902:	e00a      	b.n	800091a <Read_and_Interpret_Preset_From_Flash+0x52>
		}
		else{
			*(preset + i) = *(flash + i);
 8000904:	2117      	movs	r1, #23
 8000906:	187b      	adds	r3, r7, r1
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	693a      	ldr	r2, [r7, #16]
 800090c:	18d2      	adds	r2, r2, r3
 800090e:	187b      	adds	r3, r7, r1
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	68f9      	ldr	r1, [r7, #12]
 8000914:	18cb      	adds	r3, r1, r3
 8000916:	7812      	ldrb	r2, [r2, #0]
 8000918:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < sizeof(*preset_ptr); i++){ //sizeof should work
 800091a:	2117      	movs	r1, #23
 800091c:	187b      	adds	r3, r7, r1
 800091e:	781a      	ldrb	r2, [r3, #0]
 8000920:	187b      	adds	r3, r7, r1
 8000922:	3201      	adds	r2, #1
 8000924:	701a      	strb	r2, [r3, #0]
 8000926:	2317      	movs	r3, #23
 8000928:	18fb      	adds	r3, r7, r3
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	2b04      	cmp	r3, #4
 800092e:	d9d9      	bls.n	80008e4 <Read_and_Interpret_Preset_From_Flash+0x1c>
		}
	}

	return 1;
 8000930:	2301      	movs	r3, #1
}
 8000932:	0018      	movs	r0, r3
 8000934:	46bd      	mov	sp, r7
 8000936:	b006      	add	sp, #24
 8000938:	bd80      	pop	{r7, pc}

0800093a <Read_and_Interpret_Misc_From_Flash>:
	*Doubleword_ptr = packed;

	return 1;
}

uint8_t Read_and_Interpret_Misc_From_Flash(uint32_t address_val, volatile enum Validate *user_presets_used_array_ptr, volatile uint32_t *statuses_ptr, volatile enum MIDI_Channel *MIDI_basic_channel_ptr, uint8_t num_presets){
 800093a:	b580      	push	{r7, lr}
 800093c:	b088      	sub	sp, #32
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
 8000946:	603b      	str	r3, [r7, #0]

	uint8_t *address = (uint8_t *)address_val;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	61bb      	str	r3, [r7, #24]

	volatile uint8_t interpretted_value = 0;
 800094c:	2316      	movs	r3, #22
 800094e:	18fb      	adds	r3, r7, r3
 8000950:	2200      	movs	r2, #0
 8000952:	701a      	strb	r2, [r3, #0]

	//PRESETS
	for(uint8_t i = 0; i < num_presets; i++){
 8000954:	231f      	movs	r3, #31
 8000956:	18fb      	adds	r3, r7, r3
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
 800095c:	e02c      	b.n	80009b8 <Read_and_Interpret_Misc_From_Flash+0x7e>

		interpretted_value = *(address + i);
 800095e:	211f      	movs	r1, #31
 8000960:	187b      	adds	r3, r7, r1
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	69ba      	ldr	r2, [r7, #24]
 8000966:	18d3      	adds	r3, r2, r3
 8000968:	781a      	ldrb	r2, [r3, #0]
 800096a:	2016      	movs	r0, #22
 800096c:	183b      	adds	r3, r7, r0
 800096e:	701a      	strb	r2, [r3, #0]

		if(interpretted_value == (enum Validate)YES){
 8000970:	183b      	adds	r3, r7, r0
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	b2db      	uxtb	r3, r3
 8000976:	2b01      	cmp	r3, #1
 8000978:	d106      	bne.n	8000988 <Read_and_Interpret_Misc_From_Flash+0x4e>

			*(user_presets_used_array_ptr + i) = (enum Validate)YES;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	68ba      	ldr	r2, [r7, #8]
 8000980:	18d3      	adds	r3, r2, r3
 8000982:	2201      	movs	r2, #1
 8000984:	701a      	strb	r2, [r3, #0]
 8000986:	e011      	b.n	80009ac <Read_and_Interpret_Misc_From_Flash+0x72>
		}
		else if((interpretted_value == 0xFF) || (interpretted_value == (enum Validate)NO)){
 8000988:	2216      	movs	r2, #22
 800098a:	18bb      	adds	r3, r7, r2
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	b2db      	uxtb	r3, r3
 8000990:	2bff      	cmp	r3, #255	@ 0xff
 8000992:	d004      	beq.n	800099e <Read_and_Interpret_Misc_From_Flash+0x64>
 8000994:	18bb      	adds	r3, r7, r2
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	b2db      	uxtb	r3, r3
 800099a:	2b00      	cmp	r3, #0
 800099c:	d106      	bne.n	80009ac <Read_and_Interpret_Misc_From_Flash+0x72>

			*(user_presets_used_array_ptr + i) = (enum Validate)NO;
 800099e:	231f      	movs	r3, #31
 80009a0:	18fb      	adds	r3, r7, r3
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	68ba      	ldr	r2, [r7, #8]
 80009a6:	18d3      	adds	r3, r2, r3
 80009a8:	2200      	movs	r2, #0
 80009aa:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < num_presets; i++){
 80009ac:	211f      	movs	r1, #31
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	781a      	ldrb	r2, [r3, #0]
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	3201      	adds	r2, #1
 80009b6:	701a      	strb	r2, [r3, #0]
 80009b8:	231f      	movs	r3, #31
 80009ba:	18fa      	adds	r2, r7, r3
 80009bc:	2128      	movs	r1, #40	@ 0x28
 80009be:	187b      	adds	r3, r7, r1
 80009c0:	7812      	ldrb	r2, [r2, #0]
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d3ca      	bcc.n	800095e <Read_and_Interpret_Misc_From_Flash+0x24>
		}
	}

	//START REQUIRED BEFORE SYNC MODE
	interpretted_value = *(address + num_presets);
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	69ba      	ldr	r2, [r7, #24]
 80009ce:	18d3      	adds	r3, r2, r3
 80009d0:	781a      	ldrb	r2, [r3, #0]
 80009d2:	2116      	movs	r1, #22
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	701a      	strb	r2, [r3, #0]

	if(interpretted_value == (enum Validate)NO){
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d105      	bne.n	80009ee <Read_and_Interpret_Misc_From_Flash+0xb4>
		Clear_Status_Bit(statuses_ptr, Start_Required_Before_Sync_Mode);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2180      	movs	r1, #128	@ 0x80
 80009e6:	0018      	movs	r0, r3
 80009e8:	f005 f902 	bl	8005bf0 <Clear_Status_Bit>
 80009ec:	e00f      	b.n	8000a0e <Read_and_Interpret_Misc_From_Flash+0xd4>
	}
	else if((interpretted_value == (enum Validate)YES) || (interpretted_value == 0xFF)){
 80009ee:	2216      	movs	r2, #22
 80009f0:	18bb      	adds	r3, r7, r2
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d004      	beq.n	8000a04 <Read_and_Interpret_Misc_From_Flash+0xca>
 80009fa:	18bb      	adds	r3, r7, r2
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	2bff      	cmp	r3, #255	@ 0xff
 8000a02:	d104      	bne.n	8000a0e <Read_and_Interpret_Misc_From_Flash+0xd4>
		Set_Status_Bit(statuses_ptr, Start_Required_Before_Sync_Mode);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2180      	movs	r1, #128	@ 0x80
 8000a08:	0018      	movs	r0, r3
 8000a0a:	f005 f8df 	bl	8005bcc <Set_Status_Bit>
	}

	//OMNI ON/OFF
	interpretted_value = *(address + num_presets + 1);
 8000a0e:	2328      	movs	r3, #40	@ 0x28
 8000a10:	18fb      	adds	r3, r7, r3
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	3301      	adds	r3, #1
 8000a16:	69ba      	ldr	r2, [r7, #24]
 8000a18:	18d3      	adds	r3, r2, r3
 8000a1a:	781a      	ldrb	r2, [r3, #0]
 8000a1c:	2116      	movs	r1, #22
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	701a      	strb	r2, [r3, #0]

	if(interpretted_value == (enum Validate)YES){
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d107      	bne.n	8000a3c <Read_and_Interpret_Misc_From_Flash+0x102>
		Set_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode); //OMNI ON
 8000a2c:	2380      	movs	r3, #128	@ 0x80
 8000a2e:	00da      	lsls	r2, r3, #3
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	0011      	movs	r1, r2
 8000a34:	0018      	movs	r0, r3
 8000a36:	f005 f8c9 	bl	8005bcc <Set_Status_Bit>
 8000a3a:	e011      	b.n	8000a60 <Read_and_Interpret_Misc_From_Flash+0x126>
	}
	else if((interpretted_value == (enum Validate)NO) || (interpretted_value == 0xFF)){
 8000a3c:	2216      	movs	r2, #22
 8000a3e:	18bb      	adds	r3, r7, r2
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d004      	beq.n	8000a52 <Read_and_Interpret_Misc_From_Flash+0x118>
 8000a48:	18bb      	adds	r3, r7, r2
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	2bff      	cmp	r3, #255	@ 0xff
 8000a50:	d106      	bne.n	8000a60 <Read_and_Interpret_Misc_From_Flash+0x126>
		Clear_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode); //OMNI OFF
 8000a52:	2380      	movs	r3, #128	@ 0x80
 8000a54:	00da      	lsls	r2, r3, #3
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	0011      	movs	r1, r2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f005 f8c8 	bl	8005bf0 <Clear_Status_Bit>
	}

	//BASIC CHANNEL
	interpretted_value = *(address + num_presets + 2);
 8000a60:	2328      	movs	r3, #40	@ 0x28
 8000a62:	18fb      	adds	r3, r7, r3
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	3302      	adds	r3, #2
 8000a68:	69ba      	ldr	r2, [r7, #24]
 8000a6a:	18d3      	adds	r3, r2, r3
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	2116      	movs	r1, #22
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	701a      	strb	r2, [r3, #0]

	if(interpretted_value > (uint8_t)MIDI_CH_SIXTEEN){
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	2b0f      	cmp	r3, #15
 8000a7c:	d908      	bls.n	8000a90 <Read_and_Interpret_Misc_From_Flash+0x156>

		uint8_t midi_channel_default = MIDI_BASIC_CHANNEL_DEFAULT;
 8000a7e:	2117      	movs	r1, #23
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	701a      	strb	r2, [r3, #0]

		*MIDI_basic_channel_ptr = (enum MIDI_Channel)midi_channel_default;
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	187a      	adds	r2, r7, r1
 8000a8a:	7812      	ldrb	r2, [r2, #0]
 8000a8c:	701a      	strb	r2, [r3, #0]
 8000a8e:	e005      	b.n	8000a9c <Read_and_Interpret_Misc_From_Flash+0x162>
	}
	else{

		*MIDI_basic_channel_ptr = (enum MIDI_Channel)interpretted_value;
 8000a90:	2316      	movs	r3, #22
 8000a92:	18fb      	adds	r3, r7, r3
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	b2da      	uxtb	r2, r3
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	701a      	strb	r2, [r3, #0]
	}

	return 1;
 8000a9c:	2301      	movs	r3, #1
}
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b008      	add	sp, #32
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <Update_Converted_Preset_Array_with_User_or_Factory_Presets>:

uint8_t Update_Converted_Preset_Array_with_User_or_Factory_Presets(volatile struct Preset_Converted* presets_converted_array_ptr,
																	volatile enum Validate *user_presets_used_array_ptr,
																	const struct Preset **factory_presets_array_ptr,
																	volatile struct Preset **user_presets_array_ptr,
																	uint8_t size_of_factory_and_user_arrays){
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b086      	sub	sp, #24
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	60f8      	str	r0, [r7, #12]
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
 8000ab2:	603b      	str	r3, [r7, #0]

	for(uint8_t i = 0; i < size_of_factory_and_user_arrays; i++){
 8000ab4:	2317      	movs	r3, #23
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
 8000abc:	e03c      	b.n	8000b38 <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x92>

		if(*(user_presets_used_array_ptr + i) == (enum Validate)YES){
 8000abe:	2117      	movs	r1, #23
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	68ba      	ldr	r2, [r7, #8]
 8000ac6:	18d3      	adds	r3, r2, r3
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d112      	bne.n	8000af6 <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x50>
			Convert_All_Preset_Values(*(user_presets_array_ptr + i), (presets_converted_array_ptr + i));
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	683a      	ldr	r2, [r7, #0]
 8000ad8:	18d3      	adds	r3, r2, r3
 8000ada:	6818      	ldr	r0, [r3, #0]
 8000adc:	187b      	adds	r3, r7, r1
 8000ade:	781a      	ldrb	r2, [r3, #0]
 8000ae0:	0013      	movs	r3, r2
 8000ae2:	009b      	lsls	r3, r3, #2
 8000ae4:	189b      	adds	r3, r3, r2
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	001a      	movs	r2, r3
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	189b      	adds	r3, r3, r2
 8000aee:	0019      	movs	r1, r3
 8000af0:	f7ff fe08 	bl	8000704 <Convert_All_Preset_Values>
 8000af4:	e01a      	b.n	8000b2c <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x86>
		}
		else if(*(user_presets_used_array_ptr + i) == (enum Validate)NO){
 8000af6:	2117      	movs	r1, #23
 8000af8:	187b      	adds	r3, r7, r1
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	68ba      	ldr	r2, [r7, #8]
 8000afe:	18d3      	adds	r3, r2, r3
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	b2db      	uxtb	r3, r3
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d111      	bne.n	8000b2c <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x86>
			Convert_All_Preset_Values((struct Preset *) *(factory_presets_array_ptr + i), (presets_converted_array_ptr + i));
 8000b08:	187b      	adds	r3, r7, r1
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	18d3      	adds	r3, r2, r3
 8000b12:	6818      	ldr	r0, [r3, #0]
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	781a      	ldrb	r2, [r3, #0]
 8000b18:	0013      	movs	r3, r2
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	189b      	adds	r3, r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	001a      	movs	r2, r3
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	189b      	adds	r3, r3, r2
 8000b26:	0019      	movs	r1, r3
 8000b28:	f7ff fdec 	bl	8000704 <Convert_All_Preset_Values>
	for(uint8_t i = 0; i < size_of_factory_and_user_arrays; i++){
 8000b2c:	2117      	movs	r1, #23
 8000b2e:	187b      	adds	r3, r7, r1
 8000b30:	781a      	ldrb	r2, [r3, #0]
 8000b32:	187b      	adds	r3, r7, r1
 8000b34:	3201      	adds	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
 8000b38:	2317      	movs	r3, #23
 8000b3a:	18fa      	adds	r2, r7, r3
 8000b3c:	2320      	movs	r3, #32
 8000b3e:	18fb      	adds	r3, r7, r3
 8000b40:	7812      	ldrb	r2, [r2, #0]
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d3ba      	bcc.n	8000abe <Update_Converted_Preset_Array_with_User_or_Factory_Presets+0x18>
		}
	}

	return 1;
 8000b48:	2301      	movs	r3, #1
}
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b006      	add	sp, #24
 8000b50:	bd80      	pop	{r7, pc}
	...

08000b54 <Read_and_Interpret_User_Presets_From_Flash>:

uint8_t Read_and_Interpret_User_Presets_From_Flash(void){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0

	Read_and_Interpret_Preset_From_Flash(USER_PRESET_0_FLASH_MEMORY_ADDRESS, &user_preset_0);
 8000b58:	4b0d      	ldr	r3, [pc, #52]	@ (8000b90 <Read_and_Interpret_User_Presets_From_Flash+0x3c>)
 8000b5a:	4a0e      	ldr	r2, [pc, #56]	@ (8000b94 <Read_and_Interpret_User_Presets_From_Flash+0x40>)
 8000b5c:	0019      	movs	r1, r3
 8000b5e:	0010      	movs	r0, r2
 8000b60:	f7ff feb2 	bl	80008c8 <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_1_FLASH_MEMORY_ADDRESS, &user_preset_1);
 8000b64:	4b0c      	ldr	r3, [pc, #48]	@ (8000b98 <Read_and_Interpret_User_Presets_From_Flash+0x44>)
 8000b66:	4a0d      	ldr	r2, [pc, #52]	@ (8000b9c <Read_and_Interpret_User_Presets_From_Flash+0x48>)
 8000b68:	0019      	movs	r1, r3
 8000b6a:	0010      	movs	r0, r2
 8000b6c:	f7ff feac 	bl	80008c8 <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_2_FLASH_MEMORY_ADDRESS, &user_preset_2);
 8000b70:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba0 <Read_and_Interpret_User_Presets_From_Flash+0x4c>)
 8000b72:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba4 <Read_and_Interpret_User_Presets_From_Flash+0x50>)
 8000b74:	0019      	movs	r1, r3
 8000b76:	0010      	movs	r0, r2
 8000b78:	f7ff fea6 	bl	80008c8 <Read_and_Interpret_Preset_From_Flash>
	Read_and_Interpret_Preset_From_Flash(USER_PRESET_3_FLASH_MEMORY_ADDRESS, &user_preset_3);
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <Read_and_Interpret_User_Presets_From_Flash+0x54>)
 8000b7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000bac <Read_and_Interpret_User_Presets_From_Flash+0x58>)
 8000b80:	0019      	movs	r1, r3
 8000b82:	0010      	movs	r0, r2
 8000b84:	f7ff fea0 	bl	80008c8 <Read_and_Interpret_Preset_From_Flash>

	return 1;
 8000b88:	2301      	movs	r3, #1
}
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20000000 	.word	0x20000000
 8000b94:	0800f800 	.word	0x0800f800
 8000b98:	20000008 	.word	0x20000008
 8000b9c:	0800f808 	.word	0x0800f808
 8000ba0:	20000010 	.word	0x20000010
 8000ba4:	0800f810 	.word	0x0800f810
 8000ba8:	20000018 	.word	0x20000018
 8000bac:	0800f818 	.word	0x0800f818

08000bb0 <Update_Waveshape_with_CC_Value>:

uint8_t Update_Waveshape_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]

	if(*data <= TRIANGLE_MODE_ADC_THRESHOLD){
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8000bc2:	d803      	bhi.n	8000bcc <Update_Waveshape_with_CC_Value+0x1c>
		params_ptr->waveshape = TRIANGLE_MODE;
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	719a      	strb	r2, [r3, #6]
 8000bca:	e011      	b.n	8000bf0 <Update_Waveshape_with_CC_Value+0x40>
	}
	else if (*data <= SINE_MODE_ADC_THRESHOLD){
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	2b55      	cmp	r3, #85	@ 0x55
 8000bd4:	d803      	bhi.n	8000bde <Update_Waveshape_with_CC_Value+0x2e>
		params_ptr->waveshape = SINE_MODE;
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	2201      	movs	r2, #1
 8000bda:	719a      	strb	r2, [r3, #6]
 8000bdc:	e008      	b.n	8000bf0 <Update_Waveshape_with_CC_Value+0x40>
	}
	else if (*data <= SQUARE_MODE_ADC_THRESHOLD){
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	b25b      	sxtb	r3, r3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db02      	blt.n	8000bf0 <Update_Waveshape_with_CC_Value+0x40>
		params_ptr->waveshape = SQUARE_MODE;
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	2202      	movs	r2, #2
 8000bee:	719a      	strb	r2, [r3, #6]
	}

	return 1;
 8000bf0:	2301      	movs	r3, #1
}
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b002      	add	sp, #8
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <Update_Speed_with_CC_Value>:

uint8_t Update_Speed_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){
 8000bfa:	b580      	push	{r7, lr}
 8000bfc:	b084      	sub	sp, #16
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
 8000c02:	6039      	str	r1, [r7, #0]

	uint16_t speed = (uint16_t)*data;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	b2da      	uxtb	r2, r3
 8000c0a:	210e      	movs	r1, #14
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	801a      	strh	r2, [r3, #0]

	speed <<= 3; //convert to 10-bit
 8000c10:	187b      	adds	r3, r7, r1
 8000c12:	187a      	adds	r2, r7, r1
 8000c14:	8812      	ldrh	r2, [r2, #0]
 8000c16:	00d2      	lsls	r2, r2, #3
 8000c18:	801a      	strh	r2, [r3, #0]
	params_ptr->speed = speed;
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	187a      	adds	r2, r7, r1
 8000c1e:	8812      	ldrh	r2, [r2, #0]
 8000c20:	811a      	strh	r2, [r3, #8]

	return 1;
 8000c22:	2301      	movs	r3, #1
}
 8000c24:	0018      	movs	r0, r3
 8000c26:	46bd      	mov	sp, r7
 8000c28:	b004      	add	sp, #16
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <Update_Depth_with_CC_Value>:

uint8_t Update_Depth_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]

	uint8_t depth = (uint8_t)*data;
 8000c36:	210f      	movs	r1, #15
 8000c38:	187b      	adds	r3, r7, r1
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	7812      	ldrb	r2, [r2, #0]
 8000c3e:	701a      	strb	r2, [r3, #0]
	params_ptr->depth = depth;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	187a      	adds	r2, r7, r1
 8000c44:	7812      	ldrb	r2, [r2, #0]
 8000c46:	729a      	strb	r2, [r3, #10]

	return 1;
 8000c48:	2301      	movs	r3, #1
}
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	b004      	add	sp, #16
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <Update_Symmetry_with_CC_Value>:

uint8_t Update_Symmetry_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b084      	sub	sp, #16
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
 8000c5a:	6039      	str	r1, [r7, #0]

	uint8_t symmetry = (uint8_t)*data;
 8000c5c:	210f      	movs	r1, #15
 8000c5e:	187b      	adds	r3, r7, r1
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	7812      	ldrb	r2, [r2, #0]
 8000c64:	701a      	strb	r2, [r3, #0]

	symmetry <<= 1; //convert to 8-bit
 8000c66:	187a      	adds	r2, r7, r1
 8000c68:	187b      	adds	r3, r7, r1
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	18db      	adds	r3, r3, r3
 8000c6e:	7013      	strb	r3, [r2, #0]
	params_ptr->symmetry = symmetry;
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	b29a      	uxth	r2, r3
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	819a      	strh	r2, [r3, #12]

	return 1;
 8000c7a:	2301      	movs	r3, #1
}
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b004      	add	sp, #16
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <Update_Phase_with_CC_Value>:

uint8_t Update_Phase_with_CC_Value(volatile uint8_t *data, struct Params* params_ptr){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]

	uint8_t phase = (uint8_t)*data;
 8000c8e:	210f      	movs	r1, #15
 8000c90:	187b      	adds	r3, r7, r1
 8000c92:	687a      	ldr	r2, [r7, #4]
 8000c94:	7812      	ldrb	r2, [r2, #0]
 8000c96:	701a      	strb	r2, [r3, #0]

	phase <<= 2; //convert to 9-bit
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	187a      	adds	r2, r7, r1
 8000c9c:	7812      	ldrb	r2, [r2, #0]
 8000c9e:	0092      	lsls	r2, r2, #2
 8000ca0:	701a      	strb	r2, [r3, #0]
	params_ptr->duty_delay_line_read_pointer_offset = phase;
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	b29a      	uxth	r2, r3
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	845a      	strh	r2, [r3, #34]	@ 0x22

	return 1;
 8000cac:	2301      	movs	r3, #1
}
 8000cae:	0018      	movs	r0, r3
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	b004      	add	sp, #16
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <Set_Waveshape_to_CC_Mode_and_Value>:

uint8_t Set_Waveshape_to_CC_Mode_and_Value(uint8_t *data){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]

	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	@ (8000ce4 <Set_Waveshape_to_CC_Mode_and_Value+0x2c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <Set_Waveshape_to_CC_Mode_and_Value+0x2c>)
 8000cc8:	705a      	strb	r2, [r3, #1]
	waveshape_fsm.current_state = CC_MODE;
 8000cca:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <Set_Waveshape_to_CC_Mode_and_Value+0x2c>)
 8000ccc:	2202      	movs	r2, #2
 8000cce:	701a      	strb	r2, [r3, #0]

	CC_array[WAVESHAPE_ARR] = *data;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	781a      	ldrb	r2, [r3, #0]
 8000cd4:	4b04      	ldr	r3, [pc, #16]	@ (8000ce8 <Set_Waveshape_to_CC_Mode_and_Value+0x30>)
 8000cd6:	701a      	strb	r2, [r3, #0]

	return 1;
 8000cd8:	2301      	movs	r3, #1
}
 8000cda:	0018      	movs	r0, r3
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b002      	add	sp, #8
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	46c0      	nop			@ (mov r8, r8)
 8000ce4:	20000430 	.word	0x20000430
 8000ce8:	20000548 	.word	0x20000548

08000cec <Set_Speed_to_CC_Mode_and_Value>:

uint8_t Set_Speed_to_CC_Mode_and_Value(uint8_t *data){
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]

	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000cf4:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <Set_Speed_to_CC_Mode_and_Value+0x2c>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	b2da      	uxtb	r2, r3
 8000cfa:	4b07      	ldr	r3, [pc, #28]	@ (8000d18 <Set_Speed_to_CC_Mode_and_Value+0x2c>)
 8000cfc:	705a      	strb	r2, [r3, #1]
	speed_fsm.current_state.speed_exclusive_state = CC_MODE;
 8000cfe:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <Set_Speed_to_CC_Mode_and_Value+0x2c>)
 8000d00:	2202      	movs	r2, #2
 8000d02:	701a      	strb	r2, [r3, #0]

	CC_array[SPEED_ARR] = *data;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	781a      	ldrb	r2, [r3, #0]
 8000d08:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <Set_Speed_to_CC_Mode_and_Value+0x30>)
 8000d0a:	705a      	strb	r2, [r3, #1]

	return 1;
 8000d0c:	2301      	movs	r3, #1
}
 8000d0e:	0018      	movs	r0, r3
 8000d10:	46bd      	mov	sp, r7
 8000d12:	b002      	add	sp, #8
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	46c0      	nop			@ (mov r8, r8)
 8000d18:	20000428 	.word	0x20000428
 8000d1c:	20000548 	.word	0x20000548

08000d20 <Set_Depth_to_CC_Mode_and_Value>:

uint8_t Set_Depth_to_CC_Mode_and_Value(uint8_t *data){
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]

	depth_fsm.prev_state = depth_fsm.current_state;
 8000d28:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <Set_Depth_to_CC_Mode_and_Value+0x2c>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4b07      	ldr	r3, [pc, #28]	@ (8000d4c <Set_Depth_to_CC_Mode_and_Value+0x2c>)
 8000d30:	705a      	strb	r2, [r3, #1]
	depth_fsm.current_state = CC_MODE;
 8000d32:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <Set_Depth_to_CC_Mode_and_Value+0x2c>)
 8000d34:	2202      	movs	r2, #2
 8000d36:	701a      	strb	r2, [r3, #0]

	CC_array[DEPTH_ARR] = *data;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	781a      	ldrb	r2, [r3, #0]
 8000d3c:	4b04      	ldr	r3, [pc, #16]	@ (8000d50 <Set_Depth_to_CC_Mode_and_Value+0x30>)
 8000d3e:	709a      	strb	r2, [r3, #2]

	return 1;
 8000d40:	2301      	movs	r3, #1
}
 8000d42:	0018      	movs	r0, r3
 8000d44:	46bd      	mov	sp, r7
 8000d46:	b002      	add	sp, #8
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			@ (mov r8, r8)
 8000d4c:	2000042c 	.word	0x2000042c
 8000d50:	20000548 	.word	0x20000548

08000d54 <Set_Symmetry_to_CC_Mode_and_Value>:

uint8_t Set_Symmetry_to_CC_Mode_and_Value(uint8_t *data){
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]

	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 8000d5c:	4b08      	ldr	r3, [pc, #32]	@ (8000d80 <Set_Symmetry_to_CC_Mode_and_Value+0x2c>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	4b07      	ldr	r3, [pc, #28]	@ (8000d80 <Set_Symmetry_to_CC_Mode_and_Value+0x2c>)
 8000d64:	705a      	strb	r2, [r3, #1]
	symmetry_fsm.current_state = CC_MODE;
 8000d66:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <Set_Symmetry_to_CC_Mode_and_Value+0x2c>)
 8000d68:	2202      	movs	r2, #2
 8000d6a:	701a      	strb	r2, [r3, #0]

	CC_array[SYMMETRY_ARR] = *data;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	781a      	ldrb	r2, [r3, #0]
 8000d70:	4b04      	ldr	r3, [pc, #16]	@ (8000d84 <Set_Symmetry_to_CC_Mode_and_Value+0x30>)
 8000d72:	70da      	strb	r2, [r3, #3]

	return 1;
 8000d74:	2301      	movs	r3, #1
}
 8000d76:	0018      	movs	r0, r3
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	b002      	add	sp, #8
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	46c0      	nop			@ (mov r8, r8)
 8000d80:	20000434 	.word	0x20000434
 8000d84:	20000548 	.word	0x20000548

08000d88 <Set_Phase_to_CC_Mode_and_Value>:

uint8_t Set_Phase_to_CC_Mode_and_Value(uint8_t *data){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]

	phase_fsm.prev_state = phase_fsm.current_state;
 8000d90:	4b08      	ldr	r3, [pc, #32]	@ (8000db4 <Set_Phase_to_CC_Mode_and_Value+0x2c>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	b2da      	uxtb	r2, r3
 8000d96:	4b07      	ldr	r3, [pc, #28]	@ (8000db4 <Set_Phase_to_CC_Mode_and_Value+0x2c>)
 8000d98:	705a      	strb	r2, [r3, #1]
	phase_fsm.current_state = CC_MODE;
 8000d9a:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <Set_Phase_to_CC_Mode_and_Value+0x2c>)
 8000d9c:	2202      	movs	r2, #2
 8000d9e:	701a      	strb	r2, [r3, #0]

	CC_array[PHASE_ARR] = *data;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	781a      	ldrb	r2, [r3, #0]
 8000da4:	4b04      	ldr	r3, [pc, #16]	@ (8000db8 <Set_Phase_to_CC_Mode_and_Value+0x30>)
 8000da6:	711a      	strb	r2, [r3, #4]

	return 1;
 8000da8:	2301      	movs	r3, #1
}
 8000daa:	0018      	movs	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	b002      	add	sp, #8
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	20000438 	.word	0x20000438
 8000db8:	20000548 	.word	0x20000548

08000dbc <Set_All_Pots_to_PC_Mode>:

uint8_t Set_All_Pots_to_PC_Mode(void){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0

	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 8000dc0:	4b15      	ldr	r3, [pc, #84]	@ (8000e18 <Set_All_Pots_to_PC_Mode+0x5c>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	b2da      	uxtb	r2, r3
 8000dc6:	4b14      	ldr	r3, [pc, #80]	@ (8000e18 <Set_All_Pots_to_PC_Mode+0x5c>)
 8000dc8:	705a      	strb	r2, [r3, #1]
	waveshape_fsm.current_state = PC_MODE;
 8000dca:	4b13      	ldr	r3, [pc, #76]	@ (8000e18 <Set_All_Pots_to_PC_Mode+0x5c>)
 8000dcc:	2203      	movs	r2, #3
 8000dce:	701a      	strb	r2, [r3, #0]

	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8000dd0:	4b12      	ldr	r3, [pc, #72]	@ (8000e1c <Set_All_Pots_to_PC_Mode+0x60>)
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4b11      	ldr	r3, [pc, #68]	@ (8000e1c <Set_All_Pots_to_PC_Mode+0x60>)
 8000dd8:	705a      	strb	r2, [r3, #1]
	speed_fsm.current_state.shared_state = PC_MODE;
 8000dda:	4b10      	ldr	r3, [pc, #64]	@ (8000e1c <Set_All_Pots_to_PC_Mode+0x60>)
 8000ddc:	2203      	movs	r2, #3
 8000dde:	701a      	strb	r2, [r3, #0]

	depth_fsm.prev_state = depth_fsm.current_state;
 8000de0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <Set_All_Pots_to_PC_Mode+0x64>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b2da      	uxtb	r2, r3
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <Set_All_Pots_to_PC_Mode+0x64>)
 8000de8:	705a      	strb	r2, [r3, #1]
	depth_fsm.current_state = PC_MODE;
 8000dea:	4b0d      	ldr	r3, [pc, #52]	@ (8000e20 <Set_All_Pots_to_PC_Mode+0x64>)
 8000dec:	2203      	movs	r2, #3
 8000dee:	701a      	strb	r2, [r3, #0]

	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 8000df0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e24 <Set_All_Pots_to_PC_Mode+0x68>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4b0b      	ldr	r3, [pc, #44]	@ (8000e24 <Set_All_Pots_to_PC_Mode+0x68>)
 8000df8:	705a      	strb	r2, [r3, #1]
	symmetry_fsm.current_state = PC_MODE;
 8000dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000e24 <Set_All_Pots_to_PC_Mode+0x68>)
 8000dfc:	2203      	movs	r2, #3
 8000dfe:	701a      	strb	r2, [r3, #0]

	phase_fsm.prev_state = phase_fsm.current_state;
 8000e00:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <Set_All_Pots_to_PC_Mode+0x6c>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4b08      	ldr	r3, [pc, #32]	@ (8000e28 <Set_All_Pots_to_PC_Mode+0x6c>)
 8000e08:	705a      	strb	r2, [r3, #1]
	phase_fsm.current_state = PC_MODE;
 8000e0a:	4b07      	ldr	r3, [pc, #28]	@ (8000e28 <Set_All_Pots_to_PC_Mode+0x6c>)
 8000e0c:	2203      	movs	r2, #3
 8000e0e:	701a      	strb	r2, [r3, #0]

	return 1;
 8000e10:	2301      	movs	r3, #1
}
 8000e12:	0018      	movs	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000430 	.word	0x20000430
 8000e1c:	20000428 	.word	0x20000428
 8000e20:	2000042c 	.word	0x2000042c
 8000e24:	20000434 	.word	0x20000434
 8000e28:	20000438 	.word	0x20000438

08000e2c <Is_Status_Byte>:
volatile uint8_t active_status_byte;
volatile uint8_t running_status_byte;
volatile struct MIDI_Data MIDI_data = {.MIDI_data_buffer = 0};

//FUNCTION DEFINITIONS
enum Validate Is_Status_Byte(volatile uint8_t *data){
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]

	uint8_t MSB = *data;
 8000e34:	210f      	movs	r1, #15
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	7812      	ldrb	r2, [r2, #0]
 8000e3c:	701a      	strb	r2, [r3, #0]

	MSB >>= 7;
 8000e3e:	187b      	adds	r3, r7, r1
 8000e40:	187a      	adds	r2, r7, r1
 8000e42:	7812      	ldrb	r2, [r2, #0]
 8000e44:	09d2      	lsrs	r2, r2, #7
 8000e46:	701a      	strb	r2, [r3, #0]

	if(MSB){ //status byte
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <Is_Status_Byte+0x28>

		return (enum Validate)YES;
 8000e50:	2301      	movs	r3, #1
 8000e52:	e000      	b.n	8000e56 <Is_Status_Byte+0x2a>
	}
	else{ //data byte

		return (enum Validate)NO;
 8000e54:	2300      	movs	r3, #0
	}
}
 8000e56:	0018      	movs	r0, r3
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	b004      	add	sp, #16
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <Is_Data_Byte>:

enum Validate Is_Data_Byte(volatile uint8_t *data){
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b084      	sub	sp, #16
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]

	uint8_t MSB = *data;
 8000e66:	210f      	movs	r1, #15
 8000e68:	187b      	adds	r3, r7, r1
 8000e6a:	687a      	ldr	r2, [r7, #4]
 8000e6c:	7812      	ldrb	r2, [r2, #0]
 8000e6e:	701a      	strb	r2, [r3, #0]

	MSB >>= 7;
 8000e70:	187b      	adds	r3, r7, r1
 8000e72:	187a      	adds	r2, r7, r1
 8000e74:	7812      	ldrb	r2, [r2, #0]
 8000e76:	09d2      	lsrs	r2, r2, #7
 8000e78:	701a      	strb	r2, [r3, #0]

	if(MSB){ //status byte
 8000e7a:	187b      	adds	r3, r7, r1
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <Is_Data_Byte+0x28>

		return (enum Validate)NO;
 8000e82:	2300      	movs	r3, #0
 8000e84:	e000      	b.n	8000e88 <Is_Data_Byte+0x2a>
	}
	else{ //data byte

		return (enum Validate)YES;
 8000e86:	2301      	movs	r3, #1
	}
}
 8000e88:	0018      	movs	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	b004      	add	sp, #16
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <Is_PC_Status_Byte>:

enum Validate Is_PC_Status_Byte(volatile uint8_t *data){
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

	uint8_t source;
	uint8_t temp_data;

	source = (uint8_t)CHANNEL_VOICE_PROGRAM_CHANGE >> 4;
 8000e98:	210f      	movs	r1, #15
 8000e9a:	187b      	adds	r3, r7, r1
 8000e9c:	220c      	movs	r2, #12
 8000e9e:	701a      	strb	r2, [r3, #0]
	temp_data = *data >> 4;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	200e      	movs	r0, #14
 8000ea8:	183b      	adds	r3, r7, r0
 8000eaa:	0912      	lsrs	r2, r2, #4
 8000eac:	701a      	strb	r2, [r3, #0]

	if(temp_data == source){
 8000eae:	183a      	adds	r2, r7, r0
 8000eb0:	187b      	adds	r3, r7, r1
 8000eb2:	7812      	ldrb	r2, [r2, #0]
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d101      	bne.n	8000ebe <Is_PC_Status_Byte+0x2e>

		return (enum Validate)YES;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e000      	b.n	8000ec0 <Is_PC_Status_Byte+0x30>
	}
	else{

		return (enum Validate)NO;
 8000ebe:	2300      	movs	r3, #0
	}
}
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	b004      	add	sp, #16
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <Is_CC_Status_Byte>:

enum Validate Is_CC_Status_Byte(volatile uint8_t *data){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

	uint8_t source;
	uint8_t temp_data;

	source = (uint8_t)CHANNEL_VOICE_CONTROL_CHANGE >> 4;
 8000ed0:	210f      	movs	r1, #15
 8000ed2:	187b      	adds	r3, r7, r1
 8000ed4:	220b      	movs	r2, #11
 8000ed6:	701a      	strb	r2, [r3, #0]
	temp_data = *data >> 4;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	200e      	movs	r0, #14
 8000ee0:	183b      	adds	r3, r7, r0
 8000ee2:	0912      	lsrs	r2, r2, #4
 8000ee4:	701a      	strb	r2, [r3, #0]

	if(temp_data == source){
 8000ee6:	183a      	adds	r2, r7, r0
 8000ee8:	187b      	adds	r3, r7, r1
 8000eea:	7812      	ldrb	r2, [r2, #0]
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d101      	bne.n	8000ef6 <Is_CC_Status_Byte+0x2e>

		return (enum Validate)YES;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e000      	b.n	8000ef8 <Is_CC_Status_Byte+0x30>
	}
	else{

		return (enum Validate)NO;
 8000ef6:	2300      	movs	r3, #0
	}
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b004      	add	sp, #16
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <Is_Utilised_Channel_Mode_CC_First_Data_Byte>:

enum Validate Is_Utilised_Channel_Mode_CC_First_Data_Byte(volatile uint8_t *first_data_byte){
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

	if(*first_data_byte >= CHANNEL_MODE_CC_THRESHOLD){
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b77      	cmp	r3, #119	@ 0x77
 8000f10:	d91d      	bls.n	8000f4e <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x4e>

		if(*first_data_byte == RESET_ALL_CONTROLLERS){ //put all pots into CC mode and set to 50%
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	2b79      	cmp	r3, #121	@ 0x79
 8000f1a:	d101      	bne.n	8000f20 <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x20>

			return (enum Validate)YES;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e017      	b.n	8000f50 <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x50>
		}
		else if(*first_data_byte == LOCAL_CONTROL){
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	2b7a      	cmp	r3, #122	@ 0x7a
 8000f28:	d101      	bne.n	8000f2e <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x2e>

			return (enum Validate)YES;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e010      	b.n	8000f50 <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x50>
		}
		else if(*first_data_byte == OMNI_MODE_ON){
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	2b7d      	cmp	r3, #125	@ 0x7d
 8000f36:	d101      	bne.n	8000f3c <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x3c>

			return (enum Validate)YES;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e009      	b.n	8000f50 <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x50>
		}
		else if(*first_data_byte == OMNI_MODE_OFF){
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b7c      	cmp	r3, #124	@ 0x7c
 8000f44:	d101      	bne.n	8000f4a <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x4a>

			return (enum Validate)YES;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e002      	b.n	8000f50 <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x50>
		}
		else{

			return (enum Validate)NO;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	e000      	b.n	8000f50 <Is_Utilised_Channel_Mode_CC_First_Data_Byte+0x50>
		}
	}
	else{

		return (enum Validate)NO;
 8000f4e:	2300      	movs	r3, #0
	}
}
 8000f50:	0018      	movs	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	b002      	add	sp, #8
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <Is_Utilised_CC_First_Data_Byte>:

enum Validate Is_Utilised_CC_First_Data_Byte(volatile uint8_t *first_data_byte){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]

	if(*first_data_byte >= CHANNEL_MODE_CC_THRESHOLD){
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b77      	cmp	r3, #119	@ 0x77
 8000f68:	d901      	bls.n	8000f6e <Is_Utilised_CC_First_Data_Byte+0x16>

		return (enum Validate)NO;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	e023      	b.n	8000fb6 <Is_Utilised_CC_First_Data_Byte+0x5e>
	}
	else{

		if(*first_data_byte == WAVESHAPE_CC){
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b14      	cmp	r3, #20
 8000f76:	d101      	bne.n	8000f7c <Is_Utilised_CC_First_Data_Byte+0x24>

			return (enum Validate)YES;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	e01c      	b.n	8000fb6 <Is_Utilised_CC_First_Data_Byte+0x5e>
		}
		else if(*first_data_byte == SPEED_CC){
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b15      	cmp	r3, #21
 8000f84:	d101      	bne.n	8000f8a <Is_Utilised_CC_First_Data_Byte+0x32>

			return (enum Validate)YES;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e015      	b.n	8000fb6 <Is_Utilised_CC_First_Data_Byte+0x5e>
		}
		else if(*first_data_byte == DEPTH_CC){
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	2b16      	cmp	r3, #22
 8000f92:	d101      	bne.n	8000f98 <Is_Utilised_CC_First_Data_Byte+0x40>

			return (enum Validate)YES;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e00e      	b.n	8000fb6 <Is_Utilised_CC_First_Data_Byte+0x5e>
		}
		else if(*first_data_byte == SYMMETRY_CC){
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b17      	cmp	r3, #23
 8000fa0:	d101      	bne.n	8000fa6 <Is_Utilised_CC_First_Data_Byte+0x4e>

			return (enum Validate)YES;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e007      	b.n	8000fb6 <Is_Utilised_CC_First_Data_Byte+0x5e>
		}
		else if(*first_data_byte == PHASE_CC){
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	2b18      	cmp	r3, #24
 8000fae:	d101      	bne.n	8000fb4 <Is_Utilised_CC_First_Data_Byte+0x5c>

			return (enum Validate)YES;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e000      	b.n	8000fb6 <Is_Utilised_CC_First_Data_Byte+0x5e>
		}
		else{

			return (enum Validate)NO;
 8000fb4:	2300      	movs	r3, #0
		}
	}
}
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b002      	add	sp, #8
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte>:

enum Validate Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte(volatile uint8_t *first_data_byte, volatile uint8_t *second_data_byte){
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
 8000fc6:	6039      	str	r1, [r7, #0]

	if(*first_data_byte == RESET_ALL_CONTROLLERS){
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b79      	cmp	r3, #121	@ 0x79
 8000fd0:	d108      	bne.n	8000fe4 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x26>

		if(*second_data_byte == 0){
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x22>

			return (enum Validate)YES;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e031      	b.n	8001044 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x86>
		}
		else{

			return (enum Validate)NO;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	e02f      	b.n	8001044 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x86>
		}
	}
	else if(*first_data_byte == LOCAL_CONTROL){
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2b7a      	cmp	r3, #122	@ 0x7a
 8000fec:	d10d      	bne.n	800100a <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x4c>

		if((*second_data_byte == 0) || (*second_data_byte == 127)){
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d004      	beq.n	8001002 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x44>
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	2b7f      	cmp	r3, #127	@ 0x7f
 8001000:	d101      	bne.n	8001006 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x48>

			return (enum Validate)YES;
 8001002:	2301      	movs	r3, #1
 8001004:	e01e      	b.n	8001044 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x86>
		}
		else{

			return (enum Validate)NO;
 8001006:	2300      	movs	r3, #0
 8001008:	e01c      	b.n	8001044 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x86>
		}
	}
	else if(*first_data_byte == OMNI_MODE_OFF){
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	b2db      	uxtb	r3, r3
 8001010:	2b7c      	cmp	r3, #124	@ 0x7c
 8001012:	d108      	bne.n	8001026 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x68>

		if((*second_data_byte == 0)){
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	2b00      	cmp	r3, #0
 800101c:	d101      	bne.n	8001022 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x64>

			return (enum Validate)YES;
 800101e:	2301      	movs	r3, #1
 8001020:	e010      	b.n	8001044 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x86>
		}
		else{

			return (enum Validate)NO;
 8001022:	2300      	movs	r3, #0
 8001024:	e00e      	b.n	8001044 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x86>
		}
	}
	else if(*first_data_byte == OMNI_MODE_ON){
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b7d      	cmp	r3, #125	@ 0x7d
 800102e:	d108      	bne.n	8001042 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x84>

		if((*second_data_byte == 0)){
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b00      	cmp	r3, #0
 8001038:	d101      	bne.n	800103e <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x80>

			return (enum Validate)YES;
 800103a:	2301      	movs	r3, #1
 800103c:	e002      	b.n	8001044 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x86>
		}
		else{

			return (enum Validate)NO;
 800103e:	2300      	movs	r3, #0
 8001040:	e000      	b.n	8001044 <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte+0x86>
		}
	}
	else{

		return (enum Validate)NO; //should not even be called if first data byte is always valid
 8001042:	2300      	movs	r3, #0
	}
}
 8001044:	0018      	movs	r0, r3
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}

0800104c <Is_Sysex_Start_Status_Byte>:
	}

	return 1;
}

enum Validate Is_Sysex_Start_Status_Byte(volatile uint8_t *data){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]

	if(*data == (uint8_t)SYSTEM_EXCLUSIVE_START){
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	b2db      	uxtb	r3, r3
 800105a:	2bf0      	cmp	r3, #240	@ 0xf0
 800105c:	d101      	bne.n	8001062 <Is_Sysex_Start_Status_Byte+0x16>

		return (enum Validate)YES;
 800105e:	2301      	movs	r3, #1
 8001060:	e000      	b.n	8001064 <Is_Sysex_Start_Status_Byte+0x18>
	}
	else{

		return (enum Validate)NO;
 8001062:	2300      	movs	r3, #0
	}
}
 8001064:	0018      	movs	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	b002      	add	sp, #8
 800106a:	bd80      	pop	{r7, pc}

0800106c <Is_Channelised_Status_Byte_On_Basic_Channel>:

		return (enum Validate)NO;
	}
}

enum Validate Is_Channelised_Status_Byte_On_Basic_Channel(volatile uint8_t *data, volatile enum MIDI_Channel MIDI_basic_channel){
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	000a      	movs	r2, r1
 8001076:	1cfb      	adds	r3, r7, #3
 8001078:	701a      	strb	r2, [r3, #0]

	uint8_t ch = *data & 0x0F;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	b2da      	uxtb	r2, r3
 8001080:	200f      	movs	r0, #15
 8001082:	183b      	adds	r3, r7, r0
 8001084:	210f      	movs	r1, #15
 8001086:	400a      	ands	r2, r1
 8001088:	701a      	strb	r2, [r3, #0]
	uint8_t b_ch = (uint8_t)MIDI_basic_channel;
 800108a:	210e      	movs	r1, #14
 800108c:	187b      	adds	r3, r7, r1
 800108e:	1cfa      	adds	r2, r7, #3
 8001090:	7812      	ldrb	r2, [r2, #0]
 8001092:	701a      	strb	r2, [r3, #0]

	if(ch == b_ch){
 8001094:	183a      	adds	r2, r7, r0
 8001096:	187b      	adds	r3, r7, r1
 8001098:	7812      	ldrb	r2, [r2, #0]
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	429a      	cmp	r2, r3
 800109e:	d101      	bne.n	80010a4 <Is_Channelised_Status_Byte_On_Basic_Channel+0x38>

		return (enum Validate)YES;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e000      	b.n	80010a6 <Is_Channelised_Status_Byte_On_Basic_Channel+0x3a>
	}
	else{

		return (enum Validate)NO;
 80010a4:	2300      	movs	r3, #0
	}
}
 80010a6:	0018      	movs	r0, r3
 80010a8:	46bd      	mov	sp, r7
 80010aa:	b004      	add	sp, #16
 80010ac:	bd80      	pop	{r7, pc}

080010ae <Is_Data_Buffer_Empty>:

enum Validate Is_Data_Buffer_Empty(volatile struct MIDI_Data *MIDI_data_struct){
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b084      	sub	sp, #16
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]

	uint16_t sum = 0;
 80010b6:	230e      	movs	r3, #14
 80010b8:	18fb      	adds	r3, r7, r3
 80010ba:	2200      	movs	r2, #0
 80010bc:	801a      	strh	r2, [r3, #0]

	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){
 80010be:	230d      	movs	r3, #13
 80010c0:	18fb      	adds	r3, r7, r3
 80010c2:	2200      	movs	r2, #0
 80010c4:	701a      	strb	r2, [r3, #0]
 80010c6:	e011      	b.n	80010ec <Is_Data_Buffer_Empty+0x3e>

		sum += MIDI_data_struct->MIDI_data_buffer[i];
 80010c8:	200d      	movs	r0, #13
 80010ca:	183b      	adds	r3, r7, r0
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	5cd3      	ldrb	r3, [r2, r3]
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	0019      	movs	r1, r3
 80010d6:	220e      	movs	r2, #14
 80010d8:	18bb      	adds	r3, r7, r2
 80010da:	18ba      	adds	r2, r7, r2
 80010dc:	8812      	ldrh	r2, [r2, #0]
 80010de:	188a      	adds	r2, r1, r2
 80010e0:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){
 80010e2:	183b      	adds	r3, r7, r0
 80010e4:	781a      	ldrb	r2, [r3, #0]
 80010e6:	183b      	adds	r3, r7, r0
 80010e8:	3201      	adds	r2, #1
 80010ea:	701a      	strb	r2, [r3, #0]
 80010ec:	230d      	movs	r3, #13
 80010ee:	18fb      	adds	r3, r7, r3
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b09      	cmp	r3, #9
 80010f4:	d9e8      	bls.n	80010c8 <Is_Data_Buffer_Empty+0x1a>
	}

	if(sum == 0){
 80010f6:	230e      	movs	r3, #14
 80010f8:	18fb      	adds	r3, r7, r3
 80010fa:	881b      	ldrh	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d101      	bne.n	8001104 <Is_Data_Buffer_Empty+0x56>

		return (enum Validate)YES;
 8001100:	2301      	movs	r3, #1
 8001102:	e000      	b.n	8001106 <Is_Data_Buffer_Empty+0x58>
	}
	else{

		return (enum Validate)NO;
 8001104:	2300      	movs	r3, #0
	}
}
 8001106:	0018      	movs	r0, r3
 8001108:	46bd      	mov	sp, r7
 800110a:	b004      	add	sp, #16
 800110c:	bd80      	pop	{r7, pc}

0800110e <Clear_Data_Buffer>:
			return 1;
		}
	}
}

uint8_t Clear_Data_Buffer(volatile struct MIDI_Data *MIDI_data_struct){
 800110e:	b580      	push	{r7, lr}
 8001110:	b084      	sub	sp, #16
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]

	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){
 8001116:	230f      	movs	r3, #15
 8001118:	18fb      	adds	r3, r7, r3
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	e00a      	b.n	8001136 <Clear_Data_Buffer+0x28>

		MIDI_data_struct->MIDI_data_buffer[i] = 0;
 8001120:	200f      	movs	r0, #15
 8001122:	183b      	adds	r3, r7, r0
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	2100      	movs	r1, #0
 800112a:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < sizeof(MIDI_data_struct->MIDI_data_buffer); i++){
 800112c:	183b      	adds	r3, r7, r0
 800112e:	781a      	ldrb	r2, [r3, #0]
 8001130:	183b      	adds	r3, r7, r0
 8001132:	3201      	adds	r2, #1
 8001134:	701a      	strb	r2, [r3, #0]
 8001136:	230f      	movs	r3, #15
 8001138:	18fb      	adds	r3, r7, r3
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b09      	cmp	r3, #9
 800113e:	d9ef      	bls.n	8001120 <Clear_Data_Buffer+0x12>
	}

	return 1;
 8001140:	2301      	movs	r3, #1
}
 8001142:	0018      	movs	r0, r3
 8001144:	46bd      	mov	sp, r7
 8001146:	b004      	add	sp, #16
 8001148:	bd80      	pop	{r7, pc}

0800114a <Is_Program_Change_Data_Byte_In_Range>:

enum Validate Is_Program_Change_Data_Byte_In_Range(volatile uint8_t *PC_data, uint8_t size_of_factory_or_user_array){
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
 8001152:	000a      	movs	r2, r1
 8001154:	1cfb      	adds	r3, r7, #3
 8001156:	701a      	strb	r2, [r3, #0]

	if(*PC_data < size_of_factory_or_user_array){
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b2db      	uxtb	r3, r3
 800115e:	1cfa      	adds	r2, r7, #3
 8001160:	7812      	ldrb	r2, [r2, #0]
 8001162:	429a      	cmp	r2, r3
 8001164:	d901      	bls.n	800116a <Is_Program_Change_Data_Byte_In_Range+0x20>

		return (enum Validate)YES;
 8001166:	2301      	movs	r3, #1
 8001168:	e000      	b.n	800116c <Is_Program_Change_Data_Byte_In_Range+0x22>
	}
	else{

		return (enum Validate)NO;
 800116a:	2300      	movs	r3, #0
	}
}
 800116c:	0018      	movs	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	b002      	add	sp, #8
 8001172:	bd80      	pop	{r7, pc}

08001174 <Is_System_Real_Time_Status_Byte>:

enum Validate Is_System_Real_Time_Status_Byte(volatile uint8_t *data){
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]

	if(*data == SYSTEM_REAL_TIME_MIDI_CLOCK){
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	b2db      	uxtb	r3, r3
 8001182:	2bf8      	cmp	r3, #248	@ 0xf8
 8001184:	d101      	bne.n	800118a <Is_System_Real_Time_Status_Byte+0x16>
		return (enum Validate)YES;
 8001186:	2301      	movs	r3, #1
 8001188:	e023      	b.n	80011d2 <Is_System_Real_Time_Status_Byte+0x5e>
	}
	else if(*data == SYSTEM_REAL_TIME_START){
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b2db      	uxtb	r3, r3
 8001190:	2bfa      	cmp	r3, #250	@ 0xfa
 8001192:	d101      	bne.n	8001198 <Is_System_Real_Time_Status_Byte+0x24>
		return (enum Validate)YES;
 8001194:	2301      	movs	r3, #1
 8001196:	e01c      	b.n	80011d2 <Is_System_Real_Time_Status_Byte+0x5e>
	}
	else if(*data == SYSTEM_REAL_TIME_CONTINUE){
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	b2db      	uxtb	r3, r3
 800119e:	2bfb      	cmp	r3, #251	@ 0xfb
 80011a0:	d101      	bne.n	80011a6 <Is_System_Real_Time_Status_Byte+0x32>
		return (enum Validate)YES;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e015      	b.n	80011d2 <Is_System_Real_Time_Status_Byte+0x5e>
	}
	else if(*data == SYSTEM_REAL_TIME_STOP){
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	2bfc      	cmp	r3, #252	@ 0xfc
 80011ae:	d101      	bne.n	80011b4 <Is_System_Real_Time_Status_Byte+0x40>
		return (enum Validate)YES;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e00e      	b.n	80011d2 <Is_System_Real_Time_Status_Byte+0x5e>
	}
	else if(*data == SYSTEM_REAL_TIME_ACTIVE_SENSING){
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2bfe      	cmp	r3, #254	@ 0xfe
 80011bc:	d101      	bne.n	80011c2 <Is_System_Real_Time_Status_Byte+0x4e>
		return (enum Validate)YES;
 80011be:	2301      	movs	r3, #1
 80011c0:	e007      	b.n	80011d2 <Is_System_Real_Time_Status_Byte+0x5e>
	}
	else if(*data == SYSTEM_REAL_TIME_RESET){
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	2bff      	cmp	r3, #255	@ 0xff
 80011ca:	d101      	bne.n	80011d0 <Is_System_Real_Time_Status_Byte+0x5c>
		return (enum Validate)YES;
 80011cc:	2301      	movs	r3, #1
 80011ce:	e000      	b.n	80011d2 <Is_System_Real_Time_Status_Byte+0x5e>
	}
	else{
		return (enum Validate)NO;
 80011d0:	2300      	movs	r3, #0
	}
}
 80011d2:	0018      	movs	r0, r3
 80011d4:	46bd      	mov	sp, r7
 80011d6:	b002      	add	sp, #8
 80011d8:	bd80      	pop	{r7, pc}

080011da <Is_OMNI_On>:

enum Validate Is_OMNI_On(volatile uint32_t *statuses_ptr){
 80011da:	b5b0      	push	{r4, r5, r7, lr}
 80011dc:	b084      	sub	sp, #16
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]

	uint8_t omni_mode = Get_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 80011e2:	250f      	movs	r5, #15
 80011e4:	197c      	adds	r4, r7, r5
 80011e6:	2380      	movs	r3, #128	@ 0x80
 80011e8:	00da      	lsls	r2, r3, #3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	0011      	movs	r1, r2
 80011ee:	0018      	movs	r0, r3
 80011f0:	f004 fcd8 	bl	8005ba4 <Get_Status_Bit>
 80011f4:	0003      	movs	r3, r0
 80011f6:	7023      	strb	r3, [r4, #0]

	if(omni_mode == 1){
 80011f8:	197b      	adds	r3, r7, r5
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d101      	bne.n	8001204 <Is_OMNI_On+0x2a>

		return (enum Validate)YES;
 8001200:	2301      	movs	r3, #1
 8001202:	e000      	b.n	8001206 <Is_OMNI_On+0x2c>
	}
	else{

		return (enum Validate)NO;
 8001204:	2300      	movs	r3, #0
	}
}
 8001206:	0018      	movs	r0, r3
 8001208:	46bd      	mov	sp, r7
 800120a:	b004      	add	sp, #16
 800120c:	bdb0      	pop	{r4, r5, r7, pc}

0800120e <Reset_and_Stop_MIDI_Software_Timer>:

uint8_t Reset_and_Stop_MIDI_Software_Timer(uint32_t *midi_counter_ptr, volatile uint32_t *statuses_ptr){
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	6039      	str	r1, [r7, #0]

	Clear_Status_Bit(statuses_ptr, Software_MIDI_Timer_Is_Running);
 8001218:	2380      	movs	r3, #128	@ 0x80
 800121a:	005a      	lsls	r2, r3, #1
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	0011      	movs	r1, r2
 8001220:	0018      	movs	r0, r3
 8001222:	f004 fce5 	bl	8005bf0 <Clear_Status_Bit>
	Clear_Status_Bit(statuses_ptr, Software_MIDI_Timer_Has_Timed_Out);
 8001226:	2380      	movs	r3, #128	@ 0x80
 8001228:	009a      	lsls	r2, r3, #2
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	0011      	movs	r1, r2
 800122e:	0018      	movs	r0, r3
 8001230:	f004 fcde 	bl	8005bf0 <Clear_Status_Bit>
	*midi_counter_ptr = 0;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]

	return 1;
 800123a:	2301      	movs	r3, #1
}
 800123c:	0018      	movs	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	b002      	add	sp, #8
 8001242:	bd80      	pop	{r7, pc}

08001244 <Reset_All_Controllers>:

uint8_t Reset_All_Controllers(struct Params *params_ptr, struct Delay_Line* delay_line_ptr){
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]

	//Store previous states
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 800124e:	4b24      	ldr	r3, [pc, #144]	@ (80012e0 <Reset_All_Controllers+0x9c>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b2da      	uxtb	r2, r3
 8001254:	4b22      	ldr	r3, [pc, #136]	@ (80012e0 <Reset_All_Controllers+0x9c>)
 8001256:	705a      	strb	r2, [r3, #1]
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8001258:	4b22      	ldr	r3, [pc, #136]	@ (80012e4 <Reset_All_Controllers+0xa0>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	b2da      	uxtb	r2, r3
 800125e:	4b21      	ldr	r3, [pc, #132]	@ (80012e4 <Reset_All_Controllers+0xa0>)
 8001260:	705a      	strb	r2, [r3, #1]
	depth_fsm.prev_state = depth_fsm.current_state;
 8001262:	4b21      	ldr	r3, [pc, #132]	@ (80012e8 <Reset_All_Controllers+0xa4>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b1f      	ldr	r3, [pc, #124]	@ (80012e8 <Reset_All_Controllers+0xa4>)
 800126a:	705a      	strb	r2, [r3, #1]
	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 800126c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <Reset_All_Controllers+0xa8>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b2da      	uxtb	r2, r3
 8001272:	4b1e      	ldr	r3, [pc, #120]	@ (80012ec <Reset_All_Controllers+0xa8>)
 8001274:	705a      	strb	r2, [r3, #1]
	phase_fsm.prev_state = phase_fsm.current_state;
 8001276:	4b1e      	ldr	r3, [pc, #120]	@ (80012f0 <Reset_All_Controllers+0xac>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	b2da      	uxtb	r2, r3
 800127c:	4b1c      	ldr	r3, [pc, #112]	@ (80012f0 <Reset_All_Controllers+0xac>)
 800127e:	705a      	strb	r2, [r3, #1]

	//Put all pots into CC mode
	waveshape_fsm.current_state = CC_MODE;
 8001280:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <Reset_All_Controllers+0x9c>)
 8001282:	2202      	movs	r2, #2
 8001284:	701a      	strb	r2, [r3, #0]
	speed_fsm.current_state.speed_exclusive_state = CC_MODE;
 8001286:	4b17      	ldr	r3, [pc, #92]	@ (80012e4 <Reset_All_Controllers+0xa0>)
 8001288:	2202      	movs	r2, #2
 800128a:	701a      	strb	r2, [r3, #0]
	depth_fsm.current_state = CC_MODE;
 800128c:	4b16      	ldr	r3, [pc, #88]	@ (80012e8 <Reset_All_Controllers+0xa4>)
 800128e:	2202      	movs	r2, #2
 8001290:	701a      	strb	r2, [r3, #0]
	symmetry_fsm.current_state = CC_MODE;
 8001292:	4b16      	ldr	r3, [pc, #88]	@ (80012ec <Reset_All_Controllers+0xa8>)
 8001294:	2202      	movs	r2, #2
 8001296:	701a      	strb	r2, [r3, #0]
	phase_fsm.current_state = CC_MODE;
 8001298:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <Reset_All_Controllers+0xac>)
 800129a:	2202      	movs	r2, #2
 800129c:	701a      	strb	r2, [r3, #0]

	uint8_t data = 127 >> 1;
 800129e:	230e      	movs	r3, #14
 80012a0:	18fb      	adds	r3, r7, r3
 80012a2:	223f      	movs	r2, #63	@ 0x3f
 80012a4:	701a      	strb	r2, [r3, #0]

	for(uint8_t index = 0; index < NUM_POTS; index++){
 80012a6:	230f      	movs	r3, #15
 80012a8:	18fb      	adds	r3, r7, r3
 80012aa:	2200      	movs	r2, #0
 80012ac:	701a      	strb	r2, [r3, #0]
 80012ae:	e00c      	b.n	80012ca <Reset_All_Controllers+0x86>

		CC_array[index] = data;
 80012b0:	200f      	movs	r0, #15
 80012b2:	183b      	adds	r3, r7, r0
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	4a0f      	ldr	r2, [pc, #60]	@ (80012f4 <Reset_All_Controllers+0xb0>)
 80012b8:	210e      	movs	r1, #14
 80012ba:	1879      	adds	r1, r7, r1
 80012bc:	7809      	ldrb	r1, [r1, #0]
 80012be:	54d1      	strb	r1, [r2, r3]
	for(uint8_t index = 0; index < NUM_POTS; index++){
 80012c0:	183b      	adds	r3, r7, r0
 80012c2:	781a      	ldrb	r2, [r3, #0]
 80012c4:	183b      	adds	r3, r7, r0
 80012c6:	3201      	adds	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
 80012ca:	230f      	movs	r3, #15
 80012cc:	18fb      	adds	r3, r7, r3
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	2b04      	cmp	r3, #4
 80012d2:	d9ed      	bls.n	80012b0 <Reset_All_Controllers+0x6c>
	}

	return 1;
 80012d4:	2301      	movs	r3, #1
}
 80012d6:	0018      	movs	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	b004      	add	sp, #16
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	46c0      	nop			@ (mov r8, r8)
 80012e0:	20000430 	.word	0x20000430
 80012e4:	20000428 	.word	0x20000428
 80012e8:	2000042c 	.word	0x2000042c
 80012ec:	20000434 	.word	0x20000434
 80012f0:	20000438 	.word	0x20000438
 80012f4:	20000548 	.word	0x20000548

080012f8 <Set_Local_Control>:

uint8_t Set_Local_Control(){
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0

	//Store previous states
	waveshape_fsm.prev_state = waveshape_fsm.current_state;
 80012fc:	4b15      	ldr	r3, [pc, #84]	@ (8001354 <Set_Local_Control+0x5c>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	b2da      	uxtb	r2, r3
 8001302:	4b14      	ldr	r3, [pc, #80]	@ (8001354 <Set_Local_Control+0x5c>)
 8001304:	705a      	strb	r2, [r3, #1]
	speed_fsm.prev_state.speed_exclusive_state = speed_fsm.current_state.speed_exclusive_state;
 8001306:	4b14      	ldr	r3, [pc, #80]	@ (8001358 <Set_Local_Control+0x60>)
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	b2da      	uxtb	r2, r3
 800130c:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <Set_Local_Control+0x60>)
 800130e:	705a      	strb	r2, [r3, #1]
	depth_fsm.prev_state = depth_fsm.current_state;
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <Set_Local_Control+0x64>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	4b11      	ldr	r3, [pc, #68]	@ (800135c <Set_Local_Control+0x64>)
 8001318:	705a      	strb	r2, [r3, #1]
	symmetry_fsm.prev_state = symmetry_fsm.current_state;
 800131a:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <Set_Local_Control+0x68>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	b2da      	uxtb	r2, r3
 8001320:	4b0f      	ldr	r3, [pc, #60]	@ (8001360 <Set_Local_Control+0x68>)
 8001322:	705a      	strb	r2, [r3, #1]
	phase_fsm.prev_state = phase_fsm.current_state;
 8001324:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <Set_Local_Control+0x6c>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <Set_Local_Control+0x6c>)
 800132c:	705a      	strb	r2, [r3, #1]

	//Put all pots into manual mode
	waveshape_fsm.current_state = MANUAL_MODE;
 800132e:	4b09      	ldr	r3, [pc, #36]	@ (8001354 <Set_Local_Control+0x5c>)
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
	speed_fsm.current_state.speed_exclusive_state = MANUAL_MODE;
 8001334:	4b08      	ldr	r3, [pc, #32]	@ (8001358 <Set_Local_Control+0x60>)
 8001336:	2201      	movs	r2, #1
 8001338:	701a      	strb	r2, [r3, #0]
	depth_fsm.current_state = MANUAL_MODE;
 800133a:	4b08      	ldr	r3, [pc, #32]	@ (800135c <Set_Local_Control+0x64>)
 800133c:	2201      	movs	r2, #1
 800133e:	701a      	strb	r2, [r3, #0]
	symmetry_fsm.current_state = MANUAL_MODE;
 8001340:	4b07      	ldr	r3, [pc, #28]	@ (8001360 <Set_Local_Control+0x68>)
 8001342:	2201      	movs	r2, #1
 8001344:	701a      	strb	r2, [r3, #0]
	phase_fsm.current_state = MANUAL_MODE;
 8001346:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <Set_Local_Control+0x6c>)
 8001348:	2201      	movs	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]

	return 1;
 800134c:	2301      	movs	r3, #1
}
 800134e:	0018      	movs	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20000430 	.word	0x20000430
 8001358:	20000428 	.word	0x20000428
 800135c:	2000042c 	.word	0x2000042c
 8001360:	20000434 	.word	0x20000434
 8001364:	20000438 	.word	0x20000438

08001368 <Set_OMNI_Off>:

uint8_t Set_OMNI_Off(volatile uint32_t *statuses_ptr){
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

	//Clear status bit
	Clear_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 8001370:	2380      	movs	r3, #128	@ 0x80
 8001372:	00da      	lsls	r2, r3, #3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	0011      	movs	r1, r2
 8001378:	0018      	movs	r0, r3
 800137a:	f004 fc39 	bl	8005bf0 <Clear_Status_Bit>

	return 1;
 800137e:	2301      	movs	r3, #1
}
 8001380:	0018      	movs	r0, r3
 8001382:	46bd      	mov	sp, r7
 8001384:	b002      	add	sp, #8
 8001386:	bd80      	pop	{r7, pc}

08001388 <Set_OMNI_On>:

uint8_t Set_OMNI_On(volatile uint32_t *statuses_ptr){
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

	//Set status bit
	Set_Status_Bit(statuses_ptr, MIDI_Channel_Voice_Mode);
 8001390:	2380      	movs	r3, #128	@ 0x80
 8001392:	00da      	lsls	r2, r3, #3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	0011      	movs	r1, r2
 8001398:	0018      	movs	r0, r3
 800139a:	f004 fc17 	bl	8005bcc <Set_Status_Bit>

	return 1;
 800139e:	2301      	movs	r3, #1
}
 80013a0:	0018      	movs	r0, r3
 80013a2:	46bd      	mov	sp, r7
 80013a4:	b002      	add	sp, #8
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <Start_UART_Receive>:
//VARIABLE DEFINITIONS
volatile uint8_t rx_buffer[1] = {0};
volatile enum Validate UART_DMA_TX_is_complete = YES;

//FUNCTION DEFINITIONS
uint8_t Start_UART_Receive(void){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0

	//START UART RECEIVE
	HAL_UART_Receive_DMA(&huart2, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 80013ac:	4904      	ldr	r1, [pc, #16]	@ (80013c0 <Start_UART_Receive+0x18>)
 80013ae:	4b05      	ldr	r3, [pc, #20]	@ (80013c4 <Start_UART_Receive+0x1c>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	0018      	movs	r0, r3
 80013b4:	f00a fcb2 	bl	800bd1c <HAL_UART_Receive_DMA>

	return 1;
 80013b8:	2301      	movs	r3, #1
}
 80013ba:	0018      	movs	r0, r3
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	2000055c 	.word	0x2000055c
 80013c4:	20000ac8 	.word	0x20000ac8

080013c8 <Pot_Check>:
volatile uint8_t symmetry_pot_adc_measurement_num = 0;
volatile uint8_t phase_pot_adc_measurement_num = 0;
volatile uint8_t pots_counter = 0;

//FUNCTION DEFINITIONS
uint8_t Pot_Check(volatile uint16_t* ADCResults_arr, enum Pot_Type pot_type){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08a      	sub	sp, #40	@ 0x28
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	000a      	movs	r2, r1
 80013d2:	1cfb      	adds	r3, r7, #3
 80013d4:	701a      	strb	r2, [r3, #0]
	static uint16_t second_symmetry_measurement;

	static uint16_t first_phase_measurement;
	static uint16_t second_phase_measurement;

	uint16_t *first_measurement_ptr = NULL;
 80013d6:	2300      	movs	r3, #0
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
	uint16_t *second_measurement_ptr = NULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	623b      	str	r3, [r7, #32]
	volatile uint8_t *measurement_num_ptr = NULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
	void *measurement_ptr = NULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
	uint8_t tolerance = 0;
 80013e6:	2117      	movs	r1, #23
 80013e8:	187b      	adds	r3, r7, r1
 80013ea:	2200      	movs	r2, #0
 80013ec:	701a      	strb	r2, [r3, #0]
	volatile struct Normal_FSM* normal_fsm_ptr = NULL;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
	volatile struct Speed_FSM* speed_fsm_ptr = NULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]

	if(pot_type == WAVESHAPE_POT){
 80013f6:	1cfb      	adds	r3, r7, #3
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d10d      	bne.n	800141a <Pot_Check+0x52>

		first_measurement_ptr = &first_waveshape_measurement;
 80013fe:	4b6d      	ldr	r3, [pc, #436]	@ (80015b4 <Pot_Check+0x1ec>)
 8001400:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_waveshape_measurement;
 8001402:	4b6d      	ldr	r3, [pc, #436]	@ (80015b8 <Pot_Check+0x1f0>)
 8001404:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &waveshape_pot_adc_measurement_num;
 8001406:	4b6d      	ldr	r3, [pc, #436]	@ (80015bc <Pot_Check+0x1f4>)
 8001408:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + WAVESHAPE_ADC_RESULT_INDEX);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	61bb      	str	r3, [r7, #24]
		tolerance = WAVESHAPE_TOLERANCE;
 800140e:	187b      	adds	r3, r7, r1
 8001410:	2246      	movs	r2, #70	@ 0x46
 8001412:	701a      	strb	r2, [r3, #0]
		normal_fsm_ptr = &waveshape_fsm;
 8001414:	4b6a      	ldr	r3, [pc, #424]	@ (80015c0 <Pot_Check+0x1f8>)
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	e04e      	b.n	80014b8 <Pot_Check+0xf0>
	}
	else if(pot_type == SPEED_POT){
 800141a:	1cfb      	adds	r3, r7, #3
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d10f      	bne.n	8001442 <Pot_Check+0x7a>

		first_measurement_ptr = &first_speed_measurement;
 8001422:	4b68      	ldr	r3, [pc, #416]	@ (80015c4 <Pot_Check+0x1fc>)
 8001424:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_speed_measurement;
 8001426:	4b68      	ldr	r3, [pc, #416]	@ (80015c8 <Pot_Check+0x200>)
 8001428:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &speed_pot_adc_measurement_num;
 800142a:	4b68      	ldr	r3, [pc, #416]	@ (80015cc <Pot_Check+0x204>)
 800142c:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + SPEED_ADC_RESULT_INDEX);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	3302      	adds	r3, #2
 8001432:	61bb      	str	r3, [r7, #24]
		tolerance = SPEED_TOLERANCE;
 8001434:	2317      	movs	r3, #23
 8001436:	18fb      	adds	r3, r7, r3
 8001438:	2246      	movs	r2, #70	@ 0x46
 800143a:	701a      	strb	r2, [r3, #0]
		speed_fsm_ptr = &speed_fsm;
 800143c:	4b64      	ldr	r3, [pc, #400]	@ (80015d0 <Pot_Check+0x208>)
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	e03a      	b.n	80014b8 <Pot_Check+0xf0>
	}
	else if(pot_type == DEPTH_POT){
 8001442:	1cfb      	adds	r3, r7, #3
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d10f      	bne.n	800146a <Pot_Check+0xa2>

		first_measurement_ptr = &first_depth_measurement;
 800144a:	4b62      	ldr	r3, [pc, #392]	@ (80015d4 <Pot_Check+0x20c>)
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_depth_measurement;
 800144e:	4b62      	ldr	r3, [pc, #392]	@ (80015d8 <Pot_Check+0x210>)
 8001450:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &depth_pot_adc_measurement_num;
 8001452:	4b62      	ldr	r3, [pc, #392]	@ (80015dc <Pot_Check+0x214>)
 8001454:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + DEPTH_ADC_RESULT_INDEX);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	3304      	adds	r3, #4
 800145a:	61bb      	str	r3, [r7, #24]
		tolerance = DEPTH_TOLERANCE;
 800145c:	2317      	movs	r3, #23
 800145e:	18fb      	adds	r3, r7, r3
 8001460:	2246      	movs	r2, #70	@ 0x46
 8001462:	701a      	strb	r2, [r3, #0]
		normal_fsm_ptr = &depth_fsm;
 8001464:	4b5e      	ldr	r3, [pc, #376]	@ (80015e0 <Pot_Check+0x218>)
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	e026      	b.n	80014b8 <Pot_Check+0xf0>
	}
	else if(pot_type == SYMMETRY_POT){
 800146a:	1cfb      	adds	r3, r7, #3
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b03      	cmp	r3, #3
 8001470:	d10f      	bne.n	8001492 <Pot_Check+0xca>

		first_measurement_ptr = &first_symmetry_measurement;
 8001472:	4b5c      	ldr	r3, [pc, #368]	@ (80015e4 <Pot_Check+0x21c>)
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_symmetry_measurement;
 8001476:	4b5c      	ldr	r3, [pc, #368]	@ (80015e8 <Pot_Check+0x220>)
 8001478:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &symmetry_pot_adc_measurement_num;
 800147a:	4b5c      	ldr	r3, [pc, #368]	@ (80015ec <Pot_Check+0x224>)
 800147c:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + SYMMETRY_ADC_RESULT_INDEX);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3306      	adds	r3, #6
 8001482:	61bb      	str	r3, [r7, #24]
		tolerance = SYMMETRY_TOLERANCE;
 8001484:	2317      	movs	r3, #23
 8001486:	18fb      	adds	r3, r7, r3
 8001488:	2246      	movs	r2, #70	@ 0x46
 800148a:	701a      	strb	r2, [r3, #0]
		normal_fsm_ptr = &symmetry_fsm;
 800148c:	4b58      	ldr	r3, [pc, #352]	@ (80015f0 <Pot_Check+0x228>)
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	e012      	b.n	80014b8 <Pot_Check+0xf0>
	}
	else if(pot_type == PHASE_POT){
 8001492:	1cfb      	adds	r3, r7, #3
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b04      	cmp	r3, #4
 8001498:	d10e      	bne.n	80014b8 <Pot_Check+0xf0>

		first_measurement_ptr = &first_phase_measurement;
 800149a:	4b56      	ldr	r3, [pc, #344]	@ (80015f4 <Pot_Check+0x22c>)
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24
		second_measurement_ptr = &second_phase_measurement;
 800149e:	4b56      	ldr	r3, [pc, #344]	@ (80015f8 <Pot_Check+0x230>)
 80014a0:	623b      	str	r3, [r7, #32]
		measurement_num_ptr = &phase_pot_adc_measurement_num;
 80014a2:	4b56      	ldr	r3, [pc, #344]	@ (80015fc <Pot_Check+0x234>)
 80014a4:	61fb      	str	r3, [r7, #28]
		measurement_ptr = (uint16_t*)(ADCResults_arr + DUTY_DELAY_LINE_READ_POINTER_OFFSET_ADC_RESULT_INDEX);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	3308      	adds	r3, #8
 80014aa:	61bb      	str	r3, [r7, #24]
		tolerance = PHASE_TOLERANCE;
 80014ac:	2317      	movs	r3, #23
 80014ae:	18fb      	adds	r3, r7, r3
 80014b0:	2246      	movs	r2, #70	@ 0x46
 80014b2:	701a      	strb	r2, [r3, #0]
		normal_fsm_ptr = &phase_fsm;
 80014b4:	4b52      	ldr	r3, [pc, #328]	@ (8001600 <Pot_Check+0x238>)
 80014b6:	613b      	str	r3, [r7, #16]
	}

	if(*measurement_num_ptr == 0){
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d10b      	bne.n	80014da <Pot_Check+0x112>

		*first_measurement_ptr = *((uint16_t*)measurement_ptr);
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	881a      	ldrh	r2, [r3, #0]
 80014c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c8:	801a      	strh	r2, [r3, #0]

			(*measurement_num_ptr)++;
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	3301      	adds	r3, #1
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	701a      	strb	r2, [r3, #0]
 80014d8:	e066      	b.n	80015a8 <Pot_Check+0x1e0>
	}
	else if(*measurement_num_ptr == 1){
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d10b      	bne.n	80014fc <Pot_Check+0x134>

		*second_measurement_ptr = *((uint16_t*)measurement_ptr);
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	881a      	ldrh	r2, [r3, #0]
 80014e8:	6a3b      	ldr	r3, [r7, #32]
 80014ea:	801a      	strh	r2, [r3, #0]

		(*measurement_num_ptr)++;
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	3301      	adds	r3, #1
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	701a      	strb	r2, [r3, #0]
 80014fa:	e055      	b.n	80015a8 <Pot_Check+0x1e0>
	}
	else if(*measurement_num_ptr == 2){
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d150      	bne.n	80015a8 <Pot_Check+0x1e0>

		*measurement_num_ptr = 0;
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]

		uint16_t diff = 0;
 800150c:	200a      	movs	r0, #10
 800150e:	183b      	adds	r3, r7, r0
 8001510:	2200      	movs	r2, #0
 8001512:	801a      	strh	r2, [r3, #0]

		if(*first_measurement_ptr > *second_measurement_ptr){
 8001514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001516:	881a      	ldrh	r2, [r3, #0]
 8001518:	6a3b      	ldr	r3, [r7, #32]
 800151a:	881b      	ldrh	r3, [r3, #0]
 800151c:	429a      	cmp	r2, r3
 800151e:	d907      	bls.n	8001530 <Pot_Check+0x168>

			diff = *first_measurement_ptr - *second_measurement_ptr;
 8001520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001522:	8819      	ldrh	r1, [r3, #0]
 8001524:	6a3b      	ldr	r3, [r7, #32]
 8001526:	881a      	ldrh	r2, [r3, #0]
 8001528:	183b      	adds	r3, r7, r0
 800152a:	1a8a      	subs	r2, r1, r2
 800152c:	801a      	strh	r2, [r3, #0]
 800152e:	e00d      	b.n	800154c <Pot_Check+0x184>

		}
		else if(*second_measurement_ptr > *first_measurement_ptr){
 8001530:	6a3b      	ldr	r3, [r7, #32]
 8001532:	881a      	ldrh	r2, [r3, #0]
 8001534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001536:	881b      	ldrh	r3, [r3, #0]
 8001538:	429a      	cmp	r2, r3
 800153a:	d907      	bls.n	800154c <Pot_Check+0x184>

			diff = *second_measurement_ptr - *first_measurement_ptr;
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	8819      	ldrh	r1, [r3, #0]
 8001540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001542:	881a      	ldrh	r2, [r3, #0]
 8001544:	230a      	movs	r3, #10
 8001546:	18fb      	adds	r3, r7, r3
 8001548:	1a8a      	subs	r2, r1, r2
 800154a:	801a      	strh	r2, [r3, #0]
		/*else{

			diff = 0
		}*/

		if(diff > tolerance){
 800154c:	2317      	movs	r3, #23
 800154e:	18fb      	adds	r3, r7, r3
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	b29b      	uxth	r3, r3
 8001554:	220a      	movs	r2, #10
 8001556:	18ba      	adds	r2, r7, r2
 8001558:	8812      	ldrh	r2, [r2, #0]
 800155a:	429a      	cmp	r2, r3
 800155c:	d924      	bls.n	80015a8 <Pot_Check+0x1e0>

			if(normal_fsm_ptr != NULL){
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d008      	beq.n	8001576 <Pot_Check+0x1ae>

				normal_fsm_ptr->prev_state = normal_fsm_ptr->current_state;
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	b2da      	uxtb	r2, r3
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	705a      	strb	r2, [r3, #1]
				normal_fsm_ptr->current_state = MANUAL_MODE;
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
 8001574:	e018      	b.n	80015a8 <Pot_Check+0x1e0>

			}
			else if(speed_fsm_ptr != NULL){
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d015      	beq.n	80015a8 <Pot_Check+0x1e0>

				speed_fsm_ptr->prev_state = speed_fsm_ptr->current_state;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	7812      	ldrb	r2, [r2, #0]
 8001582:	705a      	strb	r2, [r3, #1]
				speed_fsm_ptr->current_state.shared_state = MANUAL_MODE;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
				Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 800158a:	4b1e      	ldr	r3, [pc, #120]	@ (8001604 <Pot_Check+0x23c>)
 800158c:	2120      	movs	r1, #32
 800158e:	0018      	movs	r0, r3
 8001590:	f004 fb2e 	bl	8005bf0 <Clear_Status_Bit>
				Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8001594:	4b1b      	ldr	r3, [pc, #108]	@ (8001604 <Pot_Check+0x23c>)
 8001596:	2140      	movs	r1, #64	@ 0x40
 8001598:	0018      	movs	r0, r3
 800159a:	f004 fb29 	bl	8005bf0 <Clear_Status_Bit>
				Clear_Status_Bit(&statuses, First_Sync_Complete);
 800159e:	4b19      	ldr	r3, [pc, #100]	@ (8001604 <Pot_Check+0x23c>)
 80015a0:	2108      	movs	r1, #8
 80015a2:	0018      	movs	r0, r3
 80015a4:	f004 fb24 	bl	8005bf0 <Clear_Status_Bit>
			}
		}
	}

	return 1;
 80015a8:	2301      	movs	r3, #1
}
 80015aa:	0018      	movs	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	b00a      	add	sp, #40	@ 0x28
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	46c0      	nop			@ (mov r8, r8)
 80015b4:	20000564 	.word	0x20000564
 80015b8:	20000566 	.word	0x20000566
 80015bc:	2000055d 	.word	0x2000055d
 80015c0:	20000430 	.word	0x20000430
 80015c4:	20000568 	.word	0x20000568
 80015c8:	2000056a 	.word	0x2000056a
 80015cc:	2000055e 	.word	0x2000055e
 80015d0:	20000428 	.word	0x20000428
 80015d4:	2000056c 	.word	0x2000056c
 80015d8:	2000056e 	.word	0x2000056e
 80015dc:	2000055f 	.word	0x2000055f
 80015e0:	2000042c 	.word	0x2000042c
 80015e4:	20000570 	.word	0x20000570
 80015e8:	20000572 	.word	0x20000572
 80015ec:	20000560 	.word	0x20000560
 80015f0:	20000434 	.word	0x20000434
 80015f4:	20000574 	.word	0x20000574
 80015f8:	20000576 	.word	0x20000576
 80015fc:	20000561 	.word	0x20000561
 8001600:	20000438 	.word	0x20000438
 8001604:	20000cb4 	.word	0x20000cb4

08001608 <Check_Tap_Tempo_Switch_State>:

uint8_t Check_Tap_Tempo_Switch_State(volatile struct Tap_Tempo_Switch_States *tap_tempo_switch_states_ptr){
 8001608:	b5b0      	push	{r4, r5, r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]

	static uint8_t extend_rising_edge = 0;
	static uint8_t tap_tempo_switch_state_counter = TAP_TEMPO_SWITCH_CONFIDENCE_COUNT;

	uint8_t switch_state = (uint8_t)HAL_GPIO_ReadPin(SW_IN_GPIO_Port, SW_IN_Pin);
 8001610:	250f      	movs	r5, #15
 8001612:	197c      	adds	r4, r7, r5
 8001614:	2380      	movs	r3, #128	@ 0x80
 8001616:	00da      	lsls	r2, r3, #3
 8001618:	23a0      	movs	r3, #160	@ 0xa0
 800161a:	05db      	lsls	r3, r3, #23
 800161c:	0011      	movs	r1, r2
 800161e:	0018      	movs	r0, r3
 8001620:	f006 fd0c 	bl	800803c <HAL_GPIO_ReadPin>
 8001624:	0003      	movs	r3, r0
 8001626:	7023      	strb	r3, [r4, #0]

	if(switch_state == 0){
 8001628:	197b      	adds	r3, r7, r5
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d10a      	bne.n	8001646 <Check_Tap_Tempo_Switch_State+0x3e>

		if(tap_tempo_switch_state_counter != 0){
 8001630:	4b1b      	ldr	r3, [pc, #108]	@ (80016a0 <Check_Tap_Tempo_Switch_State+0x98>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d01e      	beq.n	8001676 <Check_Tap_Tempo_Switch_State+0x6e>

			tap_tempo_switch_state_counter--;
 8001638:	4b19      	ldr	r3, [pc, #100]	@ (80016a0 <Check_Tap_Tempo_Switch_State+0x98>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	3b01      	subs	r3, #1
 800163e:	b2da      	uxtb	r2, r3
 8001640:	4b17      	ldr	r3, [pc, #92]	@ (80016a0 <Check_Tap_Tempo_Switch_State+0x98>)
 8001642:	701a      	strb	r2, [r3, #0]
 8001644:	e017      	b.n	8001676 <Check_Tap_Tempo_Switch_State+0x6e>
		}
	}
	else{

		if(tap_tempo_switch_state_counter != TAP_TEMPO_SWITCH_CONFIDENCE_COUNT){
 8001646:	4b16      	ldr	r3, [pc, #88]	@ (80016a0 <Check_Tap_Tempo_Switch_State+0x98>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b0e      	cmp	r3, #14
 800164c:	d013      	beq.n	8001676 <Check_Tap_Tempo_Switch_State+0x6e>

			if(extend_rising_edge == COUNT_TO_DELAY_RISING_TAP_TEMPO_EDGE){
 800164e:	4b15      	ldr	r3, [pc, #84]	@ (80016a4 <Check_Tap_Tempo_Switch_State+0x9c>)
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	2b04      	cmp	r3, #4
 8001654:	d109      	bne.n	800166a <Check_Tap_Tempo_Switch_State+0x62>

				tap_tempo_switch_state_counter++;
 8001656:	4b12      	ldr	r3, [pc, #72]	@ (80016a0 <Check_Tap_Tempo_Switch_State+0x98>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	3301      	adds	r3, #1
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <Check_Tap_Tempo_Switch_State+0x98>)
 8001660:	701a      	strb	r2, [r3, #0]
				extend_rising_edge = 0;
 8001662:	4b10      	ldr	r3, [pc, #64]	@ (80016a4 <Check_Tap_Tempo_Switch_State+0x9c>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
 8001668:	e005      	b.n	8001676 <Check_Tap_Tempo_Switch_State+0x6e>
			}
			else{
				extend_rising_edge++;
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <Check_Tap_Tempo_Switch_State+0x9c>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	3301      	adds	r3, #1
 8001670:	b2da      	uxtb	r2, r3
 8001672:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <Check_Tap_Tempo_Switch_State+0x9c>)
 8001674:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	if(tap_tempo_switch_state_counter == 0){
 8001676:	4b0a      	ldr	r3, [pc, #40]	@ (80016a0 <Check_Tap_Tempo_Switch_State+0x98>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d103      	bne.n	8001686 <Check_Tap_Tempo_Switch_State+0x7e>

		tap_tempo_switch_states_ptr->tap_tempo_switch_state = DEPRESSED;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
 8001684:	e006      	b.n	8001694 <Check_Tap_Tempo_Switch_State+0x8c>
	}
	else if(tap_tempo_switch_state_counter == TAP_TEMPO_SWITCH_CONFIDENCE_COUNT){
 8001686:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <Check_Tap_Tempo_Switch_State+0x98>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b0e      	cmp	r3, #14
 800168c:	d102      	bne.n	8001694 <Check_Tap_Tempo_Switch_State+0x8c>

		tap_tempo_switch_states_ptr->tap_tempo_switch_state = NOT_DEPRESSED;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	701a      	strb	r2, [r3, #0]
	}

	return 1;
 8001694:	2301      	movs	r3, #1
}
 8001696:	0018      	movs	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	b004      	add	sp, #16
 800169c:	bdb0      	pop	{r4, r5, r7, pc}
 800169e:	46c0      	nop			@ (mov r8, r8)
 80016a0:	2000001d 	.word	0x2000001d
 80016a4:	20000578 	.word	0x20000578

080016a8 <SystemClock_Config>:

LPTIM_HandleTypeDef hlptim1;

//FUNCTIONS
void SystemClock_Config(void)
{
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b093      	sub	sp, #76	@ 0x4c
 80016ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ae:	2410      	movs	r4, #16
 80016b0:	193b      	adds	r3, r7, r4
 80016b2:	0018      	movs	r0, r3
 80016b4:	2338      	movs	r3, #56	@ 0x38
 80016b6:	001a      	movs	r2, r3
 80016b8:	2100      	movs	r1, #0
 80016ba:	f00b fe51 	bl	800d360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016be:	003b      	movs	r3, r7
 80016c0:	0018      	movs	r0, r3
 80016c2:	2310      	movs	r3, #16
 80016c4:	001a      	movs	r2, r3
 80016c6:	2100      	movs	r1, #0
 80016c8:	f00b fe4a 	bl	800d360 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016cc:	2380      	movs	r3, #128	@ 0x80
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	0018      	movs	r0, r3
 80016d2:	f007 f925 	bl	8008920 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016d6:	193b      	adds	r3, r7, r4
 80016d8:	2202      	movs	r2, #2
 80016da:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016dc:	193b      	adds	r3, r7, r4
 80016de:	2280      	movs	r2, #128	@ 0x80
 80016e0:	0052      	lsls	r2, r2, #1
 80016e2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80016e4:	0021      	movs	r1, r4
 80016e6:	187b      	adds	r3, r7, r1
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ec:	187b      	adds	r3, r7, r1
 80016ee:	2240      	movs	r2, #64	@ 0x40
 80016f0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f2:	187b      	adds	r3, r7, r1
 80016f4:	2202      	movs	r2, #2
 80016f6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016f8:	187b      	adds	r3, r7, r1
 80016fa:	2202      	movs	r2, #2
 80016fc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80016fe:	187b      	adds	r3, r7, r1
 8001700:	2200      	movs	r2, #0
 8001702:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001704:	187b      	adds	r3, r7, r1
 8001706:	2208      	movs	r2, #8
 8001708:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800170a:	187b      	adds	r3, r7, r1
 800170c:	2280      	movs	r2, #128	@ 0x80
 800170e:	0292      	lsls	r2, r2, #10
 8001710:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8001712:	187b      	adds	r3, r7, r1
 8001714:	22c0      	movs	r2, #192	@ 0xc0
 8001716:	04d2      	lsls	r2, r2, #19
 8001718:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800171a:	187b      	adds	r3, r7, r1
 800171c:	2280      	movs	r2, #128	@ 0x80
 800171e:	0592      	lsls	r2, r2, #22
 8001720:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001722:	187b      	adds	r3, r7, r1
 8001724:	0018      	movs	r0, r3
 8001726:	f007 f947 	bl	80089b8 <HAL_RCC_OscConfig>
 800172a:	1e03      	subs	r3, r0, #0
 800172c:	d001      	beq.n	8001732 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800172e:	f000 fdb1 	bl	8002294 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001732:	003b      	movs	r3, r7
 8001734:	2207      	movs	r2, #7
 8001736:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001738:	003b      	movs	r3, r7
 800173a:	2202      	movs	r2, #2
 800173c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800173e:	003b      	movs	r3, r7
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001744:	003b      	movs	r3, r7
 8001746:	2200      	movs	r2, #0
 8001748:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800174a:	003b      	movs	r3, r7
 800174c:	2102      	movs	r1, #2
 800174e:	0018      	movs	r0, r3
 8001750:	f007 fc4c 	bl	8008fec <HAL_RCC_ClockConfig>
 8001754:	1e03      	subs	r3, r0, #0
 8001756:	d001      	beq.n	800175c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001758:	f000 fd9c 	bl	8002294 <Error_Handler>
  }
}
 800175c:	46c0      	nop			@ (mov r8, r8)
 800175e:	46bd      	mov	sp, r7
 8001760:	b013      	add	sp, #76	@ 0x4c
 8001762:	bd90      	pop	{r4, r7, pc}

08001764 <MX_ADC1_Init>:

void MX_ADC1_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	0018      	movs	r0, r3
 800176e:	230c      	movs	r3, #12
 8001770:	001a      	movs	r2, r3
 8001772:	2100      	movs	r1, #0
 8001774:	f00b fdf4 	bl	800d360 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001778:	4b54      	ldr	r3, [pc, #336]	@ (80018cc <MX_ADC1_Init+0x168>)
 800177a:	4a55      	ldr	r2, [pc, #340]	@ (80018d0 <MX_ADC1_Init+0x16c>)
 800177c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800177e:	4b53      	ldr	r3, [pc, #332]	@ (80018cc <MX_ADC1_Init+0x168>)
 8001780:	2280      	movs	r2, #128	@ 0x80
 8001782:	05d2      	lsls	r2, r2, #23
 8001784:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001786:	4b51      	ldr	r3, [pc, #324]	@ (80018cc <MX_ADC1_Init+0x168>)
 8001788:	2200      	movs	r2, #0
 800178a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800178c:	4b4f      	ldr	r3, [pc, #316]	@ (80018cc <MX_ADC1_Init+0x168>)
 800178e:	2200      	movs	r2, #0
 8001790:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001792:	4b4e      	ldr	r3, [pc, #312]	@ (80018cc <MX_ADC1_Init+0x168>)
 8001794:	2280      	movs	r2, #128	@ 0x80
 8001796:	0392      	lsls	r2, r2, #14
 8001798:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800179a:	4b4c      	ldr	r3, [pc, #304]	@ (80018cc <MX_ADC1_Init+0x168>)
 800179c:	2208      	movs	r2, #8
 800179e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80017a0:	4b4a      	ldr	r3, [pc, #296]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80017a6:	4b49      	ldr	r3, [pc, #292]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017ac:	4b47      	ldr	r3, [pc, #284]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 5;
 80017b2:	4b46      	ldr	r3, [pc, #280]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017b4:	2205      	movs	r2, #5
 80017b6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017b8:	4b44      	ldr	r3, [pc, #272]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017ba:	2220      	movs	r2, #32
 80017bc:	2100      	movs	r1, #0
 80017be:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017c0:	4b42      	ldr	r3, [pc, #264]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017c6:	4b41      	ldr	r3, [pc, #260]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017cc:	4b3f      	ldr	r3, [pc, #252]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017ce:	222c      	movs	r2, #44	@ 0x2c
 80017d0:	2100      	movs	r1, #0
 80017d2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80017d4:	4b3d      	ldr	r3, [pc, #244]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80017da:	4b3c      	ldr	r3, [pc, #240]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017dc:	2200      	movs	r2, #0
 80017de:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80017e0:	4b3a      	ldr	r3, [pc, #232]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80017e6:	4b39      	ldr	r3, [pc, #228]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017e8:	223c      	movs	r2, #60	@ 0x3c
 80017ea:	2100      	movs	r1, #0
 80017ec:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80017ee:	4b37      	ldr	r3, [pc, #220]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017f4:	4b35      	ldr	r3, [pc, #212]	@ (80018cc <MX_ADC1_Init+0x168>)
 80017f6:	0018      	movs	r0, r3
 80017f8:	f004 fc28 	bl	800604c <HAL_ADC_Init>
 80017fc:	1e03      	subs	r3, r0, #0
 80017fe:	d001      	beq.n	8001804 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8001800:	f000 fd48 	bl	8002294 <Error_Handler>
  }

  /** Configure Channel 0
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	2201      	movs	r2, #1
 8001808:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2200      	movs	r2, #0
 800180e:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001810:	1d3b      	adds	r3, r7, #4
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001816:	1d3a      	adds	r2, r7, #4
 8001818:	4b2c      	ldr	r3, [pc, #176]	@ (80018cc <MX_ADC1_Init+0x168>)
 800181a:	0011      	movs	r1, r2
 800181c:	0018      	movs	r0, r3
 800181e:	f004 ff99 	bl	8006754 <HAL_ADC_ConfigChannel>
 8001822:	1e03      	subs	r3, r0, #0
 8001824:	d001      	beq.n	800182a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001826:	f000 fd35 	bl	8002294 <Error_Handler>
  }

  /** Configure Channel 1
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	4a29      	ldr	r2, [pc, #164]	@ (80018d4 <MX_ADC1_Init+0x170>)
 800182e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001830:	1d3b      	adds	r3, r7, #4
 8001832:	2204      	movs	r2, #4
 8001834:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001836:	1d3b      	adds	r3, r7, #4
 8001838:	2200      	movs	r2, #0
 800183a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800183c:	1d3a      	adds	r2, r7, #4
 800183e:	4b23      	ldr	r3, [pc, #140]	@ (80018cc <MX_ADC1_Init+0x168>)
 8001840:	0011      	movs	r1, r2
 8001842:	0018      	movs	r0, r3
 8001844:	f004 ff86 	bl	8006754 <HAL_ADC_ConfigChannel>
 8001848:	1e03      	subs	r3, r0, #0
 800184a:	d001      	beq.n	8001850 <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 800184c:	f000 fd22 	bl	8002294 <Error_Handler>
  }

  /** Configure Channel 4
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	4a21      	ldr	r2, [pc, #132]	@ (80018d8 <MX_ADC1_Init+0x174>)
 8001854:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	2208      	movs	r2, #8
 800185a:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800185c:	1d3b      	adds	r3, r7, #4
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001862:	1d3a      	adds	r2, r7, #4
 8001864:	4b19      	ldr	r3, [pc, #100]	@ (80018cc <MX_ADC1_Init+0x168>)
 8001866:	0011      	movs	r1, r2
 8001868:	0018      	movs	r0, r3
 800186a:	f004 ff73 	bl	8006754 <HAL_ADC_ConfigChannel>
 800186e:	1e03      	subs	r3, r0, #0
 8001870:	d001      	beq.n	8001876 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8001872:	f000 fd0f 	bl	8002294 <Error_Handler>
  }

  /** Configure Channel 5
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001876:	1d3b      	adds	r3, r7, #4
 8001878:	4a18      	ldr	r2, [pc, #96]	@ (80018dc <MX_ADC1_Init+0x178>)
 800187a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	220c      	movs	r2, #12
 8001880:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001888:	1d3a      	adds	r2, r7, #4
 800188a:	4b10      	ldr	r3, [pc, #64]	@ (80018cc <MX_ADC1_Init+0x168>)
 800188c:	0011      	movs	r1, r2
 800188e:	0018      	movs	r0, r3
 8001890:	f004 ff60 	bl	8006754 <HAL_ADC_ConfigChannel>
 8001894:	1e03      	subs	r3, r0, #0
 8001896:	d001      	beq.n	800189c <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001898:	f000 fcfc 	bl	8002294 <Error_Handler>
  }

  /** Configure Channel 6
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	4a10      	ldr	r2, [pc, #64]	@ (80018e0 <MX_ADC1_Init+0x17c>)
 80018a0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80018a2:	1d3b      	adds	r3, r7, #4
 80018a4:	2210      	movs	r2, #16
 80018a6:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ae:	1d3a      	adds	r2, r7, #4
 80018b0:	4b06      	ldr	r3, [pc, #24]	@ (80018cc <MX_ADC1_Init+0x168>)
 80018b2:	0011      	movs	r1, r2
 80018b4:	0018      	movs	r0, r3
 80018b6:	f004 ff4d 	bl	8006754 <HAL_ADC_ConfigChannel>
 80018ba:	1e03      	subs	r3, r0, #0
 80018bc:	d001      	beq.n	80018c2 <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 80018be:	f000 fce9 	bl	8002294 <Error_Handler>
  }
}
 80018c2:	46c0      	nop			@ (mov r8, r8)
 80018c4:	46bd      	mov	sp, r7
 80018c6:	b004      	add	sp, #16
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	46c0      	nop			@ (mov r8, r8)
 80018cc:	2000057c 	.word	0x2000057c
 80018d0:	40012400 	.word	0x40012400
 80018d4:	04000002 	.word	0x04000002
 80018d8:	10000010 	.word	0x10000010
 80018dc:	14000020 	.word	0x14000020
 80018e0:	18000040 	.word	0x18000040

080018e4 <MX_TIM16_Init>:

void MX_TIM16_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b094      	sub	sp, #80	@ 0x50
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ea:	2334      	movs	r3, #52	@ 0x34
 80018ec:	18fb      	adds	r3, r7, r3
 80018ee:	0018      	movs	r0, r3
 80018f0:	231c      	movs	r3, #28
 80018f2:	001a      	movs	r2, r3
 80018f4:	2100      	movs	r1, #0
 80018f6:	f00b fd33 	bl	800d360 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018fa:	003b      	movs	r3, r7
 80018fc:	0018      	movs	r0, r3
 80018fe:	2334      	movs	r3, #52	@ 0x34
 8001900:	001a      	movs	r2, r3
 8001902:	2100      	movs	r1, #0
 8001904:	f00b fd2c 	bl	800d360 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001908:	4b3a      	ldr	r3, [pc, #232]	@ (80019f4 <MX_TIM16_Init+0x110>)
 800190a:	4a3b      	ldr	r2, [pc, #236]	@ (80019f8 <MX_TIM16_Init+0x114>)
 800190c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800190e:	4b39      	ldr	r3, [pc, #228]	@ (80019f4 <MX_TIM16_Init+0x110>)
 8001910:	2200      	movs	r2, #0
 8001912:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001914:	4b37      	ldr	r3, [pc, #220]	@ (80019f4 <MX_TIM16_Init+0x110>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 255;
 800191a:	4b36      	ldr	r3, [pc, #216]	@ (80019f4 <MX_TIM16_Init+0x110>)
 800191c:	22ff      	movs	r2, #255	@ 0xff
 800191e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001920:	4b34      	ldr	r3, [pc, #208]	@ (80019f4 <MX_TIM16_Init+0x110>)
 8001922:	2280      	movs	r2, #128	@ 0x80
 8001924:	0092      	lsls	r2, r2, #2
 8001926:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001928:	4b32      	ldr	r3, [pc, #200]	@ (80019f4 <MX_TIM16_Init+0x110>)
 800192a:	2200      	movs	r2, #0
 800192c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800192e:	4b31      	ldr	r3, [pc, #196]	@ (80019f4 <MX_TIM16_Init+0x110>)
 8001930:	2280      	movs	r2, #128	@ 0x80
 8001932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001934:	4b2f      	ldr	r3, [pc, #188]	@ (80019f4 <MX_TIM16_Init+0x110>)
 8001936:	0018      	movs	r0, r3
 8001938:	f007 fe7c 	bl	8009634 <HAL_TIM_Base_Init>
 800193c:	1e03      	subs	r3, r0, #0
 800193e:	d001      	beq.n	8001944 <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 8001940:	f000 fca8 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim16) != HAL_OK)
 8001944:	4b2b      	ldr	r3, [pc, #172]	@ (80019f4 <MX_TIM16_Init+0x110>)
 8001946:	0018      	movs	r0, r3
 8001948:	f007 ff7a 	bl	8009840 <HAL_TIM_OC_Init>
 800194c:	1e03      	subs	r3, r0, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 8001950:	f000 fca0 	bl	8002294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001954:	2134      	movs	r1, #52	@ 0x34
 8001956:	187b      	adds	r3, r7, r1
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 255;
 800195c:	187b      	adds	r3, r7, r1
 800195e:	22ff      	movs	r2, #255	@ 0xff
 8001960:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001962:	187b      	adds	r3, r7, r1
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001968:	187b      	adds	r3, r7, r1
 800196a:	2200      	movs	r2, #0
 800196c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800196e:	187b      	adds	r3, r7, r1
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001974:	187b      	adds	r3, r7, r1
 8001976:	2200      	movs	r2, #0
 8001978:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800197a:	187b      	adds	r3, r7, r1
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]

  if (HAL_TIM_OC_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001980:	1879      	adds	r1, r7, r1
 8001982:	4b1c      	ldr	r3, [pc, #112]	@ (80019f4 <MX_TIM16_Init+0x110>)
 8001984:	2200      	movs	r2, #0
 8001986:	0018      	movs	r0, r3
 8001988:	f008 fdce 	bl	800a528 <HAL_TIM_OC_ConfigChannel>
 800198c:	1e03      	subs	r3, r0, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM16_Init+0xb0>
  {
    Error_Handler();
 8001990:	f000 fc80 	bl	8002294 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim16, TIM_CHANNEL_1);
 8001994:	4b17      	ldr	r3, [pc, #92]	@ (80019f4 <MX_TIM16_Init+0x110>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	699a      	ldr	r2, [r3, #24]
 800199a:	4b16      	ldr	r3, [pc, #88]	@ (80019f4 <MX_TIM16_Init+0x110>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	2108      	movs	r1, #8
 80019a0:	438a      	bics	r2, r1
 80019a2:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019a4:	003b      	movs	r3, r7
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019aa:	003b      	movs	r3, r7
 80019ac:	2200      	movs	r2, #0
 80019ae:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019b0:	003b      	movs	r3, r7
 80019b2:	2200      	movs	r2, #0
 80019b4:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019b6:	003b      	movs	r3, r7
 80019b8:	2200      	movs	r2, #0
 80019ba:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019bc:	003b      	movs	r3, r7
 80019be:	2200      	movs	r2, #0
 80019c0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019c2:	003b      	movs	r3, r7
 80019c4:	2280      	movs	r2, #128	@ 0x80
 80019c6:	0192      	lsls	r2, r2, #6
 80019c8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019ca:	003b      	movs	r3, r7
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019d0:	003b      	movs	r3, r7
 80019d2:	2200      	movs	r2, #0
 80019d4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80019d6:	003a      	movs	r2, r7
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <MX_TIM16_Init+0x110>)
 80019da:	0011      	movs	r1, r2
 80019dc:	0018      	movs	r0, r3
 80019de:	f009 ffc9 	bl	800b974 <HAL_TIMEx_ConfigBreakDeadTime>
 80019e2:	1e03      	subs	r3, r0, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM16_Init+0x106>
  {
    Error_Handler();
 80019e6:	f000 fc55 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
}
 80019ea:	46c0      	nop			@ (mov r8, r8)
 80019ec:	46bd      	mov	sp, r7
 80019ee:	b014      	add	sp, #80	@ 0x50
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	46c0      	nop			@ (mov r8, r8)
 80019f4:	200007d8 	.word	0x200007d8
 80019f8:	40014400 	.word	0x40014400

080019fc <MX_TIM2_Init>:

void MX_TIM2_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08c      	sub	sp, #48	@ 0x30
 8001a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a02:	2320      	movs	r3, #32
 8001a04:	18fb      	adds	r3, r7, r3
 8001a06:	0018      	movs	r0, r3
 8001a08:	2310      	movs	r3, #16
 8001a0a:	001a      	movs	r2, r3
 8001a0c:	2100      	movs	r1, #0
 8001a0e:	f00b fca7 	bl	800d360 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a12:	2314      	movs	r3, #20
 8001a14:	18fb      	adds	r3, r7, r3
 8001a16:	0018      	movs	r0, r3
 8001a18:	230c      	movs	r3, #12
 8001a1a:	001a      	movs	r2, r3
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	f00b fc9f 	bl	800d360 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a22:	1d3b      	adds	r3, r7, #4
 8001a24:	0018      	movs	r0, r3
 8001a26:	2310      	movs	r3, #16
 8001a28:	001a      	movs	r2, r3
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	f00b fc98 	bl	800d360 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a30:	4b2e      	ldr	r3, [pc, #184]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a32:	2280      	movs	r2, #128	@ 0x80
 8001a34:	05d2      	lsls	r2, r2, #23
 8001a36:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64 - 1;
 8001a38:	4b2c      	ldr	r3, [pc, #176]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a3a:	223f      	movs	r2, #63	@ 0x3f
 8001a3c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2097152 - 1;
 8001a44:	4b29      	ldr	r3, [pc, #164]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a46:	4a2a      	ldr	r2, [pc, #168]	@ (8001af0 <MX_TIM2_Init+0xf4>)
 8001a48:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001a4a:	4b28      	ldr	r3, [pc, #160]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a4c:	2280      	movs	r2, #128	@ 0x80
 8001a4e:	0092      	lsls	r2, r2, #2
 8001a50:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a52:	4b26      	ldr	r3, [pc, #152]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a54:	2280      	movs	r2, #128	@ 0x80
 8001a56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a58:	4b24      	ldr	r3, [pc, #144]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f007 fdea 	bl	8009634 <HAL_TIM_Base_Init>
 8001a60:	1e03      	subs	r3, r0, #0
 8001a62:	d001      	beq.n	8001a68 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001a64:	f000 fc16 	bl	8002294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a68:	2120      	movs	r1, #32
 8001a6a:	187b      	adds	r3, r7, r1
 8001a6c:	2280      	movs	r2, #128	@ 0x80
 8001a6e:	0152      	lsls	r2, r2, #5
 8001a70:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a72:	187a      	adds	r2, r7, r1
 8001a74:	4b1d      	ldr	r3, [pc, #116]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a76:	0011      	movs	r1, r2
 8001a78:	0018      	movs	r0, r3
 8001a7a:	f008 ff59 	bl	800a930 <HAL_TIM_ConfigClockSource>
 8001a7e:	1e03      	subs	r3, r0, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001a82:	f000 fc07 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001a86:	4b19      	ldr	r3, [pc, #100]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001a88:	0018      	movs	r0, r3
 8001a8a:	f008 fa85 	bl	8009f98 <HAL_TIM_IC_Init>
 8001a8e:	1e03      	subs	r3, r0, #0
 8001a90:	d001      	beq.n	8001a96 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a92:	f000 fbff 	bl	8002294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a96:	2114      	movs	r1, #20
 8001a98:	187b      	adds	r3, r7, r1
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a9e:	187b      	adds	r3, r7, r1
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aa4:	187a      	adds	r2, r7, r1
 8001aa6:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001aa8:	0011      	movs	r1, r2
 8001aaa:	0018      	movs	r0, r3
 8001aac:	f009 fefa 	bl	800b8a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ab0:	1e03      	subs	r3, r0, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001ab4:	f000 fbee 	bl	8002294 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	2202      	movs	r2, #2
 8001abc:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 15;
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	220f      	movs	r2, #15
 8001ace:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001ad0:	1d39      	adds	r1, r7, #4
 8001ad2:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <MX_TIM2_Init+0xf0>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	0018      	movs	r0, r3
 8001ad8:	f008 fd86 	bl	800a5e8 <HAL_TIM_IC_ConfigChannel>
 8001adc:	1e03      	subs	r3, r0, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8001ae0:	f000 fbd8 	bl	8002294 <Error_Handler>

  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ae4:	46c0      	nop			@ (mov r8, r8)
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b00c      	add	sp, #48	@ 0x30
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000894 	.word	0x20000894
 8001af0:	001fffff 	.word	0x001fffff

08001af4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08e      	sub	sp, #56	@ 0x38
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afa:	2328      	movs	r3, #40	@ 0x28
 8001afc:	18fb      	adds	r3, r7, r3
 8001afe:	0018      	movs	r0, r3
 8001b00:	2310      	movs	r3, #16
 8001b02:	001a      	movs	r2, r3
 8001b04:	2100      	movs	r1, #0
 8001b06:	f00b fc2b 	bl	800d360 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0a:	231c      	movs	r3, #28
 8001b0c:	18fb      	adds	r3, r7, r3
 8001b0e:	0018      	movs	r0, r3
 8001b10:	230c      	movs	r3, #12
 8001b12:	001a      	movs	r2, r3
 8001b14:	2100      	movs	r1, #0
 8001b16:	f00b fc23 	bl	800d360 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b1a:	003b      	movs	r3, r7
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	231c      	movs	r3, #28
 8001b20:	001a      	movs	r2, r3
 8001b22:	2100      	movs	r1, #0
 8001b24:	f00b fc1c 	bl	800d360 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b28:	4b32      	ldr	r3, [pc, #200]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b2a:	4a33      	ldr	r2, [pc, #204]	@ (8001bf8 <MX_TIM3_Init+0x104>)
 8001b2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = (64 * 512) - 1;
 8001b2e:	4b31      	ldr	r3, [pc, #196]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b30:	4a32      	ldr	r2, [pc, #200]	@ (8001bfc <MX_TIM3_Init+0x108>)
 8001b32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b34:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4096 - 1;
 8001b3a:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b3c:	4a30      	ldr	r2, [pc, #192]	@ (8001c00 <MX_TIM3_Init+0x10c>)
 8001b3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001b40:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b42:	2280      	movs	r2, #128	@ 0x80
 8001b44:	0092      	lsls	r2, r2, #2
 8001b46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b48:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b4a:	2280      	movs	r2, #128	@ 0x80
 8001b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b4e:	4b29      	ldr	r3, [pc, #164]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b50:	0018      	movs	r0, r3
 8001b52:	f007 fd6f 	bl	8009634 <HAL_TIM_Base_Init>
 8001b56:	1e03      	subs	r3, r0, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001b5a:	f000 fb9b 	bl	8002294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b5e:	2128      	movs	r1, #40	@ 0x28
 8001b60:	187b      	adds	r3, r7, r1
 8001b62:	2280      	movs	r2, #128	@ 0x80
 8001b64:	0152      	lsls	r2, r2, #5
 8001b66:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b68:	187a      	adds	r2, r7, r1
 8001b6a:	4b22      	ldr	r3, [pc, #136]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b6c:	0011      	movs	r1, r2
 8001b6e:	0018      	movs	r0, r3
 8001b70:	f008 fede 	bl	800a930 <HAL_TIM_ConfigClockSource>
 8001b74:	1e03      	subs	r3, r0, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001b78:	f000 fb8c 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f007 fe5e 	bl	8009840 <HAL_TIM_OC_Init>
 8001b84:	1e03      	subs	r3, r0, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001b88:	f000 fb84 	bl	8002294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8c:	211c      	movs	r1, #28
 8001b8e:	187b      	adds	r3, r7, r1
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b94:	187b      	adds	r3, r7, r1
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b9a:	187a      	adds	r2, r7, r1
 8001b9c:	4b15      	ldr	r3, [pc, #84]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001b9e:	0011      	movs	r1, r2
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	f009 fe7f 	bl	800b8a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba6:	1e03      	subs	r3, r0, #0
 8001ba8:	d001      	beq.n	8001bae <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8001baa:	f000 fb73 	bl	8002294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001bae:	003b      	movs	r3, r7
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001bb4:	003b      	movs	r3, r7
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bba:	003b      	movs	r3, r7
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc0:	003b      	movs	r3, r7
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc6:	0039      	movs	r1, r7
 8001bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f008 fcab 	bl	800a528 <HAL_TIM_OC_ConfigChannel>
 8001bd2:	1e03      	subs	r3, r0, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8001bd6:	f000 fb5d 	bl	8002294 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1);
 8001bda:	4b06      	ldr	r3, [pc, #24]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	699a      	ldr	r2, [r3, #24]
 8001be0:	4b04      	ldr	r3, [pc, #16]	@ (8001bf4 <MX_TIM3_Init+0x100>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	2108      	movs	r1, #8
 8001be6:	438a      	bics	r2, r1
 8001be8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001bea:	46c0      	nop			@ (mov r8, r8)
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b00e      	add	sp, #56	@ 0x38
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	46c0      	nop			@ (mov r8, r8)
 8001bf4:	20000950 	.word	0x20000950
 8001bf8:	40000400 	.word	0x40000400
 8001bfc:	00007fff 	.word	0x00007fff
 8001c00:	00000fff 	.word	0x00000fff

08001c04 <MX_TIM1_Init>:

void MX_TIM1_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b09c      	sub	sp, #112	@ 0x70
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c0a:	2360      	movs	r3, #96	@ 0x60
 8001c0c:	18fb      	adds	r3, r7, r3
 8001c0e:	0018      	movs	r0, r3
 8001c10:	2310      	movs	r3, #16
 8001c12:	001a      	movs	r2, r3
 8001c14:	2100      	movs	r1, #0
 8001c16:	f00b fba3 	bl	800d360 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c1a:	2354      	movs	r3, #84	@ 0x54
 8001c1c:	18fb      	adds	r3, r7, r3
 8001c1e:	0018      	movs	r0, r3
 8001c20:	230c      	movs	r3, #12
 8001c22:	001a      	movs	r2, r3
 8001c24:	2100      	movs	r1, #0
 8001c26:	f00b fb9b 	bl	800d360 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c2a:	2338      	movs	r3, #56	@ 0x38
 8001c2c:	18fb      	adds	r3, r7, r3
 8001c2e:	0018      	movs	r0, r3
 8001c30:	231c      	movs	r3, #28
 8001c32:	001a      	movs	r2, r3
 8001c34:	2100      	movs	r1, #0
 8001c36:	f00b fb93 	bl	800d360 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c3a:	1d3b      	adds	r3, r7, #4
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	2334      	movs	r3, #52	@ 0x34
 8001c40:	001a      	movs	r2, r3
 8001c42:	2100      	movs	r1, #0
 8001c44:	f00b fb8c 	bl	800d360 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c48:	4b5f      	ldr	r3, [pc, #380]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c4a:	4a60      	ldr	r2, [pc, #384]	@ (8001dcc <MX_TIM1_Init+0x1c8>)
 8001c4c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c4e:	4b5e      	ldr	r3, [pc, #376]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c54:	4b5c      	ldr	r3, [pc, #368]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024 - 1;
 8001c5a:	4b5b      	ldr	r3, [pc, #364]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c5c:	4a5c      	ldr	r2, [pc, #368]	@ (8001dd0 <MX_TIM1_Init+0x1cc>)
 8001c5e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001c60:	4b59      	ldr	r3, [pc, #356]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c62:	2280      	movs	r2, #128	@ 0x80
 8001c64:	0052      	lsls	r2, r2, #1
 8001c66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c68:	4b57      	ldr	r3, [pc, #348]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c6e:	4b56      	ldr	r3, [pc, #344]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c70:	2280      	movs	r2, #128	@ 0x80
 8001c72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c74:	4b54      	ldr	r3, [pc, #336]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c76:	0018      	movs	r0, r3
 8001c78:	f007 fcdc 	bl	8009634 <HAL_TIM_Base_Init>
 8001c7c:	1e03      	subs	r3, r0, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8001c80:	f000 fb08 	bl	8002294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c84:	2160      	movs	r1, #96	@ 0x60
 8001c86:	187b      	adds	r3, r7, r1
 8001c88:	2280      	movs	r2, #128	@ 0x80
 8001c8a:	0152      	lsls	r2, r2, #5
 8001c8c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c8e:	187a      	adds	r2, r7, r1
 8001c90:	4b4d      	ldr	r3, [pc, #308]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001c92:	0011      	movs	r1, r2
 8001c94:	0018      	movs	r0, r3
 8001c96:	f008 fe4b 	bl	800a930 <HAL_TIM_ConfigClockSource>
 8001c9a:	1e03      	subs	r3, r0, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001c9e:	f000 faf9 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ca2:	4b49      	ldr	r3, [pc, #292]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	f008 f82b 	bl	8009d00 <HAL_TIM_PWM_Init>
 8001caa:	1e03      	subs	r3, r0, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8001cae:	f000 faf1 	bl	8002294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb2:	2154      	movs	r1, #84	@ 0x54
 8001cb4:	187b      	adds	r3, r7, r1
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cba:	187b      	adds	r3, r7, r1
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc0:	187b      	adds	r3, r7, r1
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cc6:	187a      	adds	r2, r7, r1
 8001cc8:	4b3f      	ldr	r3, [pc, #252]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001cca:	0011      	movs	r1, r2
 8001ccc:	0018      	movs	r0, r3
 8001cce:	f009 fde9 	bl	800b8a4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cd2:	1e03      	subs	r3, r0, #0
 8001cd4:	d001      	beq.n	8001cda <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001cd6:	f000 fadd 	bl	8002294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cda:	2138      	movs	r1, #56	@ 0x38
 8001cdc:	187b      	adds	r3, r7, r1
 8001cde:	2260      	movs	r2, #96	@ 0x60
 8001ce0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001ce2:	187b      	adds	r3, r7, r1
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ce8:	187b      	adds	r3, r7, r1
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cee:	187b      	adds	r3, r7, r1
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cf4:	187b      	adds	r3, r7, r1
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cfa:	187b      	adds	r3, r7, r1
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d00:	187b      	adds	r3, r7, r1
 8001d02:	2200      	movs	r2, #0
 8001d04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d06:	1879      	adds	r1, r7, r1
 8001d08:	4b2f      	ldr	r3, [pc, #188]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001d0a:	2204      	movs	r2, #4
 8001d0c:	0018      	movs	r0, r3
 8001d0e:	f008 fd0f 	bl	800a730 <HAL_TIM_PWM_ConfigChannel>
 8001d12:	1e03      	subs	r3, r0, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001d16:	f000 fabd 	bl	8002294 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 8001d1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	699a      	ldr	r2, [r3, #24]
 8001d20:	4b29      	ldr	r3, [pc, #164]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	492b      	ldr	r1, [pc, #172]	@ (8001dd4 <MX_TIM1_Init+0x1d0>)
 8001d26:	400a      	ands	r2, r1
 8001d28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d2a:	2338      	movs	r3, #56	@ 0x38
 8001d2c:	18f9      	adds	r1, r7, r3
 8001d2e:	4b26      	ldr	r3, [pc, #152]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001d30:	220c      	movs	r2, #12
 8001d32:	0018      	movs	r0, r3
 8001d34:	f008 fcfc 	bl	800a730 <HAL_TIM_PWM_ConfigChannel>
 8001d38:	1e03      	subs	r3, r0, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8001d3c:	f000 faaa 	bl	8002294 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_4);
 8001d40:	4b21      	ldr	r3, [pc, #132]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	69da      	ldr	r2, [r3, #28]
 8001d46:	4b20      	ldr	r3, [pc, #128]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4922      	ldr	r1, [pc, #136]	@ (8001dd4 <MX_TIM1_Init+0x1d0>)
 8001d4c:	400a      	ands	r2, r1
 8001d4e:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d50:	1d3b      	adds	r3, r7, #4
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d56:	1d3b      	adds	r3, r7, #4
 8001d58:	2200      	movs	r2, #0
 8001d5a:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d62:	1d3b      	adds	r3, r7, #4
 8001d64:	2200      	movs	r2, #0
 8001d66:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d68:	1d3b      	adds	r3, r7, #4
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	2280      	movs	r2, #128	@ 0x80
 8001d72:	0192      	lsls	r2, r2, #6
 8001d74:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001d76:	1d3b      	adds	r3, r7, #4
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001d7c:	1d3b      	adds	r3, r7, #4
 8001d7e:	2200      	movs	r2, #0
 8001d80:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	2200      	movs	r2, #0
 8001d86:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001d88:	1d3b      	adds	r3, r7, #4
 8001d8a:	2280      	movs	r2, #128	@ 0x80
 8001d8c:	0492      	lsls	r2, r2, #18
 8001d8e:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001d90:	1d3b      	adds	r3, r7, #4
 8001d92:	2200      	movs	r2, #0
 8001d94:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001d96:	1d3b      	adds	r3, r7, #4
 8001d98:	2200      	movs	r2, #0
 8001d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d9c:	1d3b      	adds	r3, r7, #4
 8001d9e:	2200      	movs	r2, #0
 8001da0:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001da2:	1d3a      	adds	r2, r7, #4
 8001da4:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001da6:	0011      	movs	r1, r2
 8001da8:	0018      	movs	r0, r3
 8001daa:	f009 fde3 	bl	800b974 <HAL_TIMEx_ConfigBreakDeadTime>
 8001dae:	1e03      	subs	r3, r0, #0
 8001db0:	d001      	beq.n	8001db6 <MX_TIM1_Init+0x1b2>
  {
    Error_Handler();
 8001db2:	f000 fa6f 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001db6:	4b04      	ldr	r3, [pc, #16]	@ (8001dc8 <MX_TIM1_Init+0x1c4>)
 8001db8:	0018      	movs	r0, r3
 8001dba:	f003 f89f 	bl	8004efc <HAL_TIM_MspPostInit>

}
 8001dbe:	46c0      	nop			@ (mov r8, r8)
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	b01c      	add	sp, #112	@ 0x70
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	46c0      	nop			@ (mov r8, r8)
 8001dc8:	20000a0c 	.word	0x20000a0c
 8001dcc:	40012c00 	.word	0x40012c00
 8001dd0:	000003ff 	.word	0x000003ff
 8001dd4:	fffff7ff 	.word	0xfffff7ff

08001dd8 <MX_TIM17_Init>:

void MX_TIM17_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b094      	sub	sp, #80	@ 0x50
 8001ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dde:	2334      	movs	r3, #52	@ 0x34
 8001de0:	18fb      	adds	r3, r7, r3
 8001de2:	0018      	movs	r0, r3
 8001de4:	231c      	movs	r3, #28
 8001de6:	001a      	movs	r2, r3
 8001de8:	2100      	movs	r1, #0
 8001dea:	f00b fab9 	bl	800d360 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001dee:	003b      	movs	r3, r7
 8001df0:	0018      	movs	r0, r3
 8001df2:	2334      	movs	r3, #52	@ 0x34
 8001df4:	001a      	movs	r2, r3
 8001df6:	2100      	movs	r1, #0
 8001df8:	f00b fab2 	bl	800d360 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001dfc:	4b3a      	ldr	r3, [pc, #232]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001dfe:	4a3b      	ldr	r2, [pc, #236]	@ (8001eec <MX_TIM17_Init+0x114>)
 8001e00:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = (512*64)- 1;
 8001e02:	4b39      	ldr	r3, [pc, #228]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e04:	4a3a      	ldr	r2, [pc, #232]	@ (8001ef0 <MX_TIM17_Init+0x118>)
 8001e06:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e08:	4b37      	ldr	r3, [pc, #220]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 0;
 8001e0e:	4b36      	ldr	r3, [pc, #216]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001e14:	4b34      	ldr	r3, [pc, #208]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e16:	2280      	movs	r2, #128	@ 0x80
 8001e18:	0092      	lsls	r2, r2, #2
 8001e1a:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001e1c:	4b32      	ldr	r3, [pc, #200]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e22:	4b31      	ldr	r3, [pc, #196]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e24:	2280      	movs	r2, #128	@ 0x80
 8001e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001e28:	4b2f      	ldr	r3, [pc, #188]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	f007 fc02 	bl	8009634 <HAL_TIM_Base_Init>
 8001e30:	1e03      	subs	r3, r0, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8001e34:	f000 fa2e 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim17) != HAL_OK)
 8001e38:	4b2b      	ldr	r3, [pc, #172]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	f007 fd00 	bl	8009840 <HAL_TIM_OC_Init>
 8001e40:	1e03      	subs	r3, r0, #0
 8001e42:	d001      	beq.n	8001e48 <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8001e44:	f000 fa26 	bl	8002294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001e48:	2134      	movs	r1, #52	@ 0x34
 8001e4a:	187b      	adds	r3, r7, r1
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001e50:	187b      	adds	r3, r7, r1
 8001e52:	2200      	movs	r2, #0
 8001e54:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e56:	187b      	adds	r3, r7, r1
 8001e58:	2200      	movs	r2, #0
 8001e5a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e5c:	187b      	adds	r3, r7, r1
 8001e5e:	2200      	movs	r2, #0
 8001e60:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e62:	187b      	adds	r3, r7, r1
 8001e64:	2200      	movs	r2, #0
 8001e66:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e68:	187b      	adds	r3, r7, r1
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e6e:	187b      	adds	r3, r7, r1
 8001e70:	2200      	movs	r2, #0
 8001e72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e74:	1879      	adds	r1, r7, r1
 8001e76:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	0018      	movs	r0, r3
 8001e7c:	f008 fb54 	bl	800a528 <HAL_TIM_OC_ConfigChannel>
 8001e80:	1e03      	subs	r3, r0, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM17_Init+0xb0>
  {
    Error_Handler();
 8001e84:	f000 fa06 	bl	8002294 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim17, TIM_CHANNEL_1);
 8001e88:	4b17      	ldr	r3, [pc, #92]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	699a      	ldr	r2, [r3, #24]
 8001e8e:	4b16      	ldr	r3, [pc, #88]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2108      	movs	r1, #8
 8001e94:	430a      	orrs	r2, r1
 8001e96:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e98:	003b      	movs	r3, r7
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e9e:	003b      	movs	r3, r7
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ea4:	003b      	movs	r3, r7
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001eaa:	003b      	movs	r3, r7
 8001eac:	2200      	movs	r2, #0
 8001eae:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001eb0:	003b      	movs	r3, r7
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001eb6:	003b      	movs	r3, r7
 8001eb8:	2280      	movs	r2, #128	@ 0x80
 8001eba:	0192      	lsls	r2, r2, #6
 8001ebc:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001ebe:	003b      	movs	r3, r7
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ec4:	003b      	movs	r3, r7
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001eca:	003a      	movs	r2, r7
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <MX_TIM17_Init+0x110>)
 8001ece:	0011      	movs	r1, r2
 8001ed0:	0018      	movs	r0, r3
 8001ed2:	f009 fd4f 	bl	800b974 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ed6:	1e03      	subs	r3, r0, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM17_Init+0x106>
  {
    Error_Handler();
 8001eda:	f000 f9db 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8001ede:	46c0      	nop			@ (mov r8, r8)
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	b014      	add	sp, #80	@ 0x50
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	46c0      	nop			@ (mov r8, r8)
 8001ee8:	2000071c 	.word	0x2000071c
 8001eec:	40014800 	.word	0x40014800
 8001ef0:	00007fff 	.word	0x00007fff

08001ef4 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPTIM1_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8001ef8:	4b17      	ldr	r3, [pc, #92]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001efa:	4a18      	ldr	r2, [pc, #96]	@ (8001f5c <MX_LPTIM1_Init+0x68>)
 8001efc:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8001efe:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 8001f04:	4b14      	ldr	r3, [pc, #80]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f06:	22e0      	movs	r2, #224	@ 0xe0
 8001f08:	0112      	lsls	r2, r2, #4
 8001f0a:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8001f0c:	4b12      	ldr	r3, [pc, #72]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f0e:	4a14      	ldr	r2, [pc, #80]	@ (8001f60 <MX_LPTIM1_Init+0x6c>)
 8001f10:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8001f12:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 8001f18:	4b0f      	ldr	r3, [pc, #60]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f1a:	2280      	movs	r2, #128	@ 0x80
 8001f1c:	03d2      	lsls	r2, r2, #15
 8001f1e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8001f20:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8001f26:	4b0c      	ldr	r3, [pc, #48]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8001f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8001f32:	4b09      	ldr	r3, [pc, #36]	@ (8001f58 <MX_LPTIM1_Init+0x64>)
 8001f34:	0018      	movs	r0, r3
 8001f36:	f006 f8e5 	bl	8008104 <HAL_LPTIM_Init>
 8001f3a:	1e03      	subs	r3, r0, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 8001f3e:	f000 f9a9 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

  HAL_NVIC_SetPriority(LPTIM1_IRQn, 2, 2);
 8001f42:	2202      	movs	r2, #2
 8001f44:	2102      	movs	r1, #2
 8001f46:	2011      	movs	r0, #17
 8001f48:	f005 fa0e 	bl	8007368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001f4c:	2011      	movs	r0, #17
 8001f4e:	f005 fa20 	bl	8007392 <HAL_NVIC_EnableIRQ>
}
 8001f52:	46c0      	nop			@ (mov r8, r8)
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000c4c 	.word	0x20000c4c
 8001f5c:	40007c00 	.word	0x40007c00
 8001f60:	0000ffff 	.word	0x0000ffff

08001f64 <MX_TIM14_Init>:

void MX_TIM14_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b088      	sub	sp, #32
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	231c      	movs	r3, #28
 8001f70:	001a      	movs	r2, r3
 8001f72:	2100      	movs	r1, #0
 8001f74:	f00b f9f4 	bl	800d360 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001f78:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff8 <MX_TIM14_Init+0x94>)
 8001f7c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = (512 * 64) - 1;
 8001f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001f80:	4a1e      	ldr	r2, [pc, #120]	@ (8001ffc <MX_TIM14_Init+0x98>)
 8001f82:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 0;
 8001f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001f90:	4b18      	ldr	r3, [pc, #96]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001f92:	2280      	movs	r2, #128	@ 0x80
 8001f94:	0092      	lsls	r2, r2, #2
 8001f96:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f98:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001f9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f007 fb47 	bl	8009634 <HAL_TIM_Base_Init>
 8001fa6:	1e03      	subs	r3, r0, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM14_Init+0x4a>
  {
    Error_Handler();
 8001faa:	f000 f973 	bl	8002294 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 8001fae:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f007 fc45 	bl	8009840 <HAL_TIM_OC_Init>
 8001fb6:	1e03      	subs	r3, r0, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM14_Init+0x5a>
  {
    Error_Handler();
 8001fba:	f000 f96b 	bl	8002294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001fbe:	1d3b      	adds	r3, r7, #4
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001fc4:	1d3b      	adds	r3, r7, #4
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fd0:	1d3b      	adds	r3, r7, #4
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fd6:	1d39      	adds	r1, r7, #4
 8001fd8:	4b06      	ldr	r3, [pc, #24]	@ (8001ff4 <MX_TIM14_Init+0x90>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	0018      	movs	r0, r3
 8001fde:	f008 faa3 	bl	800a528 <HAL_TIM_OC_ConfigChannel>
 8001fe2:	1e03      	subs	r3, r0, #0
 8001fe4:	d001      	beq.n	8001fea <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001fe6:	f000 f955 	bl	8002294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001fea:	46c0      	nop			@ (mov r8, r8)
 8001fec:	46bd      	mov	sp, r7
 8001fee:	b008      	add	sp, #32
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	46c0      	nop			@ (mov r8, r8)
 8001ff4:	20000660 	.word	0x20000660
 8001ff8:	40002000 	.word	0x40002000
 8001ffc:	00007fff 	.word	0x00007fff

08002000 <MX_USART2_UART_Init>:

void MX_USART2_UART_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8002004:	4b15      	ldr	r3, [pc, #84]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 8002006:	4a16      	ldr	r2, [pc, #88]	@ (8002060 <MX_USART2_UART_Init+0x60>)
 8002008:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 31250;
 800200a:	4b14      	ldr	r3, [pc, #80]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 800200c:	4a15      	ldr	r2, [pc, #84]	@ (8002064 <MX_USART2_UART_Init+0x64>)
 800200e:	605a      	str	r2, [r3, #4]
  //huart2.Init.BaudRate = 57600;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002010:	4b12      	ldr	r3, [pc, #72]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002016:	4b11      	ldr	r3, [pc, #68]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 8002018:	2200      	movs	r2, #0
 800201a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800201c:	4b0f      	ldr	r3, [pc, #60]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 800201e:	2200      	movs	r2, #0
 8002020:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002022:	4b0e      	ldr	r3, [pc, #56]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 8002024:	220c      	movs	r2, #12
 8002026:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002028:	4b0c      	ldr	r3, [pc, #48]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 800202a:	2200      	movs	r2, #0
 800202c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800202e:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 8002030:	2200      	movs	r2, #0
 8002032:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002034:	4b09      	ldr	r3, [pc, #36]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 8002036:	2200      	movs	r2, #0
 8002038:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800203a:	4b08      	ldr	r3, [pc, #32]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 800203c:	2200      	movs	r2, #0
 800203e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002040:	4b06      	ldr	r3, [pc, #24]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 8002042:	2200      	movs	r2, #0
 8002044:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002046:	4b05      	ldr	r3, [pc, #20]	@ (800205c <MX_USART2_UART_Init+0x5c>)
 8002048:	0018      	movs	r0, r3
 800204a:	f009 fd4f 	bl	800baec <HAL_UART_Init>
 800204e:	1e03      	subs	r3, r0, #0
 8002050:	d001      	beq.n	8002056 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8002052:	f000 f91f 	bl	8002294 <Error_Handler>
  }
}
 8002056:	46c0      	nop			@ (mov r8, r8)
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000ac8 	.word	0x20000ac8
 8002060:	40004400 	.word	0x40004400
 8002064:	00007a12 	.word	0x00007a12

08002068 <MX_DMA_Init>:
    Error_Handler();
  }
}

void MX_DMA_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800206e:	4b10      	ldr	r3, [pc, #64]	@ (80020b0 <MX_DMA_Init+0x48>)
 8002070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002072:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <MX_DMA_Init+0x48>)
 8002074:	2101      	movs	r1, #1
 8002076:	430a      	orrs	r2, r1
 8002078:	639a      	str	r2, [r3, #56]	@ 0x38
 800207a:	4b0d      	ldr	r3, [pc, #52]	@ (80020b0 <MX_DMA_Init+0x48>)
 800207c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800207e:	2201      	movs	r2, #1
 8002080:	4013      	ands	r3, r2
 8002082:	607b      	str	r3, [r7, #4]
 8002084:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */ // - ADC
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002086:	2200      	movs	r2, #0
 8002088:	2100      	movs	r1, #0
 800208a:	2009      	movs	r0, #9
 800208c:	f005 f96c 	bl	8007368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002090:	2009      	movs	r0, #9
 8002092:	f005 f97e 	bl	8007392 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */ // - UART RX is ch2, TX is ch3
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 2, 2);
 8002096:	2202      	movs	r2, #2
 8002098:	2102      	movs	r1, #2
 800209a:	200a      	movs	r0, #10
 800209c:	f005 f964 	bl	8007368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80020a0:	200a      	movs	r0, #10
 80020a2:	f005 f976 	bl	8007392 <HAL_NVIC_EnableIRQ>

}
 80020a6:	46c0      	nop			@ (mov r8, r8)
 80020a8:	46bd      	mov	sp, r7
 80020aa:	b002      	add	sp, #8
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	46c0      	nop			@ (mov r8, r8)
 80020b0:	40021000 	.word	0x40021000

080020b4 <MX_GPIO_Init>:


void MX_GPIO_Init(void)
{
 80020b4:	b590      	push	{r4, r7, lr}
 80020b6:	b08b      	sub	sp, #44	@ 0x2c
 80020b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ba:	2414      	movs	r4, #20
 80020bc:	193b      	adds	r3, r7, r4
 80020be:	0018      	movs	r0, r3
 80020c0:	2314      	movs	r3, #20
 80020c2:	001a      	movs	r2, r3
 80020c4:	2100      	movs	r1, #0
 80020c6:	f00b f94b 	bl	800d360 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ca:	4b6e      	ldr	r3, [pc, #440]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 80020cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020ce:	4b6d      	ldr	r3, [pc, #436]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 80020d0:	2104      	movs	r1, #4
 80020d2:	430a      	orrs	r2, r1
 80020d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80020d6:	4b6b      	ldr	r3, [pc, #428]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 80020d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020da:	2204      	movs	r2, #4
 80020dc:	4013      	ands	r3, r2
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80020e2:	4b68      	ldr	r3, [pc, #416]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 80020e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020e6:	4b67      	ldr	r3, [pc, #412]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 80020e8:	2120      	movs	r1, #32
 80020ea:	430a      	orrs	r2, r1
 80020ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80020ee:	4b65      	ldr	r3, [pc, #404]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 80020f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f2:	2220      	movs	r2, #32
 80020f4:	4013      	ands	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fa:	4b62      	ldr	r3, [pc, #392]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 80020fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020fe:	4b61      	ldr	r3, [pc, #388]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 8002100:	2101      	movs	r1, #1
 8002102:	430a      	orrs	r2, r1
 8002104:	635a      	str	r2, [r3, #52]	@ 0x34
 8002106:	4b5f      	ldr	r3, [pc, #380]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 8002108:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800210a:	2201      	movs	r2, #1
 800210c:	4013      	ands	r3, r2
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002112:	4b5c      	ldr	r3, [pc, #368]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 8002114:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002116:	4b5b      	ldr	r3, [pc, #364]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 8002118:	2102      	movs	r1, #2
 800211a:	430a      	orrs	r2, r1
 800211c:	635a      	str	r2, [r3, #52]	@ 0x34
 800211e:	4b59      	ldr	r3, [pc, #356]	@ (8002284 <MX_GPIO_Init+0x1d0>)
 8002120:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002122:	2202      	movs	r2, #2
 8002124:	4013      	ands	r3, r2
 8002126:	607b      	str	r3, [r7, #4]
 8002128:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  /*HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, GPIO_PIN_RESET);*/

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800212a:	4b57      	ldr	r3, [pc, #348]	@ (8002288 <MX_GPIO_Init+0x1d4>)
 800212c:	2200      	movs	r2, #0
 800212e:	2140      	movs	r1, #64	@ 0x40
 8002130:	0018      	movs	r0, r3
 8002132:	f005 ffa0 	bl	8008076 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : T_NRST_Pin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 8002136:	193b      	adds	r3, r7, r4
 8002138:	2204      	movs	r2, #4
 800213a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800213c:	193b      	adds	r3, r7, r4
 800213e:	2288      	movs	r2, #136	@ 0x88
 8002140:	0352      	lsls	r2, r2, #13
 8002142:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	193b      	adds	r3, r7, r4
 8002146:	2200      	movs	r2, #0
 8002148:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 800214a:	193b      	adds	r3, r7, r4
 800214c:	4a4f      	ldr	r2, [pc, #316]	@ (800228c <MX_GPIO_Init+0x1d8>)
 800214e:	0019      	movs	r1, r3
 8002150:	0010      	movs	r0, r2
 8002152:	f005 fe0f 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_OUT_Pin */
  GPIO_InitStruct.Pin = SW_OUT_Pin;
 8002156:	0021      	movs	r1, r4
 8002158:	193b      	adds	r3, r7, r4
 800215a:	2280      	movs	r2, #128	@ 0x80
 800215c:	0092      	lsls	r2, r2, #2
 800215e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002160:	000c      	movs	r4, r1
 8002162:	193b      	adds	r3, r7, r4
 8002164:	2201      	movs	r2, #1
 8002166:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002168:	193b      	adds	r3, r7, r4
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216e:	193b      	adds	r3, r7, r4
 8002170:	2200      	movs	r2, #0
 8002172:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SW_OUT_GPIO_Port, &GPIO_InitStruct);
 8002174:	193a      	adds	r2, r7, r4
 8002176:	23a0      	movs	r3, #160	@ 0xa0
 8002178:	05db      	lsls	r3, r3, #23
 800217a:	0011      	movs	r1, r2
 800217c:	0018      	movs	r0, r3
 800217e:	f005 fdf9 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002182:	193b      	adds	r3, r7, r4
 8002184:	2240      	movs	r2, #64	@ 0x40
 8002186:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002188:	193b      	adds	r3, r7, r4
 800218a:	2201      	movs	r2, #1
 800218c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	193b      	adds	r3, r7, r4
 8002190:	2200      	movs	r2, #0
 8002192:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002194:	193b      	adds	r3, r7, r4
 8002196:	2200      	movs	r2, #0
 8002198:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800219a:	193b      	adds	r3, r7, r4
 800219c:	4a3a      	ldr	r2, [pc, #232]	@ (8002288 <MX_GPIO_Init+0x1d4>)
 800219e:	0019      	movs	r1, r3
 80021a0:	0010      	movs	r0, r2
 80021a2:	f005 fde7 	bl	8007d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_IN_Pin */
  GPIO_InitStruct.Pin = SW_IN_Pin;
 80021a6:	193b      	adds	r3, r7, r4
 80021a8:	2280      	movs	r2, #128	@ 0x80
 80021aa:	00d2      	lsls	r2, r2, #3
 80021ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ae:	193b      	adds	r3, r7, r4
 80021b0:	2200      	movs	r2, #0
 80021b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021b4:	193b      	adds	r3, r7, r4
 80021b6:	2201      	movs	r2, #1
 80021b8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SW_IN_GPIO_Port, &GPIO_InitStruct);
 80021ba:	193a      	adds	r2, r7, r4
 80021bc:	23a0      	movs	r3, #160	@ 0xa0
 80021be:	05db      	lsls	r3, r3, #23
 80021c0:	0011      	movs	r1, r2
 80021c2:	0018      	movs	r0, r3
 80021c4:	f005 fdd6 	bl	8007d74 <HAL_GPIO_Init>

  //Configure general monitoring pin
  GPIO_InitStruct.Pin = MONITOR_Pin;
 80021c8:	193b      	adds	r3, r7, r4
 80021ca:	2240      	movs	r2, #64	@ 0x40
 80021cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ce:	193b      	adds	r3, r7, r4
 80021d0:	2201      	movs	r2, #1
 80021d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	193b      	adds	r3, r7, r4
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021da:	193b      	adds	r3, r7, r4
 80021dc:	2200      	movs	r2, #0
 80021de:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MONITOR_GPIO_Port, &GPIO_InitStruct);
 80021e0:	193b      	adds	r3, r7, r4
 80021e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002290 <MX_GPIO_Init+0x1dc>)
 80021e4:	0019      	movs	r1, r3
 80021e6:	0010      	movs	r0, r2
 80021e8:	f005 fdc4 	bl	8007d74 <HAL_GPIO_Init>

  //Configure CLK IN Pin - i.e. dedicated clock inputs to use this pin rather than the Tap-tempo switch debouncing SW IN pin
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80021ec:	0021      	movs	r1, r4
 80021ee:	187b      	adds	r3, r7, r1
 80021f0:	2280      	movs	r2, #128	@ 0x80
 80021f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80021f4:	187b      	adds	r3, r7, r1
 80021f6:	22c4      	movs	r2, #196	@ 0xc4
 80021f8:	0392      	lsls	r2, r2, #14
 80021fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN; //seems to improve stuff for CLK IN??
 80021fc:	000c      	movs	r4, r1
 80021fe:	193b      	adds	r3, r7, r4
 8002200:	2202      	movs	r2, #2
 8002202:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002204:	193b      	adds	r3, r7, r4
 8002206:	2200      	movs	r2, #0
 8002208:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MONITOR_GPIO_Port, &GPIO_InitStruct);
 800220a:	193b      	adds	r3, r7, r4
 800220c:	4a20      	ldr	r2, [pc, #128]	@ (8002290 <MX_GPIO_Init+0x1dc>)
 800220e:	0019      	movs	r1, r3
 8002210:	0010      	movs	r0, r2
 8002212:	f005 fdaf 	bl	8007d74 <HAL_GPIO_Init>

  //Configure hacked on pot high leg -> i.e. it is to be set high
  GPIO_InitStruct.Pin = HACK_POT_HIGH_Pin;
 8002216:	0021      	movs	r1, r4
 8002218:	187b      	adds	r3, r7, r1
 800221a:	2280      	movs	r2, #128	@ 0x80
 800221c:	0152      	lsls	r2, r2, #5
 800221e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002220:	000c      	movs	r4, r1
 8002222:	193b      	adds	r3, r7, r4
 8002224:	2201      	movs	r2, #1
 8002226:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	193b      	adds	r3, r7, r4
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222e:	193b      	adds	r3, r7, r4
 8002230:	2200      	movs	r2, #0
 8002232:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(HACK_POT_HIGH_GPIO_Port, &GPIO_InitStruct);
 8002234:	193a      	adds	r2, r7, r4
 8002236:	23a0      	movs	r3, #160	@ 0xa0
 8002238:	05db      	lsls	r3, r3, #23
 800223a:	0011      	movs	r1, r2
 800223c:	0018      	movs	r0, r3
 800223e:	f005 fd99 	bl	8007d74 <HAL_GPIO_Init>

  //Configure hacked on pot low leg -> i.e. it is to be set low
  GPIO_InitStruct.Pin = HACK_POT_LOW_Pin;
 8002242:	0021      	movs	r1, r4
 8002244:	187b      	adds	r3, r7, r1
 8002246:	2280      	movs	r2, #128	@ 0x80
 8002248:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224a:	187b      	adds	r3, r7, r1
 800224c:	2201      	movs	r2, #1
 800224e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002250:	187b      	adds	r3, r7, r1
 8002252:	2200      	movs	r2, #0
 8002254:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002256:	187b      	adds	r3, r7, r1
 8002258:	2200      	movs	r2, #0
 800225a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(HACK_POT_LOW_GPIO_Port, &GPIO_InitStruct);
 800225c:	187a      	adds	r2, r7, r1
 800225e:	23a0      	movs	r3, #160	@ 0xa0
 8002260:	05db      	lsls	r3, r3, #23
 8002262:	0011      	movs	r1, r2
 8002264:	0018      	movs	r0, r3
 8002266:	f005 fd85 	bl	8007d74 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2, 2);
 800226a:	2202      	movs	r2, #2
 800226c:	2102      	movs	r1, #2
 800226e:	2007      	movs	r0, #7
 8002270:	f005 f87a 	bl	8007368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002274:	2007      	movs	r0, #7
 8002276:	f005 f88c 	bl	8007392 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800227a:	46c0      	nop			@ (mov r8, r8)
 800227c:	46bd      	mov	sp, r7
 800227e:	b00b      	add	sp, #44	@ 0x2c
 8002280:	bd90      	pop	{r4, r7, pc}
 8002282:	46c0      	nop			@ (mov r8, r8)
 8002284:	40021000 	.word	0x40021000
 8002288:	50000800 	.word	0x50000800
 800228c:	50001400 	.word	0x50001400
 8002290:	50000400 	.word	0x50000400

08002294 <Error_Handler>:

void Error_Handler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002298:	b672      	cpsid	i
}
 800229a:	46c0      	nop			@ (mov r8, r8)
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800229c:	46c0      	nop			@ (mov r8, r8)
 800229e:	e7fd      	b.n	800229c <Error_Handler+0x8>

080022a0 <System_Init>:
  {

  }
}

void System_Init(void){
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80022a4:	f003 fce2 	bl	8005c6c <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 80022a8:	f7ff f9fe 	bl	80016a8 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80022ac:	f7ff ff02 	bl	80020b4 <MX_GPIO_Init>
	MX_DMA_Init();
 80022b0:	f7ff feda 	bl	8002068 <MX_DMA_Init>
	MX_USART2_UART_Init();
 80022b4:	f7ff fea4 	bl	8002000 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 80022b8:	f7ff fa54 	bl	8001764 <MX_ADC1_Init>
	MX_TIM16_Init(); //Frequency Gen.
 80022bc:	f7ff fb12 	bl	80018e4 <MX_TIM16_Init>
	MX_TIM2_Init(); //I/P Capture Measurement is TIM2_ch1
 80022c0:	f7ff fb9c 	bl	80019fc <MX_TIM2_Init>
	MX_TIM3_Init(); //I/P Capture Measurement Re-Elapse is TIM3_ch1
 80022c4:	f7ff fc16 	bl	8001af4 <MX_TIM3_Init>
	MX_TIM1_Init(); //PWM Gen. Main/Secondary Oscillator on ch2/ch4
 80022c8:	f7ff fc9c 	bl	8001c04 <MX_TIM1_Init>
	MX_TIM17_Init();
 80022cc:	f7ff fd84 	bl	8001dd8 <MX_TIM17_Init>
	MX_TIM14_Init();
 80022d0:	f7ff fe48 	bl	8001f64 <MX_TIM14_Init>
	//MX_IWDG_Init(); fucks up stuff - to be config'd
	MX_LPTIM1_Init(); //Tap Tempo checking/debouncing timer
 80022d4:	f7ff fe0e 	bl	8001ef4 <MX_LPTIM1_Init>

	//Calibrate ADC - DO NOT MOVE TO BEFORE OTHER CONFIG ABOVE
	HAL_ADCEx_Calibration_Start(&hadc1);
 80022d8:	4b21      	ldr	r3, [pc, #132]	@ (8002360 <System_Init+0xc0>)
 80022da:	0018      	movs	r0, r3
 80022dc:	f004 fe62 	bl	8006fa4 <HAL_ADCEx_Calibration_Start>

	//Set custom callback function for TIM16 (freq. gen.) to the callback function in TIMx_callback.c for TIM16.
	//I believe the correct CallbackID is HAL_TIM_OC_DELAY_ELAPSED_CB_ID, but if this doesn't work maybe
	//HAL_TIM_PERIOD_ELAPSED_CB_ID will work. This should be basically the same because we've set up TIM16
	//in Output Compare mode, where the ARR and CRR are the same.
	HAL_TIM_RegisterCallback(&htim16, HAL_TIM_PERIOD_ELAPSED_CB_ID, &TIM16_callback);
 80022e0:	4a20      	ldr	r2, [pc, #128]	@ (8002364 <System_Init+0xc4>)
 80022e2:	4b21      	ldr	r3, [pc, #132]	@ (8002368 <System_Init+0xc8>)
 80022e4:	210e      	movs	r1, #14
 80022e6:	0018      	movs	r0, r3
 80022e8:	f008 fc7c 	bl	800abe4 <HAL_TIM_RegisterCallback>

	//Set custom callback function for ADC (DMA) conversion complete.
	HAL_ADC_RegisterCallback(&hadc1, HAL_ADC_CONVERSION_COMPLETE_CB_ID, &ADC_DMA_conversion_complete_callback);
 80022ec:	4a1f      	ldr	r2, [pc, #124]	@ (800236c <System_Init+0xcc>)
 80022ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002360 <System_Init+0xc0>)
 80022f0:	2100      	movs	r1, #0
 80022f2:	0018      	movs	r0, r3
 80022f4:	f004 f882 	bl	80063fc <HAL_ADC_RegisterCallback>

	//Set custom callback function for I/P capture input falling edge event
	HAL_TIM_RegisterCallback(&htim2, HAL_TIM_IC_CAPTURE_CB_ID, &TIM2_ch1_IP_capture_callback);
 80022f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002370 <System_Init+0xd0>)
 80022fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002374 <System_Init+0xd4>)
 80022fc:	2112      	movs	r1, #18
 80022fe:	0018      	movs	r0, r3
 8002300:	f008 fc70 	bl	800abe4 <HAL_TIM_RegisterCallback>

	//Set custom callback function for I/P capture timer overflow (Update event/overflow)
	HAL_TIM_RegisterCallback(&htim2, HAL_TIM_PERIOD_ELAPSED_CB_ID, &TIM2_ch1_overflow_callback);
 8002304:	4a1c      	ldr	r2, [pc, #112]	@ (8002378 <System_Init+0xd8>)
 8002306:	4b1b      	ldr	r3, [pc, #108]	@ (8002374 <System_Init+0xd4>)
 8002308:	210e      	movs	r1, #14
 800230a:	0018      	movs	r0, r3
 800230c:	f008 fc6a 	bl	800abe4 <HAL_TIM_RegisterCallback>

	//Set custom callback function for TIM3_ch1 (Measurement Re-Elapse) (CCR match)
	HAL_TIM_RegisterCallback(&htim3, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM3_ch1_IP_capture_measurement_reelapse_callback);
 8002310:	4a1a      	ldr	r2, [pc, #104]	@ (800237c <System_Init+0xdc>)
 8002312:	4b1b      	ldr	r3, [pc, #108]	@ (8002380 <System_Init+0xe0>)
 8002314:	2114      	movs	r1, #20
 8002316:	0018      	movs	r0, r3
 8002318:	f008 fc64 	bl	800abe4 <HAL_TIM_RegisterCallback>

	//Set custom callback function for DMA TX Transfer Complete
	HAL_UART_RegisterCallback(&huart2, HAL_UART_TX_COMPLETE_CB_ID, &UART2_TX_transfer_complete_callback);
 800231c:	4a19      	ldr	r2, [pc, #100]	@ (8002384 <System_Init+0xe4>)
 800231e:	4b1a      	ldr	r3, [pc, #104]	@ (8002388 <System_Init+0xe8>)
 8002320:	2101      	movs	r1, #1
 8002322:	0018      	movs	r0, r3
 8002324:	f009 fc4a 	bl	800bbbc <HAL_UART_RegisterCallback>

	//Set custom callback function for DMA RX Transfer Complete
	HAL_UART_RegisterCallback(&huart2, HAL_UART_RX_COMPLETE_CB_ID, &UART2_RX_transfer_complete_callback);
 8002328:	4a18      	ldr	r2, [pc, #96]	@ (800238c <System_Init+0xec>)
 800232a:	4b17      	ldr	r3, [pc, #92]	@ (8002388 <System_Init+0xe8>)
 800232c:	2103      	movs	r1, #3
 800232e:	0018      	movs	r0, r3
 8002330:	f009 fc44 	bl	800bbbc <HAL_UART_RegisterCallback>

	//Set custom callback for LPTIM1 (Tap Tempo SW state check)
	HAL_LPTIM_RegisterCallback(&hlptim1, HAL_LPTIM_COMPARE_MATCH_CB_ID, &LPTIM1_callback);
 8002334:	4a16      	ldr	r2, [pc, #88]	@ (8002390 <System_Init+0xf0>)
 8002336:	4b17      	ldr	r3, [pc, #92]	@ (8002394 <System_Init+0xf4>)
 8002338:	2102      	movs	r1, #2
 800233a:	0018      	movs	r0, r3
 800233c:	f006 f908 	bl	8008550 <HAL_LPTIM_RegisterCallback>

	//Set custom callback function for TIM17
	HAL_TIM_RegisterCallback(&htim17, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM17_callback);
 8002340:	4a15      	ldr	r2, [pc, #84]	@ (8002398 <System_Init+0xf8>)
 8002342:	4b16      	ldr	r3, [pc, #88]	@ (800239c <System_Init+0xfc>)
 8002344:	2114      	movs	r1, #20
 8002346:	0018      	movs	r0, r3
 8002348:	f008 fc4c 	bl	800abe4 <HAL_TIM_RegisterCallback>

	//Set custom callback function for TIM14
	HAL_TIM_RegisterCallback(&htim14, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, &TIM14_callback);
 800234c:	4a14      	ldr	r2, [pc, #80]	@ (80023a0 <System_Init+0x100>)
 800234e:	4b15      	ldr	r3, [pc, #84]	@ (80023a4 <System_Init+0x104>)
 8002350:	2114      	movs	r1, #20
 8002352:	0018      	movs	r0, r3
 8002354:	f008 fc46 	bl	800abe4 <HAL_TIM_RegisterCallback>
}
 8002358:	46c0      	nop			@ (mov r8, r8)
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	46c0      	nop			@ (mov r8, r8)
 8002360:	2000057c 	.word	0x2000057c
 8002364:	080023a9 	.word	0x080023a9
 8002368:	200007d8 	.word	0x200007d8
 800236c:	080023fd 	.word	0x080023fd
 8002370:	08002491 	.word	0x08002491
 8002374:	20000894 	.word	0x20000894
 8002378:	080025ad 	.word	0x080025ad
 800237c:	080026b9 	.word	0x080026b9
 8002380:	20000950 	.word	0x20000950
 8002384:	080027f5 	.word	0x080027f5
 8002388:	20000ac8 	.word	0x20000ac8
 800238c:	08002805 	.word	0x08002805
 8002390:	08003be5 	.word	0x08003be5
 8002394:	20000c4c 	.word	0x20000c4c
 8002398:	08003f85 	.word	0x08003f85
 800239c:	2000071c 	.word	0x2000071c
 80023a0:	08003f95 	.word	0x08003f95
 80023a4:	20000660 	.word	0x20000660

080023a8 <TIM16_callback>:
#include "custom_callbacks.h"

void TIM16_callback(TIM_HandleTypeDef *htim)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	Set_Oscillator_Values(&params);
 80023b0:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <TIM16_callback+0x40>)
 80023b2:	0018      	movs	r0, r3
 80023b4:	f001 fffe 	bl	80043b4 <Set_Oscillator_Values>
	Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)REGULAR_MODE);
 80023b8:	4b0b      	ldr	r3, [pc, #44]	@ (80023e8 <TIM16_callback+0x40>)
 80023ba:	2100      	movs	r1, #0
 80023bc:	0018      	movs	r0, r3
 80023be:	f002 f825 	bl	800440c <Calculate_Next_Main_Oscillator_Values>
	Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 80023c2:	4a0a      	ldr	r2, [pc, #40]	@ (80023ec <TIM16_callback+0x44>)
 80023c4:	4b08      	ldr	r3, [pc, #32]	@ (80023e8 <TIM16_callback+0x40>)
 80023c6:	0011      	movs	r1, r2
 80023c8:	0018      	movs	r0, r3
 80023ca:	f002 f915 	bl	80045f8 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 80023ce:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <TIM16_callback+0x48>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	001a      	movs	r2, r3
 80023d4:	4907      	ldr	r1, [pc, #28]	@ (80023f4 <TIM16_callback+0x4c>)
 80023d6:	4b08      	ldr	r3, [pc, #32]	@ (80023f8 <TIM16_callback+0x50>)
 80023d8:	0018      	movs	r0, r3
 80023da:	f004 f89b 	bl	8006514 <HAL_ADC_Start_DMA>

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	46bd      	mov	sp, r7
 80023e2:	b002      	add	sp, #8
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	46c0      	nop			@ (mov r8, r8)
 80023e8:	20000ccc 	.word	0x20000ccc
 80023ec:	20000020 	.word	0x20000020
 80023f0:	0800dc30 	.word	0x0800dc30
 80023f4:	20000cc0 	.word	0x20000cc0
 80023f8:	2000057c 	.word	0x2000057c

080023fc <ADC_DMA_conversion_complete_callback>:

void ADC_DMA_conversion_complete_callback(ADC_HandleTypeDef *hadc)
{
 80023fc:	b5b0      	push	{r4, r5, r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	HAL_ADC_Stop_DMA(hadc); //disable ADC DMA
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	0018      	movs	r0, r3
 8002408:	f004 f912 	bl	8006630 <HAL_ADC_Stop_DMA>
	Process_ADC_Conversion_Values(&params_manual, ADCResultsDMA);
 800240c:	4a1b      	ldr	r2, [pc, #108]	@ (800247c <ADC_DMA_conversion_complete_callback+0x80>)
 800240e:	4b1c      	ldr	r3, [pc, #112]	@ (8002480 <ADC_DMA_conversion_complete_callback+0x84>)
 8002410:	0011      	movs	r1, r2
 8002412:	0018      	movs	r0, r3
 8002414:	f002 f986 	bl	8004724 <Process_ADC_Conversion_Values>

	//copies into running params based on mode
	Update_Params_Based_On_Mode_Selected();
 8002418:	f7fe f884 	bl	8000524 <Update_Params_Based_On_Mode_Selected>

	enum Validate first_sync_complete = Get_Status_Bit(&statuses, First_Sync_Complete);
 800241c:	250f      	movs	r5, #15
 800241e:	197c      	adds	r4, r7, r5
 8002420:	4b18      	ldr	r3, [pc, #96]	@ (8002484 <ADC_DMA_conversion_complete_callback+0x88>)
 8002422:	2108      	movs	r1, #8
 8002424:	0018      	movs	r0, r3
 8002426:	f003 fbbd 	bl	8005ba4 <Get_Status_Bit>
 800242a:	0003      	movs	r3, r0
 800242c:	7023      	strb	r3, [r4, #0]

	//overwrites raw speed values if a sync has completed
	if(first_sync_complete == YES){
 800242e:	197b      	adds	r3, r7, r5
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d10a      	bne.n	800244c <ADC_DMA_conversion_complete_callback+0x50>

		params.raw_start_value = params_working.raw_start_value;
 8002436:	4b14      	ldr	r3, [pc, #80]	@ (8002488 <ADC_DMA_conversion_complete_callback+0x8c>)
 8002438:	8a5b      	ldrh	r3, [r3, #18]
 800243a:	b29a      	uxth	r2, r3
 800243c:	4b13      	ldr	r3, [pc, #76]	@ (800248c <ADC_DMA_conversion_complete_callback+0x90>)
 800243e:	825a      	strh	r2, [r3, #18]
		params.raw_prescaler = params_working.raw_prescaler;
 8002440:	4b11      	ldr	r3, [pc, #68]	@ (8002488 <ADC_DMA_conversion_complete_callback+0x8c>)
 8002442:	8b5b      	ldrh	r3, [r3, #26]
 8002444:	b29a      	uxth	r2, r3
 8002446:	4b11      	ldr	r3, [pc, #68]	@ (800248c <ADC_DMA_conversion_complete_callback+0x90>)
 8002448:	835a      	strh	r2, [r3, #26]
 800244a:	e003      	b.n	8002454 <ADC_DMA_conversion_complete_callback+0x58>
	}
	else{

		Process_TIM16_Raw_Start_Value_and_Raw_Prescaler(&params);
 800244c:	4b0f      	ldr	r3, [pc, #60]	@ (800248c <ADC_DMA_conversion_complete_callback+0x90>)
 800244e:	0018      	movs	r0, r3
 8002450:	f001 ff7a 	bl	8004348 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>
	}

	Process_TIM16_Final_Start_Value_and_Final_Prescaler(&params);
 8002454:	4b0d      	ldr	r3, [pc, #52]	@ (800248c <ADC_DMA_conversion_complete_callback+0x90>)
 8002456:	0018      	movs	r0, r3
 8002458:	f002 ff16 	bl	8005288 <Process_TIM16_Final_Start_Value_and_Final_Prescaler>

	//after initial conversion is complete, set the conversion complete flag - leave this after raw/final value processing rather than actually when ADC values are converted for startup routine reasons.
	if(Get_Status_Bit(&statuses, Initial_ADC_Conversion_Complete) == NO){
 800245c:	4b09      	ldr	r3, [pc, #36]	@ (8002484 <ADC_DMA_conversion_complete_callback+0x88>)
 800245e:	2110      	movs	r1, #16
 8002460:	0018      	movs	r0, r3
 8002462:	f003 fb9f 	bl	8005ba4 <Get_Status_Bit>
 8002466:	1e03      	subs	r3, r0, #0
 8002468:	d104      	bne.n	8002474 <ADC_DMA_conversion_complete_callback+0x78>
		Set_Status_Bit(&statuses, Initial_ADC_Conversion_Complete);
 800246a:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <ADC_DMA_conversion_complete_callback+0x88>)
 800246c:	2110      	movs	r1, #16
 800246e:	0018      	movs	r0, r3
 8002470:	f003 fbac 	bl	8005bcc <Set_Status_Bit>
	}

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 8002474:	46c0      	nop			@ (mov r8, r8)
 8002476:	46bd      	mov	sp, r7
 8002478:	b004      	add	sp, #16
 800247a:	bdb0      	pop	{r4, r5, r7, pc}
 800247c:	20000cc0 	.word	0x20000cc0
 8002480:	20000cf0 	.word	0x20000cf0
 8002484:	20000cb4 	.word	0x20000cb4
 8002488:	20000d38 	.word	0x20000d38
 800248c:	20000ccc 	.word	0x20000ccc

08002490 <TIM2_ch1_IP_capture_callback>:

void TIM2_ch1_IP_capture_callback(TIM_HandleTypeDef *htim){
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]

	TIM2_ch1_input_capture_value = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2100      	movs	r1, #0
 800249c:	0018      	movs	r0, r3
 800249e:	f008 fb1d 	bl	800aadc <HAL_TIM_ReadCapturedValue>
 80024a2:	0002      	movs	r2, r0
 80024a4:	4b3a      	ldr	r3, [pc, #232]	@ (8002590 <TIM2_ch1_IP_capture_callback+0x100>)
 80024a6:	601a      	str	r2, [r3, #0]

	interrupt_period = TIM2_ch1_input_capture_value >> 9; //divided by 512
 80024a8:	4b39      	ldr	r3, [pc, #228]	@ (8002590 <TIM2_ch1_IP_capture_callback+0x100>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	0a5b      	lsrs	r3, r3, #9
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	4b38      	ldr	r3, [pc, #224]	@ (8002594 <TIM2_ch1_IP_capture_callback+0x104>)
 80024b2:	801a      	strh	r2, [r3, #0]

	//since the input capture measurement is z, and this is 512x the interrupt period, we just use the interrupt
	//period = z/512 as the 'elapse period value' if we also set the elapse timer prescaler to 512x less than the
	//input capture measurement timer

	if(IP_CAP_fsm.current_state == IDLE){
 80024b4:	4b38      	ldr	r3, [pc, #224]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d108      	bne.n	80024d0 <TIM2_ch1_IP_capture_callback+0x40>

		Begin_Input_Capture_Measurement();
 80024be:	f001 fe57 	bl	8004170 <Begin_Input_Capture_Measurement>
		IP_CAP_fsm.current_state = MEASUREMENT_PENDING;
 80024c2:	4b35      	ldr	r3, [pc, #212]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 80024c4:	2201      	movs	r2, #1
 80024c6:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = IDLE;
 80024c8:	4b33      	ldr	r3, [pc, #204]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	705a      	strb	r2, [r3, #1]
		//BEGIN PROCESSING
		Set_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started);
	}

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 80024ce:	e05b      	b.n	8002588 <TIM2_ch1_IP_capture_callback+0xf8>
	else if(IP_CAP_fsm.current_state == MEASUREMENT_PENDING){ //second edge
 80024d0:	4b31      	ldr	r3, [pc, #196]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d124      	bne.n	8002524 <TIM2_ch1_IP_capture_callback+0x94>
		if(interrupt_period >= HIGHEST_PRESCALER_TOP_SPEED_PERIOD){ //if the captured value/512 is >= than 129
 80024da:	4b2e      	ldr	r3, [pc, #184]	@ (8002594 <TIM2_ch1_IP_capture_callback+0x104>)
 80024dc:	881b      	ldrh	r3, [r3, #0]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	2b80      	cmp	r3, #128	@ 0x80
 80024e2:	d951      	bls.n	8002588 <TIM2_ch1_IP_capture_callback+0xf8>
				Start_Measurement_Reelapse_Timer();
 80024e4:	f001 fe26 	bl	8004134 <Start_Measurement_Reelapse_Timer>
			IP_CAP_fsm.current_state = MEASUREMENT_REELAPSE;
 80024e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 80024ea:	2202      	movs	r2, #2
 80024ec:	701a      	strb	r2, [r3, #0]
			IP_CAP_fsm.prev_state = MEASUREMENT_PENDING;
 80024ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 80024f0:	2201      	movs	r2, #1
 80024f2:	705a      	strb	r2, [r3, #1]
			Copy_Params_Structs(&params, &params_to_be_loaded);
 80024f4:	4a29      	ldr	r2, [pc, #164]	@ (800259c <TIM2_ch1_IP_capture_callback+0x10c>)
 80024f6:	4b2a      	ldr	r3, [pc, #168]	@ (80025a0 <TIM2_ch1_IP_capture_callback+0x110>)
 80024f8:	0011      	movs	r1, r2
 80024fa:	0018      	movs	r0, r3
 80024fc:	f001 fe08 	bl	8004110 <Copy_Params_Structs>
			if((speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE) || (speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE)){
 8002500:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <TIM2_ch1_IP_capture_callback+0x114>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b05      	cmp	r3, #5
 8002508:	d004      	beq.n	8002514 <TIM2_ch1_IP_capture_callback+0x84>
 800250a:	4b26      	ldr	r3, [pc, #152]	@ (80025a4 <TIM2_ch1_IP_capture_callback+0x114>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	b2db      	uxtb	r3, r3
 8002510:	2b07      	cmp	r3, #7
 8002512:	d101      	bne.n	8002518 <TIM2_ch1_IP_capture_callback+0x88>
				Advance_Pending_States();
 8002514:	f002 fa8e 	bl	8004a34 <Advance_Pending_States>
			Set_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started);
 8002518:	4b23      	ldr	r3, [pc, #140]	@ (80025a8 <TIM2_ch1_IP_capture_callback+0x118>)
 800251a:	2104      	movs	r1, #4
 800251c:	0018      	movs	r0, r3
 800251e:	f003 fb55 	bl	8005bcc <Set_Status_Bit>
}
 8002522:	e031      	b.n	8002588 <TIM2_ch1_IP_capture_callback+0xf8>
	else if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE){ //first edge
 8002524:	4b1c      	ldr	r3, [pc, #112]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b02      	cmp	r3, #2
 800252c:	d108      	bne.n	8002540 <TIM2_ch1_IP_capture_callback+0xb0>
		Begin_Input_Capture_Measurement();
 800252e:	f001 fe1f 	bl	8004170 <Begin_Input_Capture_Measurement>
		IP_CAP_fsm.current_state = MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING;
 8002532:	4b19      	ldr	r3, [pc, #100]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 8002534:	2203      	movs	r2, #3
 8002536:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE;
 8002538:	4b17      	ldr	r3, [pc, #92]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 800253a:	2202      	movs	r2, #2
 800253c:	705a      	strb	r2, [r3, #1]
}
 800253e:	e023      	b.n	8002588 <TIM2_ch1_IP_capture_callback+0xf8>
	else if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING){ //second edge
 8002540:	4b15      	ldr	r3, [pc, #84]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b03      	cmp	r3, #3
 8002548:	d11e      	bne.n	8002588 <TIM2_ch1_IP_capture_callback+0xf8>
			Start_Measurement_Reelapse_Timer();
 800254a:	f001 fdf3 	bl	8004134 <Start_Measurement_Reelapse_Timer>
		IP_CAP_fsm.current_state = MEASUREMENT_REELAPSE;
 800254e:	4b12      	ldr	r3, [pc, #72]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 8002550:	2202      	movs	r2, #2
 8002552:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING;
 8002554:	4b10      	ldr	r3, [pc, #64]	@ (8002598 <TIM2_ch1_IP_capture_callback+0x108>)
 8002556:	2203      	movs	r2, #3
 8002558:	705a      	strb	r2, [r3, #1]
		Copy_Params_Structs(&params, &params_to_be_loaded);
 800255a:	4a10      	ldr	r2, [pc, #64]	@ (800259c <TIM2_ch1_IP_capture_callback+0x10c>)
 800255c:	4b10      	ldr	r3, [pc, #64]	@ (80025a0 <TIM2_ch1_IP_capture_callback+0x110>)
 800255e:	0011      	movs	r1, r2
 8002560:	0018      	movs	r0, r3
 8002562:	f001 fdd5 	bl	8004110 <Copy_Params_Structs>
		if((speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE) || (speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE)){
 8002566:	4b0f      	ldr	r3, [pc, #60]	@ (80025a4 <TIM2_ch1_IP_capture_callback+0x114>)
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	b2db      	uxtb	r3, r3
 800256c:	2b05      	cmp	r3, #5
 800256e:	d004      	beq.n	800257a <TIM2_ch1_IP_capture_callback+0xea>
 8002570:	4b0c      	ldr	r3, [pc, #48]	@ (80025a4 <TIM2_ch1_IP_capture_callback+0x114>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b07      	cmp	r3, #7
 8002578:	d101      	bne.n	800257e <TIM2_ch1_IP_capture_callback+0xee>
			Advance_Pending_States();
 800257a:	f002 fa5b 	bl	8004a34 <Advance_Pending_States>
		Set_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started);
 800257e:	4b0a      	ldr	r3, [pc, #40]	@ (80025a8 <TIM2_ch1_IP_capture_callback+0x118>)
 8002580:	2104      	movs	r1, #4
 8002582:	0018      	movs	r0, r3
 8002584:	f003 fb22 	bl	8005bcc <Set_Status_Bit>
}
 8002588:	46c0      	nop			@ (mov r8, r8)
 800258a:	46bd      	mov	sp, r7
 800258c:	b002      	add	sp, #8
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20000cac 	.word	0x20000cac
 8002594:	20000cb0 	.word	0x20000cb0
 8002598:	2000043c 	.word	0x2000043c
 800259c:	20000d14 	.word	0x20000d14
 80025a0:	20000ccc 	.word	0x20000ccc
 80025a4:	20000428 	.word	0x20000428
 80025a8:	20000cb4 	.word	0x20000cb4

080025ac <TIM2_ch1_overflow_callback>:


void TIM2_ch1_overflow_callback(TIM_HandleTypeDef *htim){
 80025ac:	b590      	push	{r4, r7, lr}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]

	union Speed_FSM_States previous = speed_fsm.prev_state;
 80025b4:	240c      	movs	r4, #12
 80025b6:	193b      	adds	r3, r7, r4
 80025b8:	4a3a      	ldr	r2, [pc, #232]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 80025ba:	7852      	ldrb	r2, [r2, #1]
 80025bc:	701a      	strb	r2, [r3, #0]

	if(IP_CAP_fsm.current_state == MEASUREMENT_PENDING){
 80025be:	4b3a      	ldr	r3, [pc, #232]	@ (80026a8 <TIM2_ch1_overflow_callback+0xfc>)
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d131      	bne.n	800262c <TIM2_ch1_overflow_callback+0x80>

		IP_CAP_fsm.current_state = IDLE;
 80025c8:	4b37      	ldr	r3, [pc, #220]	@ (80026a8 <TIM2_ch1_overflow_callback+0xfc>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_PENDING;
 80025ce:	4b36      	ldr	r3, [pc, #216]	@ (80026a8 <TIM2_ch1_overflow_callback+0xfc>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	705a      	strb	r2, [r3, #1]

		MIDI_CLK_fsm = NOT_COMPILING;
 80025d4:	4b35      	ldr	r3, [pc, #212]	@ (80026ac <TIM2_ch1_overflow_callback+0x100>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]
		MIDI_CLK_tag = 0;
 80025da:	4b35      	ldr	r3, [pc, #212]	@ (80026b0 <TIM2_ch1_overflow_callback+0x104>)
 80025dc:	2200      	movs	r2, #0
 80025de:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 80025e0:	2380      	movs	r3, #128	@ 0x80
 80025e2:	0099      	lsls	r1, r3, #2
 80025e4:	23a0      	movs	r3, #160	@ 0xa0
 80025e6:	05db      	lsls	r3, r3, #23
 80025e8:	2201      	movs	r2, #1
 80025ea:	0018      	movs	r0, r3
 80025ec:	f005 fd43 	bl	8008076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 80025f0:	4b30      	ldr	r3, [pc, #192]	@ (80026b4 <TIM2_ch1_overflow_callback+0x108>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	2140      	movs	r1, #64	@ 0x40
 80025f6:	0018      	movs	r0, r3
 80025f8:	f005 fd3d 	bl	8008076 <HAL_GPIO_WritePin>

		if(!((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 80025fc:	4b29      	ldr	r3, [pc, #164]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	b2db      	uxtb	r3, r3
 8002602:	2b04      	cmp	r3, #4
 8002604:	d049      	beq.n	800269a <TIM2_ch1_overflow_callback+0xee>
			|| (speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) || (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE))){
 8002606:	4b27      	ldr	r3, [pc, #156]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b06      	cmp	r3, #6
 800260e:	d044      	beq.n	800269a <TIM2_ch1_overflow_callback+0xee>
 8002610:	4b24      	ldr	r3, [pc, #144]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	b2db      	uxtb	r3, r3
		if(!((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 8002616:	2b08      	cmp	r3, #8
 8002618:	d03f      	beq.n	800269a <TIM2_ch1_overflow_callback+0xee>

			speed_fsm.prev_state = speed_fsm.current_state;
 800261a:	4b22      	ldr	r3, [pc, #136]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 800261c:	4a21      	ldr	r2, [pc, #132]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 800261e:	7812      	ldrb	r2, [r2, #0]
 8002620:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state = previous;
 8002622:	4b20      	ldr	r3, [pc, #128]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 8002624:	193a      	adds	r2, r7, r4
 8002626:	7812      	ldrb	r2, [r2, #0]
 8002628:	701a      	strb	r2, [r3, #0]

			speed_fsm.prev_state = speed_fsm.current_state;
			speed_fsm.current_state = previous;
		}
	}
}
 800262a:	e036      	b.n	800269a <TIM2_ch1_overflow_callback+0xee>
	else if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING){
 800262c:	4b1e      	ldr	r3, [pc, #120]	@ (80026a8 <TIM2_ch1_overflow_callback+0xfc>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b03      	cmp	r3, #3
 8002634:	d131      	bne.n	800269a <TIM2_ch1_overflow_callback+0xee>
		IP_CAP_fsm.current_state = MEASUREMENT_REELAPSE;
 8002636:	4b1c      	ldr	r3, [pc, #112]	@ (80026a8 <TIM2_ch1_overflow_callback+0xfc>)
 8002638:	2202      	movs	r2, #2
 800263a:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING;
 800263c:	4b1a      	ldr	r3, [pc, #104]	@ (80026a8 <TIM2_ch1_overflow_callback+0xfc>)
 800263e:	2203      	movs	r2, #3
 8002640:	705a      	strb	r2, [r3, #1]
		MIDI_CLK_fsm = NOT_COMPILING;
 8002642:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <TIM2_ch1_overflow_callback+0x100>)
 8002644:	2200      	movs	r2, #0
 8002646:	701a      	strb	r2, [r3, #0]
		MIDI_CLK_tag = 0;
 8002648:	4b19      	ldr	r3, [pc, #100]	@ (80026b0 <TIM2_ch1_overflow_callback+0x104>)
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 800264e:	2380      	movs	r3, #128	@ 0x80
 8002650:	0099      	lsls	r1, r3, #2
 8002652:	23a0      	movs	r3, #160	@ 0xa0
 8002654:	05db      	lsls	r3, r3, #23
 8002656:	2201      	movs	r2, #1
 8002658:	0018      	movs	r0, r3
 800265a:	f005 fd0c 	bl	8008076 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 800265e:	4b15      	ldr	r3, [pc, #84]	@ (80026b4 <TIM2_ch1_overflow_callback+0x108>)
 8002660:	2200      	movs	r2, #0
 8002662:	2140      	movs	r1, #64	@ 0x40
 8002664:	0018      	movs	r0, r3
 8002666:	f005 fd06 	bl	8008076 <HAL_GPIO_WritePin>
		if(!((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 800266a:	4b0e      	ldr	r3, [pc, #56]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b04      	cmp	r3, #4
 8002672:	d012      	beq.n	800269a <TIM2_ch1_overflow_callback+0xee>
			|| (speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) || (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE))){
 8002674:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b06      	cmp	r3, #6
 800267c:	d00d      	beq.n	800269a <TIM2_ch1_overflow_callback+0xee>
 800267e:	4b09      	ldr	r3, [pc, #36]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	b2db      	uxtb	r3, r3
		if(!((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 8002684:	2b08      	cmp	r3, #8
 8002686:	d008      	beq.n	800269a <TIM2_ch1_overflow_callback+0xee>
			speed_fsm.prev_state = speed_fsm.current_state;
 8002688:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 800268a:	4a06      	ldr	r2, [pc, #24]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 800268c:	7812      	ldrb	r2, [r2, #0]
 800268e:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state = previous;
 8002690:	4b04      	ldr	r3, [pc, #16]	@ (80026a4 <TIM2_ch1_overflow_callback+0xf8>)
 8002692:	220c      	movs	r2, #12
 8002694:	18ba      	adds	r2, r7, r2
 8002696:	7812      	ldrb	r2, [r2, #0]
 8002698:	701a      	strb	r2, [r3, #0]
}
 800269a:	46c0      	nop			@ (mov r8, r8)
 800269c:	46bd      	mov	sp, r7
 800269e:	b005      	add	sp, #20
 80026a0:	bd90      	pop	{r4, r7, pc}
 80026a2:	46c0      	nop			@ (mov r8, r8)
 80026a4:	20000428 	.word	0x20000428
 80026a8:	2000043c 	.word	0x2000043c
 80026ac:	20000d5c 	.word	0x20000d5c
 80026b0:	20000cb2 	.word	0x20000cb2
 80026b4:	50000800 	.word	0x50000800

080026b8 <TIM3_ch1_IP_capture_measurement_reelapse_callback>:

void TIM3_ch1_IP_capture_measurement_reelapse_callback(TIM_HandleTypeDef *htim){
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	if(!((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE)
 80026c0:	4b41      	ldr	r3, [pc, #260]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b0b      	cmp	r3, #11
 80026c8:	d01c      	beq.n	8002704 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B1_MODE)
 80026ca:	4b3f      	ldr	r3, [pc, #252]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2b0c      	cmp	r3, #12
 80026d2:	d017      	beq.n	8002704 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B2_MODE)
 80026d4:	4b3c      	ldr	r3, [pc, #240]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b0d      	cmp	r3, #13
 80026dc:	d012      	beq.n	8002704 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B0_MODE)
 80026de:	4b3a      	ldr	r3, [pc, #232]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b10      	cmp	r3, #16
 80026e6:	d00d      	beq.n	8002704 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B1_MODE)
 80026e8:	4b37      	ldr	r3, [pc, #220]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b11      	cmp	r3, #17
 80026f0:	d008      	beq.n	8002704 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B2_MODE))){
 80026f2:	4b35      	ldr	r3, [pc, #212]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	b2db      	uxtb	r3, r3
	if(!((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE)
 80026f8:	2b12      	cmp	r3, #18
 80026fa:	d003      	beq.n	8002704 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x4c>

		// @TODO //WRITE CODE TO LOAD CORRECT DUTY DELAYED VALUE TO SECONDARY OSCILLATOR
		Set_Oscillator_Values(&params_to_be_loaded);
 80026fc:	4b33      	ldr	r3, [pc, #204]	@ (80027cc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x114>)
 80026fe:	0018      	movs	r0, r3
 8002700:	f001 fe58 	bl	80043b4 <Set_Oscillator_Values>
	}

	Stop_OC_TIM(&htim3, TIM_CHANNEL_1);
 8002704:	4b32      	ldr	r3, [pc, #200]	@ (80027d0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x118>)
 8002706:	2100      	movs	r1, #0
 8002708:	0018      	movs	r0, r3
 800270a:	f003 f9e4 	bl	8005ad6 <Stop_OC_TIM>

	if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE){
 800270e:	4b31      	ldr	r3, [pc, #196]	@ (80027d4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	b2db      	uxtb	r3, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d106      	bne.n	8002726 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x6e>

		//UPDATE IP CAP FSM
		IP_CAP_fsm.current_state = IDLE;
 8002718:	4b2e      	ldr	r3, [pc, #184]	@ (80027d4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 800271a:	2200      	movs	r2, #0
 800271c:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE;
 800271e:	4b2d      	ldr	r3, [pc, #180]	@ (80027d4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8002720:	2202      	movs	r2, #2
 8002722:	705a      	strb	r2, [r3, #1]
 8002724:	e00a      	b.n	800273c <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x84>
	}
	else if(IP_CAP_fsm.current_state == MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING){
 8002726:	4b2b      	ldr	r3, [pc, #172]	@ (80027d4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b03      	cmp	r3, #3
 800272e:	d105      	bne.n	800273c <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x84>

		//UPDATE IP CAP FSM
		IP_CAP_fsm.current_state = MEASUREMENT_PENDING;
 8002730:	4b28      	ldr	r3, [pc, #160]	@ (80027d4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8002732:	2201      	movs	r2, #1
 8002734:	701a      	strb	r2, [r3, #0]
		IP_CAP_fsm.prev_state = MEASUREMENT_REELAPSE_AND_MEASUREMENT_PENDING;
 8002736:	4b27      	ldr	r3, [pc, #156]	@ (80027d4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x11c>)
 8002738:	2203      	movs	r2, #3
 800273a:	705a      	strb	r2, [r3, #1]
	}

	if(!((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE)
 800273c:	4b22      	ldr	r3, [pc, #136]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b0b      	cmp	r3, #11
 8002744:	d03c      	beq.n	80027c0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B1_MODE)
 8002746:	4b20      	ldr	r3, [pc, #128]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8002748:	781b      	ldrb	r3, [r3, #0]
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b0c      	cmp	r3, #12
 800274e:	d037      	beq.n	80027c0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B2_MODE)
 8002750:	4b1d      	ldr	r3, [pc, #116]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b0d      	cmp	r3, #13
 8002758:	d032      	beq.n	80027c0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B0_MODE)
 800275a:	4b1b      	ldr	r3, [pc, #108]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b10      	cmp	r3, #16
 8002762:	d02d      	beq.n	80027c0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B1_MODE)
 8002764:	4b18      	ldr	r3, [pc, #96]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	b2db      	uxtb	r3, r3
 800276a:	2b11      	cmp	r3, #17
 800276c:	d028      	beq.n	80027c0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>
		|| (speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B2_MODE))){
 800276e:	4b16      	ldr	r3, [pc, #88]	@ (80027c8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x110>)
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	b2db      	uxtb	r3, r3
	if(!((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE)
 8002774:	2b12      	cmp	r3, #18
 8002776:	d023      	beq.n	80027c0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x108>

		Copy_Params_Structs(&params_to_be_loaded, &params_working);
 8002778:	4a17      	ldr	r2, [pc, #92]	@ (80027d8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x120>)
 800277a:	4b14      	ldr	r3, [pc, #80]	@ (80027cc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x114>)
 800277c:	0011      	movs	r1, r2
 800277e:	0018      	movs	r0, r3
 8002780:	f001 fcc6 	bl	8004110 <Copy_Params_Structs>
		Copy_Params_Structs(&params_to_be_loaded, &params);
 8002784:	4a15      	ldr	r2, [pc, #84]	@ (80027dc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x124>)
 8002786:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x114>)
 8002788:	0011      	movs	r1, r2
 800278a:	0018      	movs	r0, r3
 800278c:	f001 fcc0 	bl	8004110 <Copy_Params_Structs>

		Set_Status_Bit(&statuses, First_Sync_Complete);
 8002790:	4b13      	ldr	r3, [pc, #76]	@ (80027e0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x128>)
 8002792:	2108      	movs	r1, #8
 8002794:	0018      	movs	r0, r3
 8002796:	f003 fa19 	bl	8005bcc <Set_Status_Bit>

		Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)REGULAR_MODE);
 800279a:	4b10      	ldr	r3, [pc, #64]	@ (80027dc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x124>)
 800279c:	2100      	movs	r1, #0
 800279e:	0018      	movs	r0, r3
 80027a0:	f001 fe34 	bl	800440c <Calculate_Next_Main_Oscillator_Values>
		Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 80027a4:	4a0f      	ldr	r2, [pc, #60]	@ (80027e4 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x12c>)
 80027a6:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x124>)
 80027a8:	0011      	movs	r1, r2
 80027aa:	0018      	movs	r0, r3
 80027ac:	f001 ff24 	bl	80045f8 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 80027b0:	4b0d      	ldr	r3, [pc, #52]	@ (80027e8 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x130>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	001a      	movs	r2, r3
 80027b6:	490d      	ldr	r1, [pc, #52]	@ (80027ec <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x134>)
 80027b8:	4b0d      	ldr	r3, [pc, #52]	@ (80027f0 <TIM3_ch1_IP_capture_measurement_reelapse_callback+0x138>)
 80027ba:	0018      	movs	r0, r3
 80027bc:	f003 feaa 	bl	8006514 <HAL_ADC_Start_DMA>

	}

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 80027c0:	46c0      	nop			@ (mov r8, r8)
 80027c2:	46bd      	mov	sp, r7
 80027c4:	b002      	add	sp, #8
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	20000428 	.word	0x20000428
 80027cc:	20000d14 	.word	0x20000d14
 80027d0:	20000950 	.word	0x20000950
 80027d4:	2000043c 	.word	0x2000043c
 80027d8:	20000d38 	.word	0x20000d38
 80027dc:	20000ccc 	.word	0x20000ccc
 80027e0:	20000cb4 	.word	0x20000cb4
 80027e4:	20000020 	.word	0x20000020
 80027e8:	0800dc30 	.word	0x0800dc30
 80027ec:	20000cc0 	.word	0x20000cc0
 80027f0:	2000057c 	.word	0x2000057c

080027f4 <UART2_TX_transfer_complete_callback>:

void UART2_TX_transfer_complete_callback(UART_HandleTypeDef *huart){
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

	//UART_DMA_TX_is_complete = YES;
}
 80027fc:	46c0      	nop			@ (mov r8, r8)
 80027fe:	46bd      	mov	sp, r7
 8002800:	b002      	add	sp, #8
 8002802:	bd80      	pop	{r7, pc}

08002804 <UART2_RX_transfer_complete_callback>:

void UART2_RX_transfer_complete_callback(UART_HandleTypeDef *huart){
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]

	if(Is_System_Real_Time_Status_Byte(rx_buffer) == YES){
 800280c:	4bbe      	ldr	r3, [pc, #760]	@ (8002b08 <UART2_RX_transfer_complete_callback+0x304>)
 800280e:	0018      	movs	r0, r3
 8002810:	f7fe fcb0 	bl	8001174 <Is_System_Real_Time_Status_Byte>
 8002814:	0003      	movs	r3, r0
 8002816:	2b01      	cmp	r3, #1
 8002818:	d001      	beq.n	800281e <UART2_RX_transfer_complete_callback+0x1a>
 800281a:	f000 fc0c 	bl	8003036 <UART2_RX_transfer_complete_callback+0x832>

		if(Get_Status_Bit(&statuses, Start_Required_Before_Sync_Mode) == YES){
 800281e:	4bbb      	ldr	r3, [pc, #748]	@ (8002b0c <UART2_RX_transfer_complete_callback+0x308>)
 8002820:	2180      	movs	r1, #128	@ 0x80
 8002822:	0018      	movs	r0, r3
 8002824:	f003 f9be 	bl	8005ba4 <Get_Status_Bit>
 8002828:	0003      	movs	r3, r0
 800282a:	2b01      	cmp	r3, #1
 800282c:	d001      	beq.n	8002832 <UART2_RX_transfer_complete_callback+0x2e>
 800282e:	f001 f895 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

			if((MIDI_CLK_fsm == NOT_COMPILING) && (IP_CAP_fsm.current_state == IDLE)
 8002832:	4bb7      	ldr	r3, [pc, #732]	@ (8002b10 <UART2_RX_transfer_complete_callback+0x30c>)
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d159      	bne.n	80028f0 <UART2_RX_transfer_complete_callback+0xec>
 800283c:	4bb5      	ldr	r3, [pc, #724]	@ (8002b14 <UART2_RX_transfer_complete_callback+0x310>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d154      	bne.n	80028f0 <UART2_RX_transfer_complete_callback+0xec>
					&& ((speed_fsm.current_state.speed_exclusive_state == TAP_MODE)
 8002846:	4bb4      	ldr	r3, [pc, #720]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2b04      	cmp	r3, #4
 800284e:	d013      	beq.n	8002878 <UART2_RX_transfer_complete_callback+0x74>
					|| (speed_fsm.current_state.shared_state == MANUAL_MODE)
 8002850:	4bb1      	ldr	r3, [pc, #708]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b01      	cmp	r3, #1
 8002858:	d00e      	beq.n	8002878 <UART2_RX_transfer_complete_callback+0x74>
					|| (speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE)
 800285a:	4baf      	ldr	r3, [pc, #700]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b06      	cmp	r3, #6
 8002862:	d009      	beq.n	8002878 <UART2_RX_transfer_complete_callback+0x74>
					|| (speed_fsm.current_state.shared_state == PC_MODE)
 8002864:	4bac      	ldr	r3, [pc, #688]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2b03      	cmp	r3, #3
 800286c:	d004      	beq.n	8002878 <UART2_RX_transfer_complete_callback+0x74>
					|| (speed_fsm.current_state.shared_state == CC_MODE))){
 800286e:	4baa      	ldr	r3, [pc, #680]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d13b      	bne.n	80028f0 <UART2_RX_transfer_complete_callback+0xec>

				if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8002878:	4ba3      	ldr	r3, [pc, #652]	@ (8002b08 <UART2_RX_transfer_complete_callback+0x304>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2bfa      	cmp	r3, #250	@ 0xfa
 8002880:	d10b      	bne.n	800289a <UART2_RX_transfer_complete_callback+0x96>

					speed_fsm.prev_state = speed_fsm.current_state;
 8002882:	4ba5      	ldr	r3, [pc, #660]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002884:	4aa4      	ldr	r2, [pc, #656]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002886:	7812      	ldrb	r2, [r2, #0]
 8002888:	705a      	strb	r2, [r3, #1]
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_A0_MODE;
 800288a:	4ba3      	ldr	r3, [pc, #652]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 800288c:	2209      	movs	r2, #9
 800288e:	701a      	strb	r2, [r3, #0]

					MIDI_CLK_tag = 0; //just in case
 8002890:	4ba2      	ldr	r3, [pc, #648]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002892:	2200      	movs	r2, #0
 8002894:	701a      	strb	r2, [r3, #0]
				if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8002896:	f001 f85e 	bl	8003956 <UART2_RX_transfer_complete_callback+0x1152>
				}
				else if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 800289a:	4b9b      	ldr	r3, [pc, #620]	@ (8002b08 <UART2_RX_transfer_complete_callback+0x304>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2bf8      	cmp	r3, #248	@ 0xf8
 80028a2:	d001      	beq.n	80028a8 <UART2_RX_transfer_complete_callback+0xa4>
 80028a4:	f001 f857 	bl	8003956 <UART2_RX_transfer_complete_callback+0x1152>

					speed_fsm.prev_state = speed_fsm.current_state;
 80028a8:	4b9b      	ldr	r3, [pc, #620]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 80028aa:	4a9b      	ldr	r2, [pc, #620]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 80028ac:	7812      	ldrb	r2, [r2, #0]
 80028ae:	705a      	strb	r2, [r3, #1]
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_B0_MODE;
 80028b0:	4b99      	ldr	r3, [pc, #612]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 80028b2:	220b      	movs	r2, #11
 80028b4:	701a      	strb	r2, [r3, #0]

					MIDI_CLK_tag = 0; //just in case
 80028b6:	4b99      	ldr	r3, [pc, #612]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	701a      	strb	r2, [r3, #0]

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 80028bc:	2380      	movs	r3, #128	@ 0x80
 80028be:	0099      	lsls	r1, r3, #2
 80028c0:	23a0      	movs	r3, #160	@ 0xa0
 80028c2:	05db      	lsls	r3, r3, #23
 80028c4:	2200      	movs	r2, #0
 80028c6:	0018      	movs	r0, r3
 80028c8:	f005 fbd5 	bl	8008076 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 80028cc:	4b94      	ldr	r3, [pc, #592]	@ (8002b20 <UART2_RX_transfer_complete_callback+0x31c>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	2140      	movs	r1, #64	@ 0x40
 80028d2:	0018      	movs	r0, r3
 80028d4:	f005 fbcf 	bl	8008076 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = COMPILING;
 80028d8:	4b8d      	ldr	r3, [pc, #564]	@ (8002b10 <UART2_RX_transfer_complete_callback+0x30c>)
 80028da:	2201      	movs	r2, #1
 80028dc:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 80028de:	4b8f      	ldr	r3, [pc, #572]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	3301      	adds	r3, #1
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	4b8c      	ldr	r3, [pc, #560]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 80028ea:	701a      	strb	r2, [r3, #0]
				if(*rx_buffer == SYSTEM_REAL_TIME_START){
 80028ec:	f001 f833 	bl	8003956 <UART2_RX_transfer_complete_callback+0x1152>
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_A0_MODE){
 80028f0:	4b89      	ldr	r3, [pc, #548]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b09      	cmp	r3, #9
 80028f8:	d123      	bne.n	8002942 <UART2_RX_transfer_complete_callback+0x13e>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 80028fa:	4b83      	ldr	r3, [pc, #524]	@ (8002b08 <UART2_RX_transfer_complete_callback+0x304>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	2bf8      	cmp	r3, #248	@ 0xf8
 8002902:	d001      	beq.n	8002908 <UART2_RX_transfer_complete_callback+0x104>
 8002904:	f001 f82a 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002908:	2380      	movs	r3, #128	@ 0x80
 800290a:	0099      	lsls	r1, r3, #2
 800290c:	23a0      	movs	r3, #160	@ 0xa0
 800290e:	05db      	lsls	r3, r3, #23
 8002910:	2200      	movs	r2, #0
 8002912:	0018      	movs	r0, r3
 8002914:	f005 fbaf 	bl	8008076 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002918:	4b81      	ldr	r3, [pc, #516]	@ (8002b20 <UART2_RX_transfer_complete_callback+0x31c>)
 800291a:	2201      	movs	r2, #1
 800291c:	2140      	movs	r1, #64	@ 0x40
 800291e:	0018      	movs	r0, r3
 8002920:	f005 fba9 	bl	8008076 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = COMPILING;
 8002924:	4b7a      	ldr	r3, [pc, #488]	@ (8002b10 <UART2_RX_transfer_complete_callback+0x30c>)
 8002926:	2201      	movs	r2, #1
 8002928:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 800292a:	4b7c      	ldr	r3, [pc, #496]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	b2db      	uxtb	r3, r3
 8002930:	3301      	adds	r3, #1
 8002932:	b2da      	uxtb	r2, r3
 8002934:	4b79      	ldr	r3, [pc, #484]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002936:	701a      	strb	r2, [r3, #0]

					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_A1_MODE;
 8002938:	4b77      	ldr	r3, [pc, #476]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 800293a:	220a      	movs	r2, #10
 800293c:	701a      	strb	r2, [r3, #0]
 800293e:	f001 f80d 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_A1_MODE){
 8002942:	4b75      	ldr	r3, [pc, #468]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b0a      	cmp	r3, #10
 800294a:	d145      	bne.n	80029d8 <UART2_RX_transfer_complete_callback+0x1d4>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 800294c:	4b6e      	ldr	r3, [pc, #440]	@ (8002b08 <UART2_RX_transfer_complete_callback+0x304>)
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2bf8      	cmp	r3, #248	@ 0xf8
 8002954:	d001      	beq.n	800295a <UART2_RX_transfer_complete_callback+0x156>
 8002956:	f001 f801 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					MIDI_CLK_fsm = COMPILING; //just in case
 800295a:	4b6d      	ldr	r3, [pc, #436]	@ (8002b10 <UART2_RX_transfer_complete_callback+0x30c>)
 800295c:	2201      	movs	r2, #1
 800295e:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8002960:	4b6e      	ldr	r3, [pc, #440]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	3301      	adds	r3, #1
 8002968:	b2da      	uxtb	r2, r3
 800296a:	4b6c      	ldr	r3, [pc, #432]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 800296c:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 800296e:	4b6b      	ldr	r3, [pc, #428]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b0b      	cmp	r3, #11
 8002976:	d80f      	bhi.n	8002998 <UART2_RX_transfer_complete_callback+0x194>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002978:	2380      	movs	r3, #128	@ 0x80
 800297a:	0099      	lsls	r1, r3, #2
 800297c:	23a0      	movs	r3, #160	@ 0xa0
 800297e:	05db      	lsls	r3, r3, #23
 8002980:	2200      	movs	r2, #0
 8002982:	0018      	movs	r0, r3
 8002984:	f005 fb77 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002988:	4b65      	ldr	r3, [pc, #404]	@ (8002b20 <UART2_RX_transfer_complete_callback+0x31c>)
 800298a:	2201      	movs	r2, #1
 800298c:	2140      	movs	r1, #64	@ 0x40
 800298e:	0018      	movs	r0, r3
 8002990:	f005 fb71 	bl	8008076 <HAL_GPIO_WritePin>
 8002994:	f000 ffe2 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002998:	4b60      	ldr	r3, [pc, #384]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b18      	cmp	r3, #24
 80029a0:	d80f      	bhi.n	80029c2 <UART2_RX_transfer_complete_callback+0x1be>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 80029a2:	2380      	movs	r3, #128	@ 0x80
 80029a4:	0099      	lsls	r1, r3, #2
 80029a6:	23a0      	movs	r3, #160	@ 0xa0
 80029a8:	05db      	lsls	r3, r3, #23
 80029aa:	2201      	movs	r2, #1
 80029ac:	0018      	movs	r0, r3
 80029ae:	f005 fb62 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 80029b2:	4b5b      	ldr	r3, [pc, #364]	@ (8002b20 <UART2_RX_transfer_complete_callback+0x31c>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	2140      	movs	r1, #64	@ 0x40
 80029b8:	0018      	movs	r0, r3
 80029ba:	f005 fb5c 	bl	8008076 <HAL_GPIO_WritePin>
 80029be:	f000 ffcd 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_PENDING_A1_MODE;
 80029c2:	4b55      	ldr	r3, [pc, #340]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 80029c4:	220a      	movs	r2, #10
 80029c6:	705a      	strb	r2, [r3, #1]
						speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_MODE;
 80029c8:	4b53      	ldr	r3, [pc, #332]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 80029ca:	2208      	movs	r2, #8
 80029cc:	701a      	strb	r2, [r3, #0]
						MIDI_CLK_tag = 1;
 80029ce:	4b53      	ldr	r3, [pc, #332]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 80029d0:	2201      	movs	r2, #1
 80029d2:	701a      	strb	r2, [r3, #0]
 80029d4:	f000 ffc2 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B0_MODE){
 80029d8:	4b4f      	ldr	r3, [pc, #316]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b0b      	cmp	r3, #11
 80029e0:	d142      	bne.n	8002a68 <UART2_RX_transfer_complete_callback+0x264>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 80029e2:	4b49      	ldr	r3, [pc, #292]	@ (8002b08 <UART2_RX_transfer_complete_callback+0x304>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2bf8      	cmp	r3, #248	@ 0xf8
 80029ea:	d001      	beq.n	80029f0 <UART2_RX_transfer_complete_callback+0x1ec>
 80029ec:	f000 ffb6 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					MIDI_CLK_fsm = COMPILING; //just in case
 80029f0:	4b47      	ldr	r3, [pc, #284]	@ (8002b10 <UART2_RX_transfer_complete_callback+0x30c>)
 80029f2:	2201      	movs	r2, #1
 80029f4:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 80029f6:	4b49      	ldr	r3, [pc, #292]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	3301      	adds	r3, #1
 80029fe:	b2da      	uxtb	r2, r3
 8002a00:	4b46      	ldr	r3, [pc, #280]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002a02:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002a04:	4b45      	ldr	r3, [pc, #276]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	2b0b      	cmp	r3, #11
 8002a0c:	d80f      	bhi.n	8002a2e <UART2_RX_transfer_complete_callback+0x22a>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002a0e:	2380      	movs	r3, #128	@ 0x80
 8002a10:	0099      	lsls	r1, r3, #2
 8002a12:	23a0      	movs	r3, #160	@ 0xa0
 8002a14:	05db      	lsls	r3, r3, #23
 8002a16:	2200      	movs	r2, #0
 8002a18:	0018      	movs	r0, r3
 8002a1a:	f005 fb2c 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002a1e:	4b40      	ldr	r3, [pc, #256]	@ (8002b20 <UART2_RX_transfer_complete_callback+0x31c>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	2140      	movs	r1, #64	@ 0x40
 8002a24:	0018      	movs	r0, r3
 8002a26:	f005 fb26 	bl	8008076 <HAL_GPIO_WritePin>
 8002a2a:	f000 ff97 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002a2e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	2b18      	cmp	r3, #24
 8002a36:	d80f      	bhi.n	8002a58 <UART2_RX_transfer_complete_callback+0x254>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002a38:	2380      	movs	r3, #128	@ 0x80
 8002a3a:	0099      	lsls	r1, r3, #2
 8002a3c:	23a0      	movs	r3, #160	@ 0xa0
 8002a3e:	05db      	lsls	r3, r3, #23
 8002a40:	2201      	movs	r2, #1
 8002a42:	0018      	movs	r0, r3
 8002a44:	f005 fb17 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002a48:	4b35      	ldr	r3, [pc, #212]	@ (8002b20 <UART2_RX_transfer_complete_callback+0x31c>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2140      	movs	r1, #64	@ 0x40
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f005 fb11 	bl	8008076 <HAL_GPIO_WritePin>
 8002a54:	f000 ff82 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						MIDI_CLK_tag = 1;
 8002a58:	4b30      	ldr	r3, [pc, #192]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	701a      	strb	r2, [r3, #0]
						//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
						speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_B1_MODE;
 8002a5e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002a60:	220c      	movs	r2, #12
 8002a62:	701a      	strb	r2, [r3, #0]
 8002a64:	f000 ff7a 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B1_MODE){
 8002a68:	4b2b      	ldr	r3, [pc, #172]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b0c      	cmp	r3, #12
 8002a70:	d158      	bne.n	8002b24 <UART2_RX_transfer_complete_callback+0x320>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002a72:	4b25      	ldr	r3, [pc, #148]	@ (8002b08 <UART2_RX_transfer_complete_callback+0x304>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	2bf8      	cmp	r3, #248	@ 0xf8
 8002a7a:	d138      	bne.n	8002aee <UART2_RX_transfer_complete_callback+0x2ea>

					MIDI_CLK_fsm = COMPILING; //just in case
 8002a7c:	4b24      	ldr	r3, [pc, #144]	@ (8002b10 <UART2_RX_transfer_complete_callback+0x30c>)
 8002a7e:	2201      	movs	r2, #1
 8002a80:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8002a82:	4b26      	ldr	r3, [pc, #152]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	3301      	adds	r3, #1
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	4b23      	ldr	r3, [pc, #140]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002a8e:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002a90:	4b22      	ldr	r3, [pc, #136]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b0b      	cmp	r3, #11
 8002a98:	d80f      	bhi.n	8002aba <UART2_RX_transfer_complete_callback+0x2b6>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002a9a:	2380      	movs	r3, #128	@ 0x80
 8002a9c:	0099      	lsls	r1, r3, #2
 8002a9e:	23a0      	movs	r3, #160	@ 0xa0
 8002aa0:	05db      	lsls	r3, r3, #23
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	f005 fae6 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8002b20 <UART2_RX_transfer_complete_callback+0x31c>)
 8002aac:	2201      	movs	r2, #1
 8002aae:	2140      	movs	r1, #64	@ 0x40
 8002ab0:	0018      	movs	r0, r3
 8002ab2:	f005 fae0 	bl	8008076 <HAL_GPIO_WritePin>
 8002ab6:	f000 ff51 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002aba:	4b18      	ldr	r3, [pc, #96]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	2b18      	cmp	r3, #24
 8002ac2:	d80f      	bhi.n	8002ae4 <UART2_RX_transfer_complete_callback+0x2e0>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002ac4:	2380      	movs	r3, #128	@ 0x80
 8002ac6:	0099      	lsls	r1, r3, #2
 8002ac8:	23a0      	movs	r3, #160	@ 0xa0
 8002aca:	05db      	lsls	r3, r3, #23
 8002acc:	2201      	movs	r2, #1
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f005 fad1 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002ad4:	4b12      	ldr	r3, [pc, #72]	@ (8002b20 <UART2_RX_transfer_complete_callback+0x31c>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	2140      	movs	r1, #64	@ 0x40
 8002ada:	0018      	movs	r0, r3
 8002adc:	f005 facb 	bl	8008076 <HAL_GPIO_WritePin>
 8002ae0:	f000 ff3c 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						MIDI_CLK_tag = 1;
 8002ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8002b1c <UART2_RX_transfer_complete_callback+0x318>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	701a      	strb	r2, [r3, #0]
 8002aea:	f000 ff37 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
				else if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8002aee:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <UART2_RX_transfer_complete_callback+0x304>)
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2bfa      	cmp	r3, #250	@ 0xfa
 8002af6:	d001      	beq.n	8002afc <UART2_RX_transfer_complete_callback+0x2f8>
 8002af8:	f000 ff30 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_PENDING_B2_MODE;
 8002afc:	4b06      	ldr	r3, [pc, #24]	@ (8002b18 <UART2_RX_transfer_complete_callback+0x314>)
 8002afe:	220d      	movs	r2, #13
 8002b00:	701a      	strb	r2, [r3, #0]
 8002b02:	f000 ff2b 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
 8002b06:	46c0      	nop			@ (mov r8, r8)
 8002b08:	2000055c 	.word	0x2000055c
 8002b0c:	20000cb4 	.word	0x20000cb4
 8002b10:	20000d5c 	.word	0x20000d5c
 8002b14:	2000043c 	.word	0x2000043c
 8002b18:	20000428 	.word	0x20000428
 8002b1c:	20000cb2 	.word	0x20000cb2
 8002b20:	50000800 	.word	0x50000800
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_PENDING_B2_MODE){
 8002b24:	4bdc      	ldr	r3, [pc, #880]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b0d      	cmp	r3, #13
 8002b2c:	d160      	bne.n	8002bf0 <UART2_RX_transfer_complete_callback+0x3ec>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002b2e:	4bdb      	ldr	r3, [pc, #876]	@ (8002e9c <UART2_RX_transfer_complete_callback+0x698>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2bf8      	cmp	r3, #248	@ 0xf8
 8002b36:	d001      	beq.n	8002b3c <UART2_RX_transfer_complete_callback+0x338>
 8002b38:	f000 ff10 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					// @TODO //WRITE CODE TO LOAD CORRECT DUTY DELAYED VALUE TO SECONDARY OSCILLATOR
					Set_Oscillator_Values(&params_to_be_loaded);
 8002b3c:	4bd8      	ldr	r3, [pc, #864]	@ (8002ea0 <UART2_RX_transfer_complete_callback+0x69c>)
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f001 fc38 	bl	80043b4 <Set_Oscillator_Values>

					//Give it another IP CAP edge upon sync
					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002b44:	2380      	movs	r3, #128	@ 0x80
 8002b46:	0099      	lsls	r1, r3, #2
 8002b48:	23a0      	movs	r3, #160	@ 0xa0
 8002b4a:	05db      	lsls	r3, r3, #23
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f005 fa91 	bl	8008076 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002b54:	4bd3      	ldr	r3, [pc, #844]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	2140      	movs	r1, #64	@ 0x40
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	f005 fa8b 	bl	8008076 <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002b60:	2380      	movs	r3, #128	@ 0x80
 8002b62:	0099      	lsls	r1, r3, #2
 8002b64:	23a0      	movs	r3, #160	@ 0xa0
 8002b66:	05db      	lsls	r3, r3, #23
 8002b68:	2200      	movs	r2, #0
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	f005 fa83 	bl	8008076 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002b70:	4bcc      	ldr	r3, [pc, #816]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	2140      	movs	r1, #64	@ 0x40
 8002b76:	0018      	movs	r0, r3
 8002b78:	f005 fa7d 	bl	8008076 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = COMPILING; //just in case
 8002b7c:	4bca      	ldr	r3, [pc, #808]	@ (8002ea8 <UART2_RX_transfer_complete_callback+0x6a4>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag = 1;
 8002b82:	4bca      	ldr	r3, [pc, #808]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002b84:	2201      	movs	r2, #1
 8002b86:	701a      	strb	r2, [r3, #0]

					speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_PENDING_B2_MODE;
 8002b88:	4bc3      	ldr	r3, [pc, #780]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002b8a:	220d      	movs	r2, #13
 8002b8c:	705a      	strb	r2, [r3, #1]
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_MODE;
 8002b8e:	4bc2      	ldr	r3, [pc, #776]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002b90:	2208      	movs	r2, #8
 8002b92:	701a      	strb	r2, [r3, #0]

					Stop_OC_TIM(&htim3, TIM_CHANNEL_1); //do we need?
 8002b94:	4bc6      	ldr	r3, [pc, #792]	@ (8002eb0 <UART2_RX_transfer_complete_callback+0x6ac>)
 8002b96:	2100      	movs	r1, #0
 8002b98:	0018      	movs	r0, r3
 8002b9a:	f002 ff9c 	bl	8005ad6 <Stop_OC_TIM>
					IP_CAP_fsm.current_state = IDLE; //force idle so next edge is forced to be computed as first edge
 8002b9e:	4bc5      	ldr	r3, [pc, #788]	@ (8002eb4 <UART2_RX_transfer_complete_callback+0x6b0>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	701a      	strb	r2, [r3, #0]

					Copy_Params_Structs(&params_to_be_loaded, &params_working);
 8002ba4:	4ac4      	ldr	r2, [pc, #784]	@ (8002eb8 <UART2_RX_transfer_complete_callback+0x6b4>)
 8002ba6:	4bbe      	ldr	r3, [pc, #760]	@ (8002ea0 <UART2_RX_transfer_complete_callback+0x69c>)
 8002ba8:	0011      	movs	r1, r2
 8002baa:	0018      	movs	r0, r3
 8002bac:	f001 fab0 	bl	8004110 <Copy_Params_Structs>
					Copy_Params_Structs(&params_to_be_loaded, &params);
 8002bb0:	4ac2      	ldr	r2, [pc, #776]	@ (8002ebc <UART2_RX_transfer_complete_callback+0x6b8>)
 8002bb2:	4bbb      	ldr	r3, [pc, #748]	@ (8002ea0 <UART2_RX_transfer_complete_callback+0x69c>)
 8002bb4:	0011      	movs	r1, r2
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f001 faaa 	bl	8004110 <Copy_Params_Structs>

					Set_Status_Bit(&statuses, First_Sync_Complete);
 8002bbc:	4bc0      	ldr	r3, [pc, #768]	@ (8002ec0 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002bbe:	2108      	movs	r1, #8
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f003 f803 	bl	8005bcc <Set_Status_Bit>

					Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)REGULAR_MODE);
 8002bc6:	4bbd      	ldr	r3, [pc, #756]	@ (8002ebc <UART2_RX_transfer_complete_callback+0x6b8>)
 8002bc8:	2100      	movs	r1, #0
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f001 fc1e 	bl	800440c <Calculate_Next_Main_Oscillator_Values>
					Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 8002bd0:	4abc      	ldr	r2, [pc, #752]	@ (8002ec4 <UART2_RX_transfer_complete_callback+0x6c0>)
 8002bd2:	4bba      	ldr	r3, [pc, #744]	@ (8002ebc <UART2_RX_transfer_complete_callback+0x6b8>)
 8002bd4:	0011      	movs	r1, r2
 8002bd6:	0018      	movs	r0, r3
 8002bd8:	f001 fd0e 	bl	80045f8 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 8002bdc:	4bba      	ldr	r3, [pc, #744]	@ (8002ec8 <UART2_RX_transfer_complete_callback+0x6c4>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	001a      	movs	r2, r3
 8002be2:	49ba      	ldr	r1, [pc, #744]	@ (8002ecc <UART2_RX_transfer_complete_callback+0x6c8>)
 8002be4:	4bba      	ldr	r3, [pc, #744]	@ (8002ed0 <UART2_RX_transfer_complete_callback+0x6cc>)
 8002be6:	0018      	movs	r0, r3
 8002be8:	f003 fc94 	bl	8006514 <HAL_ADC_Start_DMA>
 8002bec:	f000 feb6 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
				}
			}
			else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == NO)){
 8002bf0:	4ba9      	ldr	r3, [pc, #676]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b08      	cmp	r3, #8
 8002bf8:	d146      	bne.n	8002c88 <UART2_RX_transfer_complete_callback+0x484>
 8002bfa:	4bb1      	ldr	r3, [pc, #708]	@ (8002ec0 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002bfc:	2120      	movs	r1, #32
 8002bfe:	0018      	movs	r0, r3
 8002c00:	f002 ffd0 	bl	8005ba4 <Get_Status_Bit>
 8002c04:	1e03      	subs	r3, r0, #0
 8002c06:	d13f      	bne.n	8002c88 <UART2_RX_transfer_complete_callback+0x484>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002c08:	4ba4      	ldr	r3, [pc, #656]	@ (8002e9c <UART2_RX_transfer_complete_callback+0x698>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2bf8      	cmp	r3, #248	@ 0xf8
 8002c10:	d001      	beq.n	8002c16 <UART2_RX_transfer_complete_callback+0x412>
 8002c12:	f000 fea3 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					MIDI_CLK_fsm = COMPILING; //just in case
 8002c16:	4ba4      	ldr	r3, [pc, #656]	@ (8002ea8 <UART2_RX_transfer_complete_callback+0x6a4>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8002c1c:	4ba3      	ldr	r3, [pc, #652]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	3301      	adds	r3, #1
 8002c24:	b2da      	uxtb	r2, r3
 8002c26:	4ba1      	ldr	r3, [pc, #644]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002c28:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002c2a:	4ba0      	ldr	r3, [pc, #640]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b0b      	cmp	r3, #11
 8002c32:	d80f      	bhi.n	8002c54 <UART2_RX_transfer_complete_callback+0x450>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002c34:	2380      	movs	r3, #128	@ 0x80
 8002c36:	0099      	lsls	r1, r3, #2
 8002c38:	23a0      	movs	r3, #160	@ 0xa0
 8002c3a:	05db      	lsls	r3, r3, #23
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	0018      	movs	r0, r3
 8002c40:	f005 fa19 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002c44:	4b97      	ldr	r3, [pc, #604]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	2140      	movs	r1, #64	@ 0x40
 8002c4a:	0018      	movs	r0, r3
 8002c4c:	f005 fa13 	bl	8008076 <HAL_GPIO_WritePin>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002c50:	f000 fe84 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002c54:	4b95      	ldr	r3, [pc, #596]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b18      	cmp	r3, #24
 8002c5c:	d80f      	bhi.n	8002c7e <UART2_RX_transfer_complete_callback+0x47a>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002c5e:	2380      	movs	r3, #128	@ 0x80
 8002c60:	0099      	lsls	r1, r3, #2
 8002c62:	23a0      	movs	r3, #160	@ 0xa0
 8002c64:	05db      	lsls	r3, r3, #23
 8002c66:	2201      	movs	r2, #1
 8002c68:	0018      	movs	r0, r3
 8002c6a:	f005 fa04 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002c6e:	4b8d      	ldr	r3, [pc, #564]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	2140      	movs	r1, #64	@ 0x40
 8002c74:	0018      	movs	r0, r3
 8002c76:	f005 f9fe 	bl	8008076 <HAL_GPIO_WritePin>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002c7a:	f000 fe6f 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						MIDI_CLK_tag = 1;
 8002c7e:	4b8b      	ldr	r3, [pc, #556]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002c80:	2201      	movs	r2, #1
 8002c82:	701a      	strb	r2, [r3, #0]
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002c84:	f000 fe6a 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
			}
			else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 8002c88:	4b83      	ldr	r3, [pc, #524]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b08      	cmp	r3, #8
 8002c90:	d14c      	bne.n	8002d2c <UART2_RX_transfer_complete_callback+0x528>
 8002c92:	4b88      	ldr	r3, [pc, #544]	@ (8002eb4 <UART2_RX_transfer_complete_callback+0x6b0>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d147      	bne.n	8002d2c <UART2_RX_transfer_complete_callback+0x528>
 8002c9c:	4b88      	ldr	r3, [pc, #544]	@ (8002ec0 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002c9e:	2120      	movs	r1, #32
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f002 ff7f 	bl	8005ba4 <Get_Status_Bit>
 8002ca6:	0003      	movs	r3, r0
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d13f      	bne.n	8002d2c <UART2_RX_transfer_complete_callback+0x528>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002cac:	4b7b      	ldr	r3, [pc, #492]	@ (8002e9c <UART2_RX_transfer_complete_callback+0x698>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2bf8      	cmp	r3, #248	@ 0xf8
 8002cb4:	d11e      	bne.n	8002cf4 <UART2_RX_transfer_complete_callback+0x4f0>

					MIDI_CLK_tag = 0; //just in case
 8002cb6:	4b7d      	ldr	r3, [pc, #500]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8002cbc:	4b7b      	ldr	r3, [pc, #492]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	b2da      	uxtb	r2, r3
 8002cc6:	4b79      	ldr	r3, [pc, #484]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002cc8:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_fsm = COMPILING;
 8002cca:	4b77      	ldr	r3, [pc, #476]	@ (8002ea8 <UART2_RX_transfer_complete_callback+0x6a4>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	701a      	strb	r2, [r3, #0]

					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_B0_MODE;
 8002cd0:	4b71      	ldr	r3, [pc, #452]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002cd2:	2210      	movs	r2, #16
 8002cd4:	701a      	strb	r2, [r3, #0]
					speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_MODE;
 8002cd6:	4b70      	ldr	r3, [pc, #448]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002cd8:	2208      	movs	r2, #8
 8002cda:	705a      	strb	r2, [r3, #1]

					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8002cdc:	4b78      	ldr	r3, [pc, #480]	@ (8002ec0 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002cde:	2120      	movs	r1, #32
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f002 ff85 	bl	8005bf0 <Clear_Status_Bit>
					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8002ce6:	4b76      	ldr	r3, [pc, #472]	@ (8002ec0 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002ce8:	2140      	movs	r1, #64	@ 0x40
 8002cea:	0018      	movs	r0, r3
 8002cec:	f002 ff80 	bl	8005bf0 <Clear_Status_Bit>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002cf0:	f000 fe33 	bl	800395a <UART2_RX_transfer_complete_callback+0x1156>
				}
				else if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8002cf4:	4b69      	ldr	r3, [pc, #420]	@ (8002e9c <UART2_RX_transfer_complete_callback+0x698>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2bfa      	cmp	r3, #250	@ 0xfa
 8002cfc:	d001      	beq.n	8002d02 <UART2_RX_transfer_complete_callback+0x4fe>
 8002cfe:	f000 fe2c 	bl	800395a <UART2_RX_transfer_complete_callback+0x1156>

					MIDI_CLK_tag = 0; //just in case
 8002d02:	4b6a      	ldr	r3, [pc, #424]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	701a      	strb	r2, [r3, #0]

					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_A0_MODE;
 8002d08:	4b63      	ldr	r3, [pc, #396]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002d0a:	220e      	movs	r2, #14
 8002d0c:	701a      	strb	r2, [r3, #0]
					speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_MODE;
 8002d0e:	4b62      	ldr	r3, [pc, #392]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002d10:	2208      	movs	r2, #8
 8002d12:	705a      	strb	r2, [r3, #1]

					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8002d14:	4b6a      	ldr	r3, [pc, #424]	@ (8002ec0 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002d16:	2120      	movs	r1, #32
 8002d18:	0018      	movs	r0, r3
 8002d1a:	f002 ff69 	bl	8005bf0 <Clear_Status_Bit>
					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8002d1e:	4b68      	ldr	r3, [pc, #416]	@ (8002ec0 <UART2_RX_transfer_complete_callback+0x6bc>)
 8002d20:	2140      	movs	r1, #64	@ 0x40
 8002d22:	0018      	movs	r0, r3
 8002d24:	f002 ff64 	bl	8005bf0 <Clear_Status_Bit>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002d28:	f000 fe17 	bl	800395a <UART2_RX_transfer_complete_callback+0x1156>
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_A0_MODE){
 8002d2c:	4b5a      	ldr	r3, [pc, #360]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2b0e      	cmp	r3, #14
 8002d34:	d123      	bne.n	8002d7e <UART2_RX_transfer_complete_callback+0x57a>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002d36:	4b59      	ldr	r3, [pc, #356]	@ (8002e9c <UART2_RX_transfer_complete_callback+0x698>)
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2bf8      	cmp	r3, #248	@ 0xf8
 8002d3e:	d001      	beq.n	8002d44 <UART2_RX_transfer_complete_callback+0x540>
 8002d40:	f000 fe0c 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002d44:	2380      	movs	r3, #128	@ 0x80
 8002d46:	0099      	lsls	r1, r3, #2
 8002d48:	23a0      	movs	r3, #160	@ 0xa0
 8002d4a:	05db      	lsls	r3, r3, #23
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f005 f991 	bl	8008076 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002d54:	4b53      	ldr	r3, [pc, #332]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	2140      	movs	r1, #64	@ 0x40
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f005 f98b 	bl	8008076 <HAL_GPIO_WritePin>

					MIDI_CLK_fsm = COMPILING;
 8002d60:	4b51      	ldr	r3, [pc, #324]	@ (8002ea8 <UART2_RX_transfer_complete_callback+0x6a4>)
 8002d62:	2201      	movs	r2, #1
 8002d64:	701a      	strb	r2, [r3, #0]
					MIDI_CLK_tag++;
 8002d66:	4b51      	ldr	r3, [pc, #324]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	4b4e      	ldr	r3, [pc, #312]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002d72:	701a      	strb	r2, [r3, #0]

					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_A1_MODE;
 8002d74:	4b48      	ldr	r3, [pc, #288]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002d76:	220f      	movs	r2, #15
 8002d78:	701a      	strb	r2, [r3, #0]
 8002d7a:	f000 fdef 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_A1_MODE){
 8002d7e:	4b46      	ldr	r3, [pc, #280]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b0f      	cmp	r3, #15
 8002d86:	d142      	bne.n	8002e0e <UART2_RX_transfer_complete_callback+0x60a>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002d88:	4b44      	ldr	r3, [pc, #272]	@ (8002e9c <UART2_RX_transfer_complete_callback+0x698>)
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2bf8      	cmp	r3, #248	@ 0xf8
 8002d90:	d001      	beq.n	8002d96 <UART2_RX_transfer_complete_callback+0x592>
 8002d92:	f000 fde3 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					MIDI_CLK_tag++;
 8002d96:	4b45      	ldr	r3, [pc, #276]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	b2da      	uxtb	r2, r3
 8002da0:	4b42      	ldr	r3, [pc, #264]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002da2:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002da4:	4b41      	ldr	r3, [pc, #260]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b0b      	cmp	r3, #11
 8002dac:	d80f      	bhi.n	8002dce <UART2_RX_transfer_complete_callback+0x5ca>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002dae:	2380      	movs	r3, #128	@ 0x80
 8002db0:	0099      	lsls	r1, r3, #2
 8002db2:	23a0      	movs	r3, #160	@ 0xa0
 8002db4:	05db      	lsls	r3, r3, #23
 8002db6:	2200      	movs	r2, #0
 8002db8:	0018      	movs	r0, r3
 8002dba:	f005 f95c 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002dbe:	4b39      	ldr	r3, [pc, #228]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002dc0:	2201      	movs	r2, #1
 8002dc2:	2140      	movs	r1, #64	@ 0x40
 8002dc4:	0018      	movs	r0, r3
 8002dc6:	f005 f956 	bl	8008076 <HAL_GPIO_WritePin>
 8002dca:	f000 fdc7 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002dce:	4b37      	ldr	r3, [pc, #220]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b18      	cmp	r3, #24
 8002dd6:	d80f      	bhi.n	8002df8 <UART2_RX_transfer_complete_callback+0x5f4>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002dd8:	2380      	movs	r3, #128	@ 0x80
 8002dda:	0099      	lsls	r1, r3, #2
 8002ddc:	23a0      	movs	r3, #160	@ 0xa0
 8002dde:	05db      	lsls	r3, r3, #23
 8002de0:	2201      	movs	r2, #1
 8002de2:	0018      	movs	r0, r3
 8002de4:	f005 f947 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002de8:	4b2e      	ldr	r3, [pc, #184]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	2140      	movs	r1, #64	@ 0x40
 8002dee:	0018      	movs	r0, r3
 8002df0:	f005 f941 	bl	8008076 <HAL_GPIO_WritePin>
 8002df4:	f000 fdb2 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_RESYNC_A1_MODE;
 8002df8:	4b27      	ldr	r3, [pc, #156]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002dfa:	220f      	movs	r2, #15
 8002dfc:	705a      	strb	r2, [r3, #1]
						speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_MODE;
 8002dfe:	4b26      	ldr	r3, [pc, #152]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002e00:	2208      	movs	r2, #8
 8002e02:	701a      	strb	r2, [r3, #0]
						MIDI_CLK_tag = 1;
 8002e04:	4b29      	ldr	r3, [pc, #164]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002e06:	2201      	movs	r2, #1
 8002e08:	701a      	strb	r2, [r3, #0]
 8002e0a:	f000 fda7 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B0_MODE){
 8002e0e:	4b22      	ldr	r3, [pc, #136]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b10      	cmp	r3, #16
 8002e16:	d15d      	bne.n	8002ed4 <UART2_RX_transfer_complete_callback+0x6d0>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002e18:	4b20      	ldr	r3, [pc, #128]	@ (8002e9c <UART2_RX_transfer_complete_callback+0x698>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2bf8      	cmp	r3, #248	@ 0xf8
 8002e20:	d001      	beq.n	8002e26 <UART2_RX_transfer_complete_callback+0x622>
 8002e22:	f000 fd9b 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					//when sftwre timer times out the midi clk tag is reset to 0
					MIDI_CLK_tag++;
 8002e26:	4b21      	ldr	r3, [pc, #132]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	b2da      	uxtb	r2, r3
 8002e30:	4b1e      	ldr	r3, [pc, #120]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002e32:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002e34:	4b1d      	ldr	r3, [pc, #116]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b0b      	cmp	r3, #11
 8002e3c:	d80f      	bhi.n	8002e5e <UART2_RX_transfer_complete_callback+0x65a>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002e3e:	2380      	movs	r3, #128	@ 0x80
 8002e40:	0099      	lsls	r1, r3, #2
 8002e42:	23a0      	movs	r3, #160	@ 0xa0
 8002e44:	05db      	lsls	r3, r3, #23
 8002e46:	2200      	movs	r2, #0
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f005 f914 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002e4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002e50:	2201      	movs	r2, #1
 8002e52:	2140      	movs	r1, #64	@ 0x40
 8002e54:	0018      	movs	r0, r3
 8002e56:	f005 f90e 	bl	8008076 <HAL_GPIO_WritePin>
 8002e5a:	f000 fd7f 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002e5e:	4b13      	ldr	r3, [pc, #76]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b18      	cmp	r3, #24
 8002e66:	d80f      	bhi.n	8002e88 <UART2_RX_transfer_complete_callback+0x684>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002e68:	2380      	movs	r3, #128	@ 0x80
 8002e6a:	0099      	lsls	r1, r3, #2
 8002e6c:	23a0      	movs	r3, #160	@ 0xa0
 8002e6e:	05db      	lsls	r3, r3, #23
 8002e70:	2201      	movs	r2, #1
 8002e72:	0018      	movs	r0, r3
 8002e74:	f005 f8ff 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002e78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea4 <UART2_RX_transfer_complete_callback+0x6a0>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2140      	movs	r1, #64	@ 0x40
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f005 f8f9 	bl	8008076 <HAL_GPIO_WritePin>
 8002e84:	f000 fd6a 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_B1_MODE;
 8002e88:	4b03      	ldr	r3, [pc, #12]	@ (8002e98 <UART2_RX_transfer_complete_callback+0x694>)
 8002e8a:	2211      	movs	r2, #17
 8002e8c:	701a      	strb	r2, [r3, #0]
						//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
						MIDI_CLK_tag = 1;
 8002e8e:	4b07      	ldr	r3, [pc, #28]	@ (8002eac <UART2_RX_transfer_complete_callback+0x6a8>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	701a      	strb	r2, [r3, #0]
 8002e94:	f000 fd62 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
 8002e98:	20000428 	.word	0x20000428
 8002e9c:	2000055c 	.word	0x2000055c
 8002ea0:	20000d14 	.word	0x20000d14
 8002ea4:	50000800 	.word	0x50000800
 8002ea8:	20000d5c 	.word	0x20000d5c
 8002eac:	20000cb2 	.word	0x20000cb2
 8002eb0:	20000950 	.word	0x20000950
 8002eb4:	2000043c 	.word	0x2000043c
 8002eb8:	20000d38 	.word	0x20000d38
 8002ebc:	20000ccc 	.word	0x20000ccc
 8002ec0:	20000cb4 	.word	0x20000cb4
 8002ec4:	20000020 	.word	0x20000020
 8002ec8:	0800dc30 	.word	0x0800dc30
 8002ecc:	20000cc0 	.word	0x20000cc0
 8002ed0:	2000057c 	.word	0x2000057c
					}
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B1_MODE){
 8002ed4:	4bed      	ldr	r3, [pc, #948]	@ (800328c <UART2_RX_transfer_complete_callback+0xa88>)
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	2b11      	cmp	r3, #17
 8002edc:	d146      	bne.n	8002f6c <UART2_RX_transfer_complete_callback+0x768>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002ede:	4bec      	ldr	r3, [pc, #944]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	2bf8      	cmp	r3, #248	@ 0xf8
 8002ee6:	d135      	bne.n	8002f54 <UART2_RX_transfer_complete_callback+0x750>

					MIDI_CLK_tag++;
 8002ee8:	4bea      	ldr	r3, [pc, #936]	@ (8003294 <UART2_RX_transfer_complete_callback+0xa90>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	3301      	adds	r3, #1
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	4be8      	ldr	r3, [pc, #928]	@ (8003294 <UART2_RX_transfer_complete_callback+0xa90>)
 8002ef4:	701a      	strb	r2, [r3, #0]

					if(MIDI_CLK_tag < 12){
 8002ef6:	4be7      	ldr	r3, [pc, #924]	@ (8003294 <UART2_RX_transfer_complete_callback+0xa90>)
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	2b0b      	cmp	r3, #11
 8002efe:	d80f      	bhi.n	8002f20 <UART2_RX_transfer_complete_callback+0x71c>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002f00:	2380      	movs	r3, #128	@ 0x80
 8002f02:	0099      	lsls	r1, r3, #2
 8002f04:	23a0      	movs	r3, #160	@ 0xa0
 8002f06:	05db      	lsls	r3, r3, #23
 8002f08:	2200      	movs	r2, #0
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	f005 f8b3 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002f10:	4be1      	ldr	r3, [pc, #900]	@ (8003298 <UART2_RX_transfer_complete_callback+0xa94>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	2140      	movs	r1, #64	@ 0x40
 8002f16:	0018      	movs	r0, r3
 8002f18:	f005 f8ad 	bl	8008076 <HAL_GPIO_WritePin>
 8002f1c:	f000 fd1e 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else if(MIDI_CLK_tag < 25){
 8002f20:	4bdc      	ldr	r3, [pc, #880]	@ (8003294 <UART2_RX_transfer_complete_callback+0xa90>)
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b18      	cmp	r3, #24
 8002f28:	d80f      	bhi.n	8002f4a <UART2_RX_transfer_complete_callback+0x746>

						HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002f2a:	2380      	movs	r3, #128	@ 0x80
 8002f2c:	0099      	lsls	r1, r3, #2
 8002f2e:	23a0      	movs	r3, #160	@ 0xa0
 8002f30:	05db      	lsls	r3, r3, #23
 8002f32:	2201      	movs	r2, #1
 8002f34:	0018      	movs	r0, r3
 8002f36:	f005 f89e 	bl	8008076 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002f3a:	4bd7      	ldr	r3, [pc, #860]	@ (8003298 <UART2_RX_transfer_complete_callback+0xa94>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	2140      	movs	r1, #64	@ 0x40
 8002f40:	0018      	movs	r0, r3
 8002f42:	f005 f898 	bl	8008076 <HAL_GPIO_WritePin>
 8002f46:	f000 fd09 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					else{

						MIDI_CLK_tag = 1;
 8002f4a:	4bd2      	ldr	r3, [pc, #840]	@ (8003294 <UART2_RX_transfer_complete_callback+0xa90>)
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	701a      	strb	r2, [r3, #0]
 8002f50:	f000 fd04 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
				}
				else if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8002f54:	4bce      	ldr	r3, [pc, #824]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2bfa      	cmp	r3, #250	@ 0xfa
 8002f5c:	d001      	beq.n	8002f62 <UART2_RX_transfer_complete_callback+0x75e>
 8002f5e:	f000 fcfd 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					//DO NOT UPDATE PREV STATE - we need to keep track of what the state was prior to any pending state
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_RESYNC_B2_MODE;
 8002f62:	4bca      	ldr	r3, [pc, #808]	@ (800328c <UART2_RX_transfer_complete_callback+0xa88>)
 8002f64:	2212      	movs	r2, #18
 8002f66:	701a      	strb	r2, [r3, #0]
 8002f68:	f000 fcf8 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
				}
			}
			else if(speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_RESYNC_B2_MODE){
 8002f6c:	4bc7      	ldr	r3, [pc, #796]	@ (800328c <UART2_RX_transfer_complete_callback+0xa88>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b12      	cmp	r3, #18
 8002f74:	d001      	beq.n	8002f7a <UART2_RX_transfer_complete_callback+0x776>
 8002f76:	f000 fcf1 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 8002f7a:	4bc5      	ldr	r3, [pc, #788]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2bf8      	cmp	r3, #248	@ 0xf8
 8002f82:	d001      	beq.n	8002f88 <UART2_RX_transfer_complete_callback+0x784>
 8002f84:	f000 fcea 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					// @TODO //WRITE CODE TO LOAD CORRECT DUTY DELAYED VALUE TO SECONDARY OSCILLATOR
					Set_Oscillator_Values(&params_to_be_loaded);
 8002f88:	4bc4      	ldr	r3, [pc, #784]	@ (800329c <UART2_RX_transfer_complete_callback+0xa98>)
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f001 fa12 	bl	80043b4 <Set_Oscillator_Values>

					//Give it another IP CAP edge upon sync
					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 8002f90:	2380      	movs	r3, #128	@ 0x80
 8002f92:	0099      	lsls	r1, r3, #2
 8002f94:	23a0      	movs	r3, #160	@ 0xa0
 8002f96:	05db      	lsls	r3, r3, #23
 8002f98:	2201      	movs	r2, #1
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f005 f86b 	bl	8008076 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8002fa0:	4bbd      	ldr	r3, [pc, #756]	@ (8003298 <UART2_RX_transfer_complete_callback+0xa94>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	2140      	movs	r1, #64	@ 0x40
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f005 f865 	bl	8008076 <HAL_GPIO_WritePin>

					HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8002fac:	2380      	movs	r3, #128	@ 0x80
 8002fae:	0099      	lsls	r1, r3, #2
 8002fb0:	23a0      	movs	r3, #160	@ 0xa0
 8002fb2:	05db      	lsls	r3, r3, #23
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f005 f85d 	bl	8008076 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8002fbc:	4bb6      	ldr	r3, [pc, #728]	@ (8003298 <UART2_RX_transfer_complete_callback+0xa94>)
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	2140      	movs	r1, #64	@ 0x40
 8002fc2:	0018      	movs	r0, r3
 8002fc4:	f005 f857 	bl	8008076 <HAL_GPIO_WritePin>

					speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_RESYNC_B2_MODE;
 8002fc8:	4bb0      	ldr	r3, [pc, #704]	@ (800328c <UART2_RX_transfer_complete_callback+0xa88>)
 8002fca:	2212      	movs	r2, #18
 8002fcc:	705a      	strb	r2, [r3, #1]
					speed_fsm.current_state.speed_exclusive_state = MIDI_CLK_MODE;
 8002fce:	4baf      	ldr	r3, [pc, #700]	@ (800328c <UART2_RX_transfer_complete_callback+0xa88>)
 8002fd0:	2208      	movs	r2, #8
 8002fd2:	701a      	strb	r2, [r3, #0]

					MIDI_CLK_tag = 1;
 8002fd4:	4baf      	ldr	r3, [pc, #700]	@ (8003294 <UART2_RX_transfer_complete_callback+0xa90>)
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	701a      	strb	r2, [r3, #0]

					Stop_OC_TIM(&htim3, TIM_CHANNEL_1); //do we need?
 8002fda:	4bb1      	ldr	r3, [pc, #708]	@ (80032a0 <UART2_RX_transfer_complete_callback+0xa9c>)
 8002fdc:	2100      	movs	r1, #0
 8002fde:	0018      	movs	r0, r3
 8002fe0:	f002 fd79 	bl	8005ad6 <Stop_OC_TIM>
					IP_CAP_fsm.current_state = IDLE; //force idle so next edge is forced to be computed as first edge
 8002fe4:	4baf      	ldr	r3, [pc, #700]	@ (80032a4 <UART2_RX_transfer_complete_callback+0xaa0>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	701a      	strb	r2, [r3, #0]

					Copy_Params_Structs(&params_to_be_loaded, &params_working);
 8002fea:	4aaf      	ldr	r2, [pc, #700]	@ (80032a8 <UART2_RX_transfer_complete_callback+0xaa4>)
 8002fec:	4bab      	ldr	r3, [pc, #684]	@ (800329c <UART2_RX_transfer_complete_callback+0xa98>)
 8002fee:	0011      	movs	r1, r2
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f001 f88d 	bl	8004110 <Copy_Params_Structs>
					Copy_Params_Structs(&params_to_be_loaded, &params);
 8002ff6:	4aad      	ldr	r2, [pc, #692]	@ (80032ac <UART2_RX_transfer_complete_callback+0xaa8>)
 8002ff8:	4ba8      	ldr	r3, [pc, #672]	@ (800329c <UART2_RX_transfer_complete_callback+0xa98>)
 8002ffa:	0011      	movs	r1, r2
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f001 f887 	bl	8004110 <Copy_Params_Structs>

					Set_Status_Bit(&statuses, First_Sync_Complete);
 8003002:	4bab      	ldr	r3, [pc, #684]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 8003004:	2108      	movs	r1, #8
 8003006:	0018      	movs	r0, r3
 8003008:	f002 fde0 	bl	8005bcc <Set_Status_Bit>

					Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)REGULAR_MODE);
 800300c:	4ba7      	ldr	r3, [pc, #668]	@ (80032ac <UART2_RX_transfer_complete_callback+0xaa8>)
 800300e:	2100      	movs	r1, #0
 8003010:	0018      	movs	r0, r3
 8003012:	f001 f9fb 	bl	800440c <Calculate_Next_Main_Oscillator_Values>
					Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 8003016:	4aa7      	ldr	r2, [pc, #668]	@ (80032b4 <UART2_RX_transfer_complete_callback+0xab0>)
 8003018:	4ba4      	ldr	r3, [pc, #656]	@ (80032ac <UART2_RX_transfer_complete_callback+0xaa8>)
 800301a:	0011      	movs	r1, r2
 800301c:	0018      	movs	r0, r3
 800301e:	f001 faeb 	bl	80045f8 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions); //this function takes ages to execute!
 8003022:	4ba5      	ldr	r3, [pc, #660]	@ (80032b8 <UART2_RX_transfer_complete_callback+0xab4>)
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	001a      	movs	r2, r3
 8003028:	49a4      	ldr	r1, [pc, #656]	@ (80032bc <UART2_RX_transfer_complete_callback+0xab8>)
 800302a:	4ba5      	ldr	r3, [pc, #660]	@ (80032c0 <UART2_RX_transfer_complete_callback+0xabc>)
 800302c:	0018      	movs	r0, r3
 800302e:	f003 fa71 	bl	8006514 <HAL_ADC_Start_DMA>
 8003032:	f000 fc93 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>
		}
	}
	//not a realtime status byte
	else{

		if(active_status_byte == 0){
 8003036:	4ba3      	ldr	r3, [pc, #652]	@ (80032c4 <UART2_RX_transfer_complete_callback+0xac0>)
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d000      	beq.n	8003042 <UART2_RX_transfer_complete_callback+0x83e>
 8003040:	e29e      	b.n	8003580 <UART2_RX_transfer_complete_callback+0xd7c>

			if(running_status_byte == 0){
 8003042:	4ba1      	ldr	r3, [pc, #644]	@ (80032c8 <UART2_RX_transfer_complete_callback+0xac4>)
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b00      	cmp	r3, #0
 800304a:	d000      	beq.n	800304e <UART2_RX_transfer_complete_callback+0x84a>
 800304c:	e0a3      	b.n	8003196 <UART2_RX_transfer_complete_callback+0x992>

				if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 800304e:	4b9f      	ldr	r3, [pc, #636]	@ (80032cc <UART2_RX_transfer_complete_callback+0xac8>)
 8003050:	0018      	movs	r0, r3
 8003052:	f7fe f82c 	bl	80010ae <Is_Data_Buffer_Empty>
 8003056:	0003      	movs	r3, r0
 8003058:	2b01      	cmp	r3, #1
 800305a:	d001      	beq.n	8003060 <UART2_RX_transfer_complete_callback+0x85c>
 800305c:	f000 fc7e 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

					if(Is_Status_Byte(rx_buffer) == YES){
 8003060:	4b8b      	ldr	r3, [pc, #556]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8003062:	0018      	movs	r0, r3
 8003064:	f7fd fee2 	bl	8000e2c <Is_Status_Byte>
 8003068:	0003      	movs	r3, r0
 800306a:	2b01      	cmp	r3, #1
 800306c:	d001      	beq.n	8003072 <UART2_RX_transfer_complete_callback+0x86e>
 800306e:	f000 fc75 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

						if(Is_PC_Status_Byte(rx_buffer) == YES){
 8003072:	4b87      	ldr	r3, [pc, #540]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8003074:	0018      	movs	r0, r3
 8003076:	f7fd ff0b 	bl	8000e90 <Is_PC_Status_Byte>
 800307a:	0003      	movs	r3, r0
 800307c:	2b01      	cmp	r3, #1
 800307e:	d134      	bne.n	80030ea <UART2_RX_transfer_complete_callback+0x8e6>

							running_status_byte = (uint8_t)*rx_buffer;
 8003080:	4b83      	ldr	r3, [pc, #524]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	b2da      	uxtb	r2, r3
 8003086:	4b90      	ldr	r3, [pc, #576]	@ (80032c8 <UART2_RX_transfer_complete_callback+0xac4>)
 8003088:	701a      	strb	r2, [r3, #0]

							if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 800308a:	4b91      	ldr	r3, [pc, #580]	@ (80032d0 <UART2_RX_transfer_complete_callback+0xacc>)
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	b2da      	uxtb	r2, r3
 8003090:	4b7f      	ldr	r3, [pc, #508]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8003092:	0011      	movs	r1, r2
 8003094:	0018      	movs	r0, r3
 8003096:	f7fd ffe9 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 800309a:	0003      	movs	r3, r0
 800309c:	2b01      	cmp	r3, #1
 800309e:	d10d      	bne.n	80030bc <UART2_RX_transfer_complete_callback+0x8b8>

								active_status_byte = (uint8_t)*rx_buffer;
 80030a0:	4b7b      	ldr	r3, [pc, #492]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	4b87      	ldr	r3, [pc, #540]	@ (80032c4 <UART2_RX_transfer_complete_callback+0xac0>)
 80030a8:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80030aa:	2380      	movs	r3, #128	@ 0x80
 80030ac:	005a      	lsls	r2, r3, #1
 80030ae:	4b80      	ldr	r3, [pc, #512]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 80030b0:	0011      	movs	r1, r2
 80030b2:	0018      	movs	r0, r3
 80030b4:	f002 fd8a 	bl	8005bcc <Set_Status_Bit>
 80030b8:	f000 fc50 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
							else{

								if(Is_OMNI_On(&statuses) == YES){
 80030bc:	4b7c      	ldr	r3, [pc, #496]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 80030be:	0018      	movs	r0, r3
 80030c0:	f7fe f88b 	bl	80011da <Is_OMNI_On>
 80030c4:	0003      	movs	r3, r0
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d001      	beq.n	80030ce <UART2_RX_transfer_complete_callback+0x8ca>
 80030ca:	f000 fc47 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

									active_status_byte = (uint8_t)*rx_buffer;
 80030ce:	4b70      	ldr	r3, [pc, #448]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	b2da      	uxtb	r2, r3
 80030d4:	4b7b      	ldr	r3, [pc, #492]	@ (80032c4 <UART2_RX_transfer_complete_callback+0xac0>)
 80030d6:	701a      	strb	r2, [r3, #0]
									Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80030d8:	2380      	movs	r3, #128	@ 0x80
 80030da:	005a      	lsls	r2, r3, #1
 80030dc:	4b74      	ldr	r3, [pc, #464]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 80030de:	0011      	movs	r1, r2
 80030e0:	0018      	movs	r0, r3
 80030e2:	f002 fd73 	bl	8005bcc <Set_Status_Bit>
 80030e6:	f000 fc39 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

								}
							}
						}
						else if(Is_CC_Status_Byte(rx_buffer) == YES){
 80030ea:	4b69      	ldr	r3, [pc, #420]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 80030ec:	0018      	movs	r0, r3
 80030ee:	f7fd feeb 	bl	8000ec8 <Is_CC_Status_Byte>
 80030f2:	0003      	movs	r3, r0
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d134      	bne.n	8003162 <UART2_RX_transfer_complete_callback+0x95e>

							running_status_byte = (uint8_t)*rx_buffer;
 80030f8:	4b65      	ldr	r3, [pc, #404]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	4b72      	ldr	r3, [pc, #456]	@ (80032c8 <UART2_RX_transfer_complete_callback+0xac4>)
 8003100:	701a      	strb	r2, [r3, #0]

							if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 8003102:	4b73      	ldr	r3, [pc, #460]	@ (80032d0 <UART2_RX_transfer_complete_callback+0xacc>)
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	b2da      	uxtb	r2, r3
 8003108:	4b61      	ldr	r3, [pc, #388]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 800310a:	0011      	movs	r1, r2
 800310c:	0018      	movs	r0, r3
 800310e:	f7fd ffad 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 8003112:	0003      	movs	r3, r0
 8003114:	2b01      	cmp	r3, #1
 8003116:	d10d      	bne.n	8003134 <UART2_RX_transfer_complete_callback+0x930>

								active_status_byte = (uint8_t)*rx_buffer;
 8003118:	4b5d      	ldr	r3, [pc, #372]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4b69      	ldr	r3, [pc, #420]	@ (80032c4 <UART2_RX_transfer_complete_callback+0xac0>)
 8003120:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003122:	2380      	movs	r3, #128	@ 0x80
 8003124:	005a      	lsls	r2, r3, #1
 8003126:	4b62      	ldr	r3, [pc, #392]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 8003128:	0011      	movs	r1, r2
 800312a:	0018      	movs	r0, r3
 800312c:	f002 fd4e 	bl	8005bcc <Set_Status_Bit>
 8003130:	f000 fc14 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
							else{

								if(Is_OMNI_On(&statuses) == YES){
 8003134:	4b5e      	ldr	r3, [pc, #376]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 8003136:	0018      	movs	r0, r3
 8003138:	f7fe f84f 	bl	80011da <Is_OMNI_On>
 800313c:	0003      	movs	r3, r0
 800313e:	2b01      	cmp	r3, #1
 8003140:	d001      	beq.n	8003146 <UART2_RX_transfer_complete_callback+0x942>
 8003142:	f000 fc0b 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

									active_status_byte = (uint8_t)*rx_buffer;
 8003146:	4b52      	ldr	r3, [pc, #328]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	b2da      	uxtb	r2, r3
 800314c:	4b5d      	ldr	r3, [pc, #372]	@ (80032c4 <UART2_RX_transfer_complete_callback+0xac0>)
 800314e:	701a      	strb	r2, [r3, #0]
									Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003150:	2380      	movs	r3, #128	@ 0x80
 8003152:	005a      	lsls	r2, r3, #1
 8003154:	4b56      	ldr	r3, [pc, #344]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 8003156:	0011      	movs	r1, r2
 8003158:	0018      	movs	r0, r3
 800315a:	f002 fd37 	bl	8005bcc <Set_Status_Bit>
 800315e:	f000 fbfd 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

								}
							}
						}
						else if(Is_Sysex_Start_Status_Byte(rx_buffer) == YES){
 8003162:	4b4b      	ldr	r3, [pc, #300]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8003164:	0018      	movs	r0, r3
 8003166:	f7fd ff71 	bl	800104c <Is_Sysex_Start_Status_Byte>
 800316a:	0003      	movs	r3, r0
 800316c:	2b01      	cmp	r3, #1
 800316e:	d001      	beq.n	8003174 <UART2_RX_transfer_complete_callback+0x970>
 8003170:	f000 fbf4 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

							active_status_byte = (uint8_t)*rx_buffer;
 8003174:	4b46      	ldr	r3, [pc, #280]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	b2da      	uxtb	r2, r3
 800317a:	4b52      	ldr	r3, [pc, #328]	@ (80032c4 <UART2_RX_transfer_complete_callback+0xac0>)
 800317c:	701a      	strb	r2, [r3, #0]
							running_status_byte = 0;
 800317e:	4b52      	ldr	r3, [pc, #328]	@ (80032c8 <UART2_RX_transfer_complete_callback+0xac4>)
 8003180:	2200      	movs	r2, #0
 8003182:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003184:	2380      	movs	r3, #128	@ 0x80
 8003186:	005a      	lsls	r2, r3, #1
 8003188:	4b49      	ldr	r3, [pc, #292]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 800318a:	0011      	movs	r1, r2
 800318c:	0018      	movs	r0, r3
 800318e:	f002 fd1d 	bl	8005bcc <Set_Status_Bit>
 8003192:	f000 fbe3 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

						}
					}
				}
			}
			else if(running_status_byte != 0){
 8003196:	4b4c      	ldr	r3, [pc, #304]	@ (80032c8 <UART2_RX_transfer_complete_callback+0xac4>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b00      	cmp	r3, #0
 800319e:	d101      	bne.n	80031a4 <UART2_RX_transfer_complete_callback+0x9a0>
 80031a0:	f000 fbdc 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

				if(Is_Data_Byte(rx_buffer) == YES){
 80031a4:	4b3a      	ldr	r3, [pc, #232]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 80031a6:	0018      	movs	r0, r3
 80031a8:	f7fd fe59 	bl	8000e5e <Is_Data_Byte>
 80031ac:	0003      	movs	r3, r0
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d000      	beq.n	80031b4 <UART2_RX_transfer_complete_callback+0x9b0>
 80031b2:	e151      	b.n	8003458 <UART2_RX_transfer_complete_callback+0xc54>

					Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80031b4:	2380      	movs	r3, #128	@ 0x80
 80031b6:	005a      	lsls	r2, r3, #1
 80031b8:	4b3d      	ldr	r3, [pc, #244]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 80031ba:	0011      	movs	r1, r2
 80031bc:	0018      	movs	r0, r3
 80031be:	f002 fd05 	bl	8005bcc <Set_Status_Bit>

					if(Is_PC_Status_Byte(&running_status_byte) == YES){
 80031c2:	4b41      	ldr	r3, [pc, #260]	@ (80032c8 <UART2_RX_transfer_complete_callback+0xac4>)
 80031c4:	0018      	movs	r0, r3
 80031c6:	f7fd fe63 	bl	8000e90 <Is_PC_Status_Byte>
 80031ca:	0003      	movs	r3, r0
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d143      	bne.n	8003258 <UART2_RX_transfer_complete_callback+0xa54>

						if((Is_Channelised_Status_Byte_On_Basic_Channel(&running_status_byte, MIDI_basic_channel) == YES)
 80031d0:	4b3f      	ldr	r3, [pc, #252]	@ (80032d0 <UART2_RX_transfer_complete_callback+0xacc>)
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	4b3c      	ldr	r3, [pc, #240]	@ (80032c8 <UART2_RX_transfer_complete_callback+0xac4>)
 80031d8:	0011      	movs	r1, r2
 80031da:	0018      	movs	r0, r3
 80031dc:	f7fd ff46 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 80031e0:	0003      	movs	r3, r0
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d008      	beq.n	80031f8 <UART2_RX_transfer_complete_callback+0x9f4>
																|| (Is_OMNI_On(&statuses) == YES)){
 80031e6:	4b32      	ldr	r3, [pc, #200]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 80031e8:	0018      	movs	r0, r3
 80031ea:	f7fd fff6 	bl	80011da <Is_OMNI_On>
 80031ee:	0003      	movs	r3, r0
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d001      	beq.n	80031f8 <UART2_RX_transfer_complete_callback+0x9f4>
 80031f4:	f000 fbb2 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

							if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 80031f8:	4b34      	ldr	r3, [pc, #208]	@ (80032cc <UART2_RX_transfer_complete_callback+0xac8>)
 80031fa:	0018      	movs	r0, r3
 80031fc:	f7fd ff57 	bl	80010ae <Is_Data_Buffer_Empty>
 8003200:	0003      	movs	r3, r0
 8003202:	2b01      	cmp	r3, #1
 8003204:	d001      	beq.n	800320a <UART2_RX_transfer_complete_callback+0xa06>
 8003206:	f000 fba9 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

								//first data byte received
								if(Is_Program_Change_Data_Byte_In_Range(rx_buffer, NUM_PRESETS) == YES){
 800320a:	4b21      	ldr	r3, [pc, #132]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 800320c:	2104      	movs	r1, #4
 800320e:	0018      	movs	r0, r3
 8003210:	f7fd ff9b 	bl	800114a <Is_Program_Change_Data_Byte_In_Range>
 8003214:	0003      	movs	r3, r0
 8003216:	2b01      	cmp	r3, #1
 8003218:	d10f      	bne.n	800323a <UART2_RX_transfer_complete_callback+0xa36>

									Set_All_Pots_to_PC_Mode();
 800321a:	f7fd fdcf 	bl	8000dbc <Set_All_Pots_to_PC_Mode>
									preset_selected = (enum Preset_Selected)*rx_buffer + 1; //since 0 is no preset selected, we have to add 1
 800321e:	4b1c      	ldr	r3, [pc, #112]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	b2db      	uxtb	r3, r3
 8003224:	3301      	adds	r3, #1
 8003226:	b2da      	uxtb	r2, r3
 8003228:	4b2a      	ldr	r3, [pc, #168]	@ (80032d4 <UART2_RX_transfer_complete_callback+0xad0>)
 800322a:	701a      	strb	r2, [r3, #0]
									Update_Params_Based_On_Mode_Selected(); // Update parameters immediately with preset values
 800322c:	f7fd f97a 	bl	8000524 <Update_Params_Based_On_Mode_Selected>
									Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8003230:	4b1f      	ldr	r3, [pc, #124]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 8003232:	2108      	movs	r1, #8
 8003234:	0018      	movs	r0, r3
 8003236:	f002 fcdb 	bl	8005bf0 <Clear_Status_Bit>
								}

								//whether the program change data byte is in range or not, clear the data buffer and active status byte, and reset timer
								Clear_Data_Buffer(&MIDI_data);
 800323a:	4b24      	ldr	r3, [pc, #144]	@ (80032cc <UART2_RX_transfer_complete_callback+0xac8>)
 800323c:	0018      	movs	r0, r3
 800323e:	f7fd ff66 	bl	800110e <Clear_Data_Buffer>
								active_status_byte = 0;
 8003242:	4b20      	ldr	r3, [pc, #128]	@ (80032c4 <UART2_RX_transfer_complete_callback+0xac0>)
 8003244:	2200      	movs	r2, #0
 8003246:	701a      	strb	r2, [r3, #0]

								//not really required
								Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8003248:	4a19      	ldr	r2, [pc, #100]	@ (80032b0 <UART2_RX_transfer_complete_callback+0xaac>)
 800324a:	4b23      	ldr	r3, [pc, #140]	@ (80032d8 <UART2_RX_transfer_complete_callback+0xad4>)
 800324c:	0011      	movs	r1, r2
 800324e:	0018      	movs	r0, r3
 8003250:	f7fd ffdd 	bl	800120e <Reset_and_Stop_MIDI_Software_Timer>
 8003254:	f000 fb82 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_CC_Status_Byte(&running_status_byte) == YES){
 8003258:	4b1b      	ldr	r3, [pc, #108]	@ (80032c8 <UART2_RX_transfer_complete_callback+0xac4>)
 800325a:	0018      	movs	r0, r3
 800325c:	f7fd fe34 	bl	8000ec8 <Is_CC_Status_Byte>
 8003260:	0003      	movs	r3, r0
 8003262:	2b01      	cmp	r3, #1
 8003264:	d001      	beq.n	800326a <UART2_RX_transfer_complete_callback+0xa66>
 8003266:	f000 fb79 	bl	800395c <UART2_RX_transfer_complete_callback+0x1158>

						if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 800326a:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <UART2_RX_transfer_complete_callback+0xac8>)
 800326c:	0018      	movs	r0, r3
 800326e:	f7fd ff1e 	bl	80010ae <Is_Data_Buffer_Empty>
 8003272:	0003      	movs	r3, r0
 8003274:	2b01      	cmp	r3, #1
 8003276:	d131      	bne.n	80032dc <UART2_RX_transfer_complete_callback+0xad8>

							//first data byte received
							MIDI_data.MIDI_data_buffer[0] = *rx_buffer;
 8003278:	4b05      	ldr	r3, [pc, #20]	@ (8003290 <UART2_RX_transfer_complete_callback+0xa8c>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	4b13      	ldr	r3, [pc, #76]	@ (80032cc <UART2_RX_transfer_complete_callback+0xac8>)
 8003280:	701a      	strb	r2, [r3, #0]
							midi_counter = 0; //reset timer
 8003282:	4b15      	ldr	r3, [pc, #84]	@ (80032d8 <UART2_RX_transfer_complete_callback+0xad4>)
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	e368      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
 800328a:	46c0      	nop			@ (mov r8, r8)
 800328c:	20000428 	.word	0x20000428
 8003290:	2000055c 	.word	0x2000055c
 8003294:	20000cb2 	.word	0x20000cb2
 8003298:	50000800 	.word	0x50000800
 800329c:	20000d14 	.word	0x20000d14
 80032a0:	20000950 	.word	0x20000950
 80032a4:	2000043c 	.word	0x2000043c
 80032a8:	20000d38 	.word	0x20000d38
 80032ac:	20000ccc 	.word	0x20000ccc
 80032b0:	20000cb4 	.word	0x20000cb4
 80032b4:	20000020 	.word	0x20000020
 80032b8:	0800dc30 	.word	0x0800dc30
 80032bc:	20000cc0 	.word	0x20000cc0
 80032c0:	2000057c 	.word	0x2000057c
 80032c4:	2000054e 	.word	0x2000054e
 80032c8:	2000054f 	.word	0x2000054f
 80032cc:	20000550 	.word	0x20000550
 80032d0:	2000054d 	.word	0x2000054d
 80032d4:	20000540 	.word	0x20000540
 80032d8:	20000cbc 	.word	0x20000cbc

						}
						else{ //not empty

							//second data byte received
							MIDI_data.MIDI_data_buffer[1] = *rx_buffer;
 80032dc:	4bd6      	ldr	r3, [pc, #856]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	b2da      	uxtb	r2, r3
 80032e2:	4bd6      	ldr	r3, [pc, #856]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 80032e4:	705a      	strb	r2, [r3, #1]
							Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 80032e6:	4ad6      	ldr	r2, [pc, #856]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 80032e8:	4bd6      	ldr	r3, [pc, #856]	@ (8003644 <UART2_RX_transfer_complete_callback+0xe40>)
 80032ea:	0011      	movs	r1, r2
 80032ec:	0018      	movs	r0, r3
 80032ee:	f7fd ff8e 	bl	800120e <Reset_and_Stop_MIDI_Software_Timer>

							//if a CC byte is active, either it was received on the basic channel, or OMNI is on, so we can
							//simply just use it, although we will need to check that when a channel mode message is sent,
							//that it was received on the basic channel

							if(Is_Utilised_Channel_Mode_CC_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0]) == YES){
 80032f2:	4bd2      	ldr	r3, [pc, #840]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 80032f4:	0018      	movs	r0, r3
 80032f6:	f7fd fe03 	bl	8000f00 <Is_Utilised_Channel_Mode_CC_First_Data_Byte>
 80032fa:	0003      	movs	r3, r0
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d14c      	bne.n	800339a <UART2_RX_transfer_complete_callback+0xb96>

								//check on basic channel
								if(Is_Channelised_Status_Byte_On_Basic_Channel(&running_status_byte, MIDI_basic_channel) == YES){
 8003300:	4bd1      	ldr	r3, [pc, #836]	@ (8003648 <UART2_RX_transfer_complete_callback+0xe44>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	b2da      	uxtb	r2, r3
 8003306:	4bd1      	ldr	r3, [pc, #836]	@ (800364c <UART2_RX_transfer_complete_callback+0xe48>)
 8003308:	0011      	movs	r1, r2
 800330a:	0018      	movs	r0, r3
 800330c:	f7fd feae 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 8003310:	0003      	movs	r3, r0
 8003312:	2b01      	cmp	r3, #1
 8003314:	d139      	bne.n	800338a <UART2_RX_transfer_complete_callback+0xb86>

									if(Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0], &MIDI_data.MIDI_data_buffer[1]) == YES){
 8003316:	4ace      	ldr	r2, [pc, #824]	@ (8003650 <UART2_RX_transfer_complete_callback+0xe4c>)
 8003318:	4bc8      	ldr	r3, [pc, #800]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 800331a:	0011      	movs	r1, r2
 800331c:	0018      	movs	r0, r3
 800331e:	f7fd fe4e 	bl	8000fbe <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte>
 8003322:	0003      	movs	r3, r0
 8003324:	2b01      	cmp	r3, #1
 8003326:	d130      	bne.n	800338a <UART2_RX_transfer_complete_callback+0xb86>

										//Implement new channel mode
										if(MIDI_data.MIDI_data_buffer[1] == RESET_ALL_CONTROLLERS){
 8003328:	4bc4      	ldr	r3, [pc, #784]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 800332a:	785b      	ldrb	r3, [r3, #1]
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b79      	cmp	r3, #121	@ 0x79
 8003330:	d10b      	bne.n	800334a <UART2_RX_transfer_complete_callback+0xb46>

											Reset_All_Controllers(&params, &delay_line);
 8003332:	4ac8      	ldr	r2, [pc, #800]	@ (8003654 <UART2_RX_transfer_complete_callback+0xe50>)
 8003334:	4bc8      	ldr	r3, [pc, #800]	@ (8003658 <UART2_RX_transfer_complete_callback+0xe54>)
 8003336:	0011      	movs	r1, r2
 8003338:	0018      	movs	r0, r3
 800333a:	f7fd ff83 	bl	8001244 <Reset_All_Controllers>
											Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 800333e:	4bc0      	ldr	r3, [pc, #768]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003340:	2108      	movs	r1, #8
 8003342:	0018      	movs	r0, r3
 8003344:	f002 fc54 	bl	8005bf0 <Clear_Status_Bit>
 8003348:	e01f      	b.n	800338a <UART2_RX_transfer_complete_callback+0xb86>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == LOCAL_CONTROL){
 800334a:	4bbc      	ldr	r3, [pc, #752]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 800334c:	785b      	ldrb	r3, [r3, #1]
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b7a      	cmp	r3, #122	@ 0x7a
 8003352:	d107      	bne.n	8003364 <UART2_RX_transfer_complete_callback+0xb60>

											Set_Local_Control();
 8003354:	f7fd ffd0 	bl	80012f8 <Set_Local_Control>
											Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8003358:	4bb9      	ldr	r3, [pc, #740]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 800335a:	2108      	movs	r1, #8
 800335c:	0018      	movs	r0, r3
 800335e:	f002 fc47 	bl	8005bf0 <Clear_Status_Bit>
 8003362:	e012      	b.n	800338a <UART2_RX_transfer_complete_callback+0xb86>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == OMNI_MODE_OFF){
 8003364:	4bb5      	ldr	r3, [pc, #724]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 8003366:	785b      	ldrb	r3, [r3, #1]
 8003368:	b2db      	uxtb	r3, r3
 800336a:	2b7c      	cmp	r3, #124	@ 0x7c
 800336c:	d104      	bne.n	8003378 <UART2_RX_transfer_complete_callback+0xb74>

											Set_OMNI_Off(&statuses);
 800336e:	4bb4      	ldr	r3, [pc, #720]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003370:	0018      	movs	r0, r3
 8003372:	f7fd fff9 	bl	8001368 <Set_OMNI_Off>
 8003376:	e008      	b.n	800338a <UART2_RX_transfer_complete_callback+0xb86>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == OMNI_MODE_ON){
 8003378:	4bb0      	ldr	r3, [pc, #704]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 800337a:	785b      	ldrb	r3, [r3, #1]
 800337c:	b2db      	uxtb	r3, r3
 800337e:	2b7d      	cmp	r3, #125	@ 0x7d
 8003380:	d103      	bne.n	800338a <UART2_RX_transfer_complete_callback+0xb86>

											Set_OMNI_On(&statuses);
 8003382:	4baf      	ldr	r3, [pc, #700]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003384:	0018      	movs	r0, r3
 8003386:	f7fd ffff 	bl	8001388 <Set_OMNI_On>
										}
									}
								}

								//not required
								active_status_byte = 0;
 800338a:	4bb4      	ldr	r3, [pc, #720]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 800338c:	2200      	movs	r2, #0
 800338e:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8003390:	4baa      	ldr	r3, [pc, #680]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 8003392:	0018      	movs	r0, r3
 8003394:	f7fd febb 	bl	800110e <Clear_Data_Buffer>
 8003398:	e2e0      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
							else if(Is_Utilised_CC_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0]) == YES){
 800339a:	4ba8      	ldr	r3, [pc, #672]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 800339c:	0018      	movs	r0, r3
 800339e:	f7fd fddb 	bl	8000f58 <Is_Utilised_CC_First_Data_Byte>
 80033a2:	0003      	movs	r3, r0
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d14f      	bne.n	8003448 <UART2_RX_transfer_complete_callback+0xc44>

								if((Is_Channelised_Status_Byte_On_Basic_Channel(&running_status_byte, MIDI_basic_channel) == YES)
 80033a8:	4ba7      	ldr	r3, [pc, #668]	@ (8003648 <UART2_RX_transfer_complete_callback+0xe44>)
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	b2da      	uxtb	r2, r3
 80033ae:	4ba7      	ldr	r3, [pc, #668]	@ (800364c <UART2_RX_transfer_complete_callback+0xe48>)
 80033b0:	0011      	movs	r1, r2
 80033b2:	0018      	movs	r0, r3
 80033b4:	f7fd fe5a 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 80033b8:	0003      	movs	r3, r0
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d006      	beq.n	80033cc <UART2_RX_transfer_complete_callback+0xbc8>
										|| (Is_OMNI_On(&statuses) == YES)){
 80033be:	4ba0      	ldr	r3, [pc, #640]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 80033c0:	0018      	movs	r0, r3
 80033c2:	f7fd ff0a 	bl	80011da <Is_OMNI_On>
 80033c6:	0003      	movs	r3, r0
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d135      	bne.n	8003438 <UART2_RX_transfer_complete_callback+0xc34>

									if(MIDI_data.MIDI_data_buffer[0] == WAVESHAPE_CC){
 80033cc:	4b9b      	ldr	r3, [pc, #620]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 80033ce:	781b      	ldrb	r3, [r3, #0]
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b14      	cmp	r3, #20
 80033d4:	d104      	bne.n	80033e0 <UART2_RX_transfer_complete_callback+0xbdc>

										Set_Waveshape_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 80033d6:	4b9e      	ldr	r3, [pc, #632]	@ (8003650 <UART2_RX_transfer_complete_callback+0xe4c>)
 80033d8:	0018      	movs	r0, r3
 80033da:	f7fd fc6d 	bl	8000cb8 <Set_Waveshape_to_CC_Mode_and_Value>
 80033de:	e02b      	b.n	8003438 <UART2_RX_transfer_complete_callback+0xc34>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == SPEED_CC){
 80033e0:	4b96      	ldr	r3, [pc, #600]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b15      	cmp	r3, #21
 80033e8:	d109      	bne.n	80033fe <UART2_RX_transfer_complete_callback+0xbfa>

										Set_Speed_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 80033ea:	4b99      	ldr	r3, [pc, #612]	@ (8003650 <UART2_RX_transfer_complete_callback+0xe4c>)
 80033ec:	0018      	movs	r0, r3
 80033ee:	f7fd fc7d 	bl	8000cec <Set_Speed_to_CC_Mode_and_Value>
										Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 80033f2:	4b93      	ldr	r3, [pc, #588]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 80033f4:	2108      	movs	r1, #8
 80033f6:	0018      	movs	r0, r3
 80033f8:	f002 fbfa 	bl	8005bf0 <Clear_Status_Bit>
 80033fc:	e01c      	b.n	8003438 <UART2_RX_transfer_complete_callback+0xc34>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == DEPTH_CC){
 80033fe:	4b8f      	ldr	r3, [pc, #572]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2b16      	cmp	r3, #22
 8003406:	d104      	bne.n	8003412 <UART2_RX_transfer_complete_callback+0xc0e>

										Set_Depth_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8003408:	4b91      	ldr	r3, [pc, #580]	@ (8003650 <UART2_RX_transfer_complete_callback+0xe4c>)
 800340a:	0018      	movs	r0, r3
 800340c:	f7fd fc88 	bl	8000d20 <Set_Depth_to_CC_Mode_and_Value>
 8003410:	e012      	b.n	8003438 <UART2_RX_transfer_complete_callback+0xc34>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == SYMMETRY_CC){
 8003412:	4b8a      	ldr	r3, [pc, #552]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	b2db      	uxtb	r3, r3
 8003418:	2b17      	cmp	r3, #23
 800341a:	d104      	bne.n	8003426 <UART2_RX_transfer_complete_callback+0xc22>

										Set_Symmetry_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 800341c:	4b8c      	ldr	r3, [pc, #560]	@ (8003650 <UART2_RX_transfer_complete_callback+0xe4c>)
 800341e:	0018      	movs	r0, r3
 8003420:	f7fd fc98 	bl	8000d54 <Set_Symmetry_to_CC_Mode_and_Value>
 8003424:	e008      	b.n	8003438 <UART2_RX_transfer_complete_callback+0xc34>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == PHASE_CC){
 8003426:	4b85      	ldr	r3, [pc, #532]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b18      	cmp	r3, #24
 800342e:	d103      	bne.n	8003438 <UART2_RX_transfer_complete_callback+0xc34>

										Set_Phase_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8003430:	4b87      	ldr	r3, [pc, #540]	@ (8003650 <UART2_RX_transfer_complete_callback+0xe4c>)
 8003432:	0018      	movs	r0, r3
 8003434:	f7fd fca8 	bl	8000d88 <Set_Phase_to_CC_Mode_and_Value>
									}
								}

								active_status_byte = 0;
 8003438:	4b88      	ldr	r3, [pc, #544]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 800343a:	2200      	movs	r2, #0
 800343c:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 800343e:	4b7f      	ldr	r3, [pc, #508]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 8003440:	0018      	movs	r0, r3
 8003442:	f7fd fe64 	bl	800110e <Clear_Data_Buffer>
 8003446:	e289      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
							}
							else{

								//not a utilised Ch mode message on basic channel, or utilised CC message
								active_status_byte = 0;
 8003448:	4b84      	ldr	r3, [pc, #528]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 800344a:	2200      	movs	r2, #0
 800344c:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 800344e:	4b7b      	ldr	r3, [pc, #492]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 8003450:	0018      	movs	r0, r3
 8003452:	f7fd fe5c 	bl	800110e <Clear_Data_Buffer>
 8003456:	e281      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
					}
					//don't need to check Sysex with running status, as not supported by MIDI
				}
				else{ // is a status byte -> status byte interrupts an active status byte (when data bytes should be being received)

					Clear_Data_Buffer(&MIDI_data);
 8003458:	4b78      	ldr	r3, [pc, #480]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 800345a:	0018      	movs	r0, r3
 800345c:	f7fd fe57 	bl	800110e <Clear_Data_Buffer>
					Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8003460:	4a77      	ldr	r2, [pc, #476]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003462:	4b78      	ldr	r3, [pc, #480]	@ (8003644 <UART2_RX_transfer_complete_callback+0xe40>)
 8003464:	0011      	movs	r1, r2
 8003466:	0018      	movs	r0, r3
 8003468:	f7fd fed1 	bl	800120e <Reset_and_Stop_MIDI_Software_Timer>

					if(Is_PC_Status_Byte(rx_buffer) == YES){
 800346c:	4b72      	ldr	r3, [pc, #456]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 800346e:	0018      	movs	r0, r3
 8003470:	f7fd fd0e 	bl	8000e90 <Is_PC_Status_Byte>
 8003474:	0003      	movs	r3, r0
 8003476:	2b01      	cmp	r3, #1
 8003478:	d131      	bne.n	80034de <UART2_RX_transfer_complete_callback+0xcda>

						running_status_byte = (uint8_t)*rx_buffer;
 800347a:	4b6f      	ldr	r3, [pc, #444]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	b2da      	uxtb	r2, r3
 8003480:	4b72      	ldr	r3, [pc, #456]	@ (800364c <UART2_RX_transfer_complete_callback+0xe48>)
 8003482:	701a      	strb	r2, [r3, #0]

						if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 8003484:	4b70      	ldr	r3, [pc, #448]	@ (8003648 <UART2_RX_transfer_complete_callback+0xe44>)
 8003486:	781b      	ldrb	r3, [r3, #0]
 8003488:	b2da      	uxtb	r2, r3
 800348a:	4b6b      	ldr	r3, [pc, #428]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 800348c:	0011      	movs	r1, r2
 800348e:	0018      	movs	r0, r3
 8003490:	f7fd fdec 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 8003494:	0003      	movs	r3, r0
 8003496:	2b01      	cmp	r3, #1
 8003498:	d10c      	bne.n	80034b4 <UART2_RX_transfer_complete_callback+0xcb0>

							active_status_byte = (uint8_t)*rx_buffer;
 800349a:	4b67      	ldr	r3, [pc, #412]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	4b6e      	ldr	r3, [pc, #440]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 80034a2:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80034a4:	2380      	movs	r3, #128	@ 0x80
 80034a6:	005a      	lsls	r2, r3, #1
 80034a8:	4b65      	ldr	r3, [pc, #404]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 80034aa:	0011      	movs	r1, r2
 80034ac:	0018      	movs	r0, r3
 80034ae:	f002 fb8d 	bl	8005bcc <Set_Status_Bit>
 80034b2:	e253      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{

							if(Is_OMNI_On(&statuses) == YES){
 80034b4:	4b62      	ldr	r3, [pc, #392]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 80034b6:	0018      	movs	r0, r3
 80034b8:	f7fd fe8f 	bl	80011da <Is_OMNI_On>
 80034bc:	0003      	movs	r3, r0
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d000      	beq.n	80034c4 <UART2_RX_transfer_complete_callback+0xcc0>
 80034c2:	e24b      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

								active_status_byte = (uint8_t)*rx_buffer;
 80034c4:	4b5c      	ldr	r3, [pc, #368]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	b2da      	uxtb	r2, r3
 80034ca:	4b64      	ldr	r3, [pc, #400]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 80034cc:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80034ce:	2380      	movs	r3, #128	@ 0x80
 80034d0:	005a      	lsls	r2, r3, #1
 80034d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 80034d4:	0011      	movs	r1, r2
 80034d6:	0018      	movs	r0, r3
 80034d8:	f002 fb78 	bl	8005bcc <Set_Status_Bit>
 80034dc:	e23e      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_CC_Status_Byte(rx_buffer) == YES){
 80034de:	4b56      	ldr	r3, [pc, #344]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 80034e0:	0018      	movs	r0, r3
 80034e2:	f7fd fcf1 	bl	8000ec8 <Is_CC_Status_Byte>
 80034e6:	0003      	movs	r3, r0
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d131      	bne.n	8003550 <UART2_RX_transfer_complete_callback+0xd4c>

						running_status_byte = (uint8_t)*rx_buffer;
 80034ec:	4b52      	ldr	r3, [pc, #328]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	4b56      	ldr	r3, [pc, #344]	@ (800364c <UART2_RX_transfer_complete_callback+0xe48>)
 80034f4:	701a      	strb	r2, [r3, #0]

						if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 80034f6:	4b54      	ldr	r3, [pc, #336]	@ (8003648 <UART2_RX_transfer_complete_callback+0xe44>)
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	b2da      	uxtb	r2, r3
 80034fc:	4b4e      	ldr	r3, [pc, #312]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 80034fe:	0011      	movs	r1, r2
 8003500:	0018      	movs	r0, r3
 8003502:	f7fd fdb3 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 8003506:	0003      	movs	r3, r0
 8003508:	2b01      	cmp	r3, #1
 800350a:	d10c      	bne.n	8003526 <UART2_RX_transfer_complete_callback+0xd22>

							active_status_byte = (uint8_t)*rx_buffer;
 800350c:	4b4a      	ldr	r3, [pc, #296]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	b2da      	uxtb	r2, r3
 8003512:	4b52      	ldr	r3, [pc, #328]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 8003514:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003516:	2380      	movs	r3, #128	@ 0x80
 8003518:	005a      	lsls	r2, r3, #1
 800351a:	4b49      	ldr	r3, [pc, #292]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 800351c:	0011      	movs	r1, r2
 800351e:	0018      	movs	r0, r3
 8003520:	f002 fb54 	bl	8005bcc <Set_Status_Bit>
 8003524:	e21a      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{

							if(Is_OMNI_On(&statuses) == YES){
 8003526:	4b46      	ldr	r3, [pc, #280]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003528:	0018      	movs	r0, r3
 800352a:	f7fd fe56 	bl	80011da <Is_OMNI_On>
 800352e:	0003      	movs	r3, r0
 8003530:	2b01      	cmp	r3, #1
 8003532:	d000      	beq.n	8003536 <UART2_RX_transfer_complete_callback+0xd32>
 8003534:	e212      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

								active_status_byte = (uint8_t)*rx_buffer;
 8003536:	4b40      	ldr	r3, [pc, #256]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	4b47      	ldr	r3, [pc, #284]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 800353e:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003540:	2380      	movs	r3, #128	@ 0x80
 8003542:	005a      	lsls	r2, r3, #1
 8003544:	4b3e      	ldr	r3, [pc, #248]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003546:	0011      	movs	r1, r2
 8003548:	0018      	movs	r0, r3
 800354a:	f002 fb3f 	bl	8005bcc <Set_Status_Bit>
 800354e:	e205      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_Sysex_Start_Status_Byte(rx_buffer) == YES){
 8003550:	4b39      	ldr	r3, [pc, #228]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 8003552:	0018      	movs	r0, r3
 8003554:	f7fd fd7a 	bl	800104c <Is_Sysex_Start_Status_Byte>
 8003558:	0003      	movs	r3, r0
 800355a:	2b01      	cmp	r3, #1
 800355c:	d000      	beq.n	8003560 <UART2_RX_transfer_complete_callback+0xd5c>
 800355e:	e1fd      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

						active_status_byte = (uint8_t)*rx_buffer;
 8003560:	4b35      	ldr	r3, [pc, #212]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	b2da      	uxtb	r2, r3
 8003566:	4b3d      	ldr	r3, [pc, #244]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 8003568:	701a      	strb	r2, [r3, #0]
						running_status_byte = 0;
 800356a:	4b38      	ldr	r3, [pc, #224]	@ (800364c <UART2_RX_transfer_complete_callback+0xe48>)
 800356c:	2200      	movs	r2, #0
 800356e:	701a      	strb	r2, [r3, #0]
						Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003570:	2380      	movs	r3, #128	@ 0x80
 8003572:	005a      	lsls	r2, r3, #1
 8003574:	4b32      	ldr	r3, [pc, #200]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003576:	0011      	movs	r1, r2
 8003578:	0018      	movs	r0, r3
 800357a:	f002 fb27 	bl	8005bcc <Set_Status_Bit>
 800357e:	e1ed      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

					}
				}
			}
		}
		else if(active_status_byte != 0){ //CC/PC only called if on basic channel or omni ON
 8003580:	4b36      	ldr	r3, [pc, #216]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d100      	bne.n	800358c <UART2_RX_transfer_complete_callback+0xd88>
 800358a:	e1e7      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

			if(Get_Status_Bit(&statuses, Software_MIDI_Timer_Has_Timed_Out) == YES){
 800358c:	2380      	movs	r3, #128	@ 0x80
 800358e:	009a      	lsls	r2, r3, #2
 8003590:	4b2b      	ldr	r3, [pc, #172]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003592:	0011      	movs	r1, r2
 8003594:	0018      	movs	r0, r3
 8003596:	f002 fb05 	bl	8005ba4 <Get_Status_Bit>
 800359a:	0003      	movs	r3, r0
 800359c:	2b01      	cmp	r3, #1
 800359e:	d10d      	bne.n	80035bc <UART2_RX_transfer_complete_callback+0xdb8>

				active_status_byte = 0;
 80035a0:	4b2e      	ldr	r3, [pc, #184]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
				Clear_Data_Buffer(&MIDI_data);
 80035a6:	4b25      	ldr	r3, [pc, #148]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 80035a8:	0018      	movs	r0, r3
 80035aa:	f7fd fdb0 	bl	800110e <Clear_Data_Buffer>
				//running status is kept

				Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 80035ae:	4a24      	ldr	r2, [pc, #144]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 80035b0:	4b24      	ldr	r3, [pc, #144]	@ (8003644 <UART2_RX_transfer_complete_callback+0xe40>)
 80035b2:	0011      	movs	r1, r2
 80035b4:	0018      	movs	r0, r3
 80035b6:	f7fd fe2a 	bl	800120e <Reset_and_Stop_MIDI_Software_Timer>
 80035ba:	e1cf      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
				//In this condition, the data bytes haven't been received in enough time, so any subsequent data bytes
				//sent after this are simply ignored
			}
			else{ //not timed out

				if(Is_Data_Byte(rx_buffer) == YES){
 80035bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 80035be:	0018      	movs	r0, r3
 80035c0:	f7fd fc4d 	bl	8000e5e <Is_Data_Byte>
 80035c4:	0003      	movs	r3, r0
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d000      	beq.n	80035cc <UART2_RX_transfer_complete_callback+0xdc8>
 80035ca:	e133      	b.n	8003834 <UART2_RX_transfer_complete_callback+0x1030>

					if(Is_PC_Status_Byte(&active_status_byte) == YES){
 80035cc:	4b23      	ldr	r3, [pc, #140]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 80035ce:	0018      	movs	r0, r3
 80035d0:	f7fd fc5e 	bl	8000e90 <Is_PC_Status_Byte>
 80035d4:	0003      	movs	r3, r0
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d144      	bne.n	8003664 <UART2_RX_transfer_complete_callback+0xe60>

						if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 80035da:	4b18      	ldr	r3, [pc, #96]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 80035dc:	0018      	movs	r0, r3
 80035de:	f7fd fd66 	bl	80010ae <Is_Data_Buffer_Empty>
 80035e2:	0003      	movs	r3, r0
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d000      	beq.n	80035ea <UART2_RX_transfer_complete_callback+0xde6>
 80035e8:	e1b8      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

							//first data byte received
							if(Is_Program_Change_Data_Byte_In_Range(rx_buffer, NUM_PRESETS) == YES){
 80035ea:	4b13      	ldr	r3, [pc, #76]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 80035ec:	2104      	movs	r1, #4
 80035ee:	0018      	movs	r0, r3
 80035f0:	f7fd fdab 	bl	800114a <Is_Program_Change_Data_Byte_In_Range>
 80035f4:	0003      	movs	r3, r0
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d10f      	bne.n	800361a <UART2_RX_transfer_complete_callback+0xe16>

								Set_All_Pots_to_PC_Mode();
 80035fa:	f7fd fbdf 	bl	8000dbc <Set_All_Pots_to_PC_Mode>
								preset_selected = (enum Preset_Selected)*rx_buffer + 1; //since 0 is no preset selected, we have to add 1
 80035fe:	4b0e      	ldr	r3, [pc, #56]	@ (8003638 <UART2_RX_transfer_complete_callback+0xe34>)
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	3301      	adds	r3, #1
 8003606:	b2da      	uxtb	r2, r3
 8003608:	4b15      	ldr	r3, [pc, #84]	@ (8003660 <UART2_RX_transfer_complete_callback+0xe5c>)
 800360a:	701a      	strb	r2, [r3, #0]
								Update_Params_Based_On_Mode_Selected(); // Update parameters immediately with preset values
 800360c:	f7fc ff8a 	bl	8000524 <Update_Params_Based_On_Mode_Selected>
								Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8003610:	4b0b      	ldr	r3, [pc, #44]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 8003612:	2108      	movs	r1, #8
 8003614:	0018      	movs	r0, r3
 8003616:	f002 faeb 	bl	8005bf0 <Clear_Status_Bit>
							}

							//whether the program change data byte is in range or not, clear the data buffer and active status byte, and reset timer
							Clear_Data_Buffer(&MIDI_data);
 800361a:	4b08      	ldr	r3, [pc, #32]	@ (800363c <UART2_RX_transfer_complete_callback+0xe38>)
 800361c:	0018      	movs	r0, r3
 800361e:	f7fd fd76 	bl	800110e <Clear_Data_Buffer>
							active_status_byte = 0;
 8003622:	4b0e      	ldr	r3, [pc, #56]	@ (800365c <UART2_RX_transfer_complete_callback+0xe58>)
 8003624:	2200      	movs	r2, #0
 8003626:	701a      	strb	r2, [r3, #0]

							Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 8003628:	4a05      	ldr	r2, [pc, #20]	@ (8003640 <UART2_RX_transfer_complete_callback+0xe3c>)
 800362a:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <UART2_RX_transfer_complete_callback+0xe40>)
 800362c:	0011      	movs	r1, r2
 800362e:	0018      	movs	r0, r3
 8003630:	f7fd fded 	bl	800120e <Reset_and_Stop_MIDI_Software_Timer>
 8003634:	e192      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
 8003636:	46c0      	nop			@ (mov r8, r8)
 8003638:	2000055c 	.word	0x2000055c
 800363c:	20000550 	.word	0x20000550
 8003640:	20000cb4 	.word	0x20000cb4
 8003644:	20000cbc 	.word	0x20000cbc
 8003648:	2000054d 	.word	0x2000054d
 800364c:	2000054f 	.word	0x2000054f
 8003650:	20000551 	.word	0x20000551
 8003654:	20000020 	.word	0x20000020
 8003658:	20000ccc 	.word	0x20000ccc
 800365c:	2000054e 	.word	0x2000054e
 8003660:	20000540 	.word	0x20000540

						}
					}
					else if(Is_CC_Status_Byte(&active_status_byte) == YES){
 8003664:	4bc4      	ldr	r3, [pc, #784]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 8003666:	0018      	movs	r0, r3
 8003668:	f7fd fc2e 	bl	8000ec8 <Is_CC_Status_Byte>
 800366c:	0003      	movs	r3, r0
 800366e:	2b01      	cmp	r3, #1
 8003670:	d000      	beq.n	8003674 <UART2_RX_transfer_complete_callback+0xe70>
 8003672:	e0d2      	b.n	800381a <UART2_RX_transfer_complete_callback+0x1016>

						if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 8003674:	4bc1      	ldr	r3, [pc, #772]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 8003676:	0018      	movs	r0, r3
 8003678:	f7fd fd19 	bl	80010ae <Is_Data_Buffer_Empty>
 800367c:	0003      	movs	r3, r0
 800367e:	2b01      	cmp	r3, #1
 8003680:	d108      	bne.n	8003694 <UART2_RX_transfer_complete_callback+0xe90>

							//first data byte received
							MIDI_data.MIDI_data_buffer[0] = *rx_buffer;
 8003682:	4bbf      	ldr	r3, [pc, #764]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 8003684:	781b      	ldrb	r3, [r3, #0]
 8003686:	b2da      	uxtb	r2, r3
 8003688:	4bbc      	ldr	r3, [pc, #752]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 800368a:	701a      	strb	r2, [r3, #0]
							midi_counter = 0; //reset timer
 800368c:	4bbd      	ldr	r3, [pc, #756]	@ (8003984 <UART2_RX_transfer_complete_callback+0x1180>)
 800368e:	2200      	movs	r2, #0
 8003690:	601a      	str	r2, [r3, #0]
 8003692:	e163      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{ //not empty

							//second data byte received
							MIDI_data.MIDI_data_buffer[1] = *rx_buffer;
 8003694:	4bba      	ldr	r3, [pc, #744]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	4bb8      	ldr	r3, [pc, #736]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 800369c:	705a      	strb	r2, [r3, #1]
							Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 800369e:	4aba      	ldr	r2, [pc, #744]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 80036a0:	4bb8      	ldr	r3, [pc, #736]	@ (8003984 <UART2_RX_transfer_complete_callback+0x1180>)
 80036a2:	0011      	movs	r1, r2
 80036a4:	0018      	movs	r0, r3
 80036a6:	f7fd fdb2 	bl	800120e <Reset_and_Stop_MIDI_Software_Timer>
							Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 80036aa:	4bb7      	ldr	r3, [pc, #732]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 80036ac:	2108      	movs	r1, #8
 80036ae:	0018      	movs	r0, r3
 80036b0:	f002 fa9e 	bl	8005bf0 <Clear_Status_Bit>

							//if a CC byte is active, either it was received on the basic channel, or OMNI is on, so we can
							//simply just use it, although we will need to check that when a channel mode message is sent,
							//that it was received on the basic channel

							if(Is_Utilised_Channel_Mode_CC_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0]) == YES){
 80036b4:	4bb1      	ldr	r3, [pc, #708]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 80036b6:	0018      	movs	r0, r3
 80036b8:	f7fd fc22 	bl	8000f00 <Is_Utilised_Channel_Mode_CC_First_Data_Byte>
 80036bc:	0003      	movs	r3, r0
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d14c      	bne.n	800375c <UART2_RX_transfer_complete_callback+0xf58>

								//check on basic channel
								if(Is_Channelised_Status_Byte_On_Basic_Channel(&active_status_byte, MIDI_basic_channel) == YES){
 80036c2:	4bb2      	ldr	r3, [pc, #712]	@ (800398c <UART2_RX_transfer_complete_callback+0x1188>)
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	4bab      	ldr	r3, [pc, #684]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 80036ca:	0011      	movs	r1, r2
 80036cc:	0018      	movs	r0, r3
 80036ce:	f7fd fccd 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 80036d2:	0003      	movs	r3, r0
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d139      	bne.n	800374c <UART2_RX_transfer_complete_callback+0xf48>

									if(Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0], &MIDI_data.MIDI_data_buffer[1]) == YES){
 80036d8:	4aad      	ldr	r2, [pc, #692]	@ (8003990 <UART2_RX_transfer_complete_callback+0x118c>)
 80036da:	4ba8      	ldr	r3, [pc, #672]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 80036dc:	0011      	movs	r1, r2
 80036de:	0018      	movs	r0, r3
 80036e0:	f7fd fc6d 	bl	8000fbe <Channel_Mode_CC_Second_Data_Byte_Is_Valid_Given_Utilised_First_Data_Byte>
 80036e4:	0003      	movs	r3, r0
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d130      	bne.n	800374c <UART2_RX_transfer_complete_callback+0xf48>

										//Implement new channel mode
										if(MIDI_data.MIDI_data_buffer[1] == RESET_ALL_CONTROLLERS){
 80036ea:	4ba4      	ldr	r3, [pc, #656]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 80036ec:	785b      	ldrb	r3, [r3, #1]
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	2b79      	cmp	r3, #121	@ 0x79
 80036f2:	d10b      	bne.n	800370c <UART2_RX_transfer_complete_callback+0xf08>

											Reset_All_Controllers(&params, &delay_line);
 80036f4:	4aa7      	ldr	r2, [pc, #668]	@ (8003994 <UART2_RX_transfer_complete_callback+0x1190>)
 80036f6:	4ba8      	ldr	r3, [pc, #672]	@ (8003998 <UART2_RX_transfer_complete_callback+0x1194>)
 80036f8:	0011      	movs	r1, r2
 80036fa:	0018      	movs	r0, r3
 80036fc:	f7fd fda2 	bl	8001244 <Reset_All_Controllers>
											Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 8003700:	4ba1      	ldr	r3, [pc, #644]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 8003702:	2108      	movs	r1, #8
 8003704:	0018      	movs	r0, r3
 8003706:	f002 fa73 	bl	8005bf0 <Clear_Status_Bit>
 800370a:	e01f      	b.n	800374c <UART2_RX_transfer_complete_callback+0xf48>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == LOCAL_CONTROL){
 800370c:	4b9b      	ldr	r3, [pc, #620]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 800370e:	785b      	ldrb	r3, [r3, #1]
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b7a      	cmp	r3, #122	@ 0x7a
 8003714:	d107      	bne.n	8003726 <UART2_RX_transfer_complete_callback+0xf22>

											Set_Local_Control();
 8003716:	f7fd fdef 	bl	80012f8 <Set_Local_Control>
											Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 800371a:	4b9b      	ldr	r3, [pc, #620]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 800371c:	2108      	movs	r1, #8
 800371e:	0018      	movs	r0, r3
 8003720:	f002 fa66 	bl	8005bf0 <Clear_Status_Bit>
 8003724:	e012      	b.n	800374c <UART2_RX_transfer_complete_callback+0xf48>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == OMNI_MODE_OFF){
 8003726:	4b95      	ldr	r3, [pc, #596]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 8003728:	785b      	ldrb	r3, [r3, #1]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	2b7c      	cmp	r3, #124	@ 0x7c
 800372e:	d104      	bne.n	800373a <UART2_RX_transfer_complete_callback+0xf36>

											Set_OMNI_Off(&statuses);
 8003730:	4b95      	ldr	r3, [pc, #596]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 8003732:	0018      	movs	r0, r3
 8003734:	f7fd fe18 	bl	8001368 <Set_OMNI_Off>
 8003738:	e008      	b.n	800374c <UART2_RX_transfer_complete_callback+0xf48>
										}
										else if(MIDI_data.MIDI_data_buffer[1] == OMNI_MODE_ON){
 800373a:	4b90      	ldr	r3, [pc, #576]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 800373c:	785b      	ldrb	r3, [r3, #1]
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b7d      	cmp	r3, #125	@ 0x7d
 8003742:	d103      	bne.n	800374c <UART2_RX_transfer_complete_callback+0xf48>

											Set_OMNI_On(&statuses);
 8003744:	4b90      	ldr	r3, [pc, #576]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 8003746:	0018      	movs	r0, r3
 8003748:	f7fd fe1e 	bl	8001388 <Set_OMNI_On>
										}
									}
								}

								active_status_byte = 0;
 800374c:	4b8a      	ldr	r3, [pc, #552]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 800374e:	2200      	movs	r2, #0
 8003750:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8003752:	4b8a      	ldr	r3, [pc, #552]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 8003754:	0018      	movs	r0, r3
 8003756:	f7fd fcda 	bl	800110e <Clear_Data_Buffer>
 800375a:	e0ff      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
							else if(Is_Utilised_CC_First_Data_Byte(&MIDI_data.MIDI_data_buffer[0]) == YES){
 800375c:	4b87      	ldr	r3, [pc, #540]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 800375e:	0018      	movs	r0, r3
 8003760:	f7fd fbfa 	bl	8000f58 <Is_Utilised_CC_First_Data_Byte>
 8003764:	0003      	movs	r3, r0
 8003766:	2b01      	cmp	r3, #1
 8003768:	d14f      	bne.n	800380a <UART2_RX_transfer_complete_callback+0x1006>

								if((Is_Channelised_Status_Byte_On_Basic_Channel(&active_status_byte, MIDI_basic_channel) == YES)
 800376a:	4b88      	ldr	r3, [pc, #544]	@ (800398c <UART2_RX_transfer_complete_callback+0x1188>)
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	b2da      	uxtb	r2, r3
 8003770:	4b81      	ldr	r3, [pc, #516]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 8003772:	0011      	movs	r1, r2
 8003774:	0018      	movs	r0, r3
 8003776:	f7fd fc79 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 800377a:	0003      	movs	r3, r0
 800377c:	2b01      	cmp	r3, #1
 800377e:	d006      	beq.n	800378e <UART2_RX_transfer_complete_callback+0xf8a>
										|| (Is_OMNI_On(&statuses) == YES)){
 8003780:	4b81      	ldr	r3, [pc, #516]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 8003782:	0018      	movs	r0, r3
 8003784:	f7fd fd29 	bl	80011da <Is_OMNI_On>
 8003788:	0003      	movs	r3, r0
 800378a:	2b01      	cmp	r3, #1
 800378c:	d135      	bne.n	80037fa <UART2_RX_transfer_complete_callback+0xff6>

									if(MIDI_data.MIDI_data_buffer[0] == WAVESHAPE_CC){
 800378e:	4b7b      	ldr	r3, [pc, #492]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b14      	cmp	r3, #20
 8003796:	d104      	bne.n	80037a2 <UART2_RX_transfer_complete_callback+0xf9e>

										Set_Waveshape_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 8003798:	4b7d      	ldr	r3, [pc, #500]	@ (8003990 <UART2_RX_transfer_complete_callback+0x118c>)
 800379a:	0018      	movs	r0, r3
 800379c:	f7fd fa8c 	bl	8000cb8 <Set_Waveshape_to_CC_Mode_and_Value>
 80037a0:	e02b      	b.n	80037fa <UART2_RX_transfer_complete_callback+0xff6>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == SPEED_CC){
 80037a2:	4b76      	ldr	r3, [pc, #472]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	2b15      	cmp	r3, #21
 80037aa:	d109      	bne.n	80037c0 <UART2_RX_transfer_complete_callback+0xfbc>

										Set_Speed_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 80037ac:	4b78      	ldr	r3, [pc, #480]	@ (8003990 <UART2_RX_transfer_complete_callback+0x118c>)
 80037ae:	0018      	movs	r0, r3
 80037b0:	f7fd fa9c 	bl	8000cec <Set_Speed_to_CC_Mode_and_Value>
										Clear_Status_Bit(&statuses, First_Sync_Complete); //important for where a synced state (via MIDI CLK, CLK IN, or TAP) is the prior state
 80037b4:	4b74      	ldr	r3, [pc, #464]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 80037b6:	2108      	movs	r1, #8
 80037b8:	0018      	movs	r0, r3
 80037ba:	f002 fa19 	bl	8005bf0 <Clear_Status_Bit>
 80037be:	e01c      	b.n	80037fa <UART2_RX_transfer_complete_callback+0xff6>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == DEPTH_CC){
 80037c0:	4b6e      	ldr	r3, [pc, #440]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b16      	cmp	r3, #22
 80037c8:	d104      	bne.n	80037d4 <UART2_RX_transfer_complete_callback+0xfd0>

										Set_Depth_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 80037ca:	4b71      	ldr	r3, [pc, #452]	@ (8003990 <UART2_RX_transfer_complete_callback+0x118c>)
 80037cc:	0018      	movs	r0, r3
 80037ce:	f7fd faa7 	bl	8000d20 <Set_Depth_to_CC_Mode_and_Value>
 80037d2:	e012      	b.n	80037fa <UART2_RX_transfer_complete_callback+0xff6>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == SYMMETRY_CC){
 80037d4:	4b69      	ldr	r3, [pc, #420]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b17      	cmp	r3, #23
 80037dc:	d104      	bne.n	80037e8 <UART2_RX_transfer_complete_callback+0xfe4>

										Set_Symmetry_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 80037de:	4b6c      	ldr	r3, [pc, #432]	@ (8003990 <UART2_RX_transfer_complete_callback+0x118c>)
 80037e0:	0018      	movs	r0, r3
 80037e2:	f7fd fab7 	bl	8000d54 <Set_Symmetry_to_CC_Mode_and_Value>
 80037e6:	e008      	b.n	80037fa <UART2_RX_transfer_complete_callback+0xff6>
									}
									else if(MIDI_data.MIDI_data_buffer[0] == PHASE_CC){
 80037e8:	4b64      	ldr	r3, [pc, #400]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b18      	cmp	r3, #24
 80037f0:	d103      	bne.n	80037fa <UART2_RX_transfer_complete_callback+0xff6>

										Set_Phase_to_CC_Mode_and_Value((uint8_t*)&MIDI_data.MIDI_data_buffer[1]);
 80037f2:	4b67      	ldr	r3, [pc, #412]	@ (8003990 <UART2_RX_transfer_complete_callback+0x118c>)
 80037f4:	0018      	movs	r0, r3
 80037f6:	f7fd fac7 	bl	8000d88 <Set_Phase_to_CC_Mode_and_Value>
									}
								}

								active_status_byte = 0;
 80037fa:	4b5f      	ldr	r3, [pc, #380]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8003800:	4b5e      	ldr	r3, [pc, #376]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 8003802:	0018      	movs	r0, r3
 8003804:	f7fd fc83 	bl	800110e <Clear_Data_Buffer>
 8003808:	e0a8      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
							}
							else{

								//not a utilised Ch mode message on basic channel, or utilised CC message
								active_status_byte = 0;
 800380a:	4b5b      	ldr	r3, [pc, #364]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 800380c:	2200      	movs	r2, #0
 800380e:	701a      	strb	r2, [r3, #0]
								Clear_Data_Buffer(&MIDI_data);
 8003810:	4b5a      	ldr	r3, [pc, #360]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 8003812:	0018      	movs	r0, r3
 8003814:	f7fd fc7b 	bl	800110e <Clear_Data_Buffer>
 8003818:	e0a0      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
							}
						}
					}
					else if(Is_Sysex_Start_Status_Byte(&active_status_byte) == YES){
 800381a:	4b57      	ldr	r3, [pc, #348]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 800381c:	0018      	movs	r0, r3
 800381e:	f7fd fc15 	bl	800104c <Is_Sysex_Start_Status_Byte>
 8003822:	0003      	movs	r3, r0
 8003824:	2b01      	cmp	r3, #1
 8003826:	d000      	beq.n	800382a <UART2_RX_transfer_complete_callback+0x1026>
 8003828:	e098      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

						//@TODO

						if(Is_Data_Buffer_Empty(&MIDI_data) == YES){
 800382a:	4b54      	ldr	r3, [pc, #336]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 800382c:	0018      	movs	r0, r3
 800382e:	f7fd fc3e 	bl	80010ae <Is_Data_Buffer_Empty>
 8003832:	e093      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

					}
				}
				else{ // is a status byte -> status byte interrupts an active status byte (when data bytes should be being received)

					Clear_Data_Buffer(&MIDI_data);
 8003834:	4b51      	ldr	r3, [pc, #324]	@ (800397c <UART2_RX_transfer_complete_callback+0x1178>)
 8003836:	0018      	movs	r0, r3
 8003838:	f7fd fc69 	bl	800110e <Clear_Data_Buffer>
					Reset_and_Stop_MIDI_Software_Timer(&midi_counter, &statuses);
 800383c:	4a52      	ldr	r2, [pc, #328]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 800383e:	4b51      	ldr	r3, [pc, #324]	@ (8003984 <UART2_RX_transfer_complete_callback+0x1180>)
 8003840:	0011      	movs	r1, r2
 8003842:	0018      	movs	r0, r3
 8003844:	f7fd fce3 	bl	800120e <Reset_and_Stop_MIDI_Software_Timer>

					if(Is_PC_Status_Byte(rx_buffer) == YES){
 8003848:	4b4d      	ldr	r3, [pc, #308]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 800384a:	0018      	movs	r0, r3
 800384c:	f7fd fb20 	bl	8000e90 <Is_PC_Status_Byte>
 8003850:	0003      	movs	r3, r0
 8003852:	2b01      	cmp	r3, #1
 8003854:	d130      	bne.n	80038b8 <UART2_RX_transfer_complete_callback+0x10b4>

						running_status_byte = (uint8_t)*rx_buffer;
 8003856:	4b4a      	ldr	r3, [pc, #296]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	b2da      	uxtb	r2, r3
 800385c:	4b4f      	ldr	r3, [pc, #316]	@ (800399c <UART2_RX_transfer_complete_callback+0x1198>)
 800385e:	701a      	strb	r2, [r3, #0]

						if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 8003860:	4b4a      	ldr	r3, [pc, #296]	@ (800398c <UART2_RX_transfer_complete_callback+0x1188>)
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b2da      	uxtb	r2, r3
 8003866:	4b46      	ldr	r3, [pc, #280]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 8003868:	0011      	movs	r1, r2
 800386a:	0018      	movs	r0, r3
 800386c:	f7fd fbfe 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 8003870:	0003      	movs	r3, r0
 8003872:	2b01      	cmp	r3, #1
 8003874:	d10c      	bne.n	8003890 <UART2_RX_transfer_complete_callback+0x108c>

							active_status_byte = (uint8_t)*rx_buffer;
 8003876:	4b42      	ldr	r3, [pc, #264]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	b2da      	uxtb	r2, r3
 800387c:	4b3e      	ldr	r3, [pc, #248]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 800387e:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003880:	2380      	movs	r3, #128	@ 0x80
 8003882:	005a      	lsls	r2, r3, #1
 8003884:	4b40      	ldr	r3, [pc, #256]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 8003886:	0011      	movs	r1, r2
 8003888:	0018      	movs	r0, r3
 800388a:	f002 f99f 	bl	8005bcc <Set_Status_Bit>
 800388e:	e065      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{

							if(Is_OMNI_On(&statuses) == YES){
 8003890:	4b3d      	ldr	r3, [pc, #244]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 8003892:	0018      	movs	r0, r3
 8003894:	f7fd fca1 	bl	80011da <Is_OMNI_On>
 8003898:	0003      	movs	r3, r0
 800389a:	2b01      	cmp	r3, #1
 800389c:	d15e      	bne.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

								active_status_byte = (uint8_t)*rx_buffer;
 800389e:	4b38      	ldr	r3, [pc, #224]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	4b34      	ldr	r3, [pc, #208]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 80038a6:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80038a8:	2380      	movs	r3, #128	@ 0x80
 80038aa:	005a      	lsls	r2, r3, #1
 80038ac:	4b36      	ldr	r3, [pc, #216]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 80038ae:	0011      	movs	r1, r2
 80038b0:	0018      	movs	r0, r3
 80038b2:	f002 f98b 	bl	8005bcc <Set_Status_Bit>
 80038b6:	e051      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_CC_Status_Byte(rx_buffer) == YES){
 80038b8:	4b31      	ldr	r3, [pc, #196]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 80038ba:	0018      	movs	r0, r3
 80038bc:	f7fd fb04 	bl	8000ec8 <Is_CC_Status_Byte>
 80038c0:	0003      	movs	r3, r0
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d130      	bne.n	8003928 <UART2_RX_transfer_complete_callback+0x1124>

						running_status_byte = (uint8_t)*rx_buffer;
 80038c6:	4b2e      	ldr	r3, [pc, #184]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	b2da      	uxtb	r2, r3
 80038cc:	4b33      	ldr	r3, [pc, #204]	@ (800399c <UART2_RX_transfer_complete_callback+0x1198>)
 80038ce:	701a      	strb	r2, [r3, #0]

						if(Is_Channelised_Status_Byte_On_Basic_Channel(rx_buffer, MIDI_basic_channel) == YES){
 80038d0:	4b2e      	ldr	r3, [pc, #184]	@ (800398c <UART2_RX_transfer_complete_callback+0x1188>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 80038d8:	0011      	movs	r1, r2
 80038da:	0018      	movs	r0, r3
 80038dc:	f7fd fbc6 	bl	800106c <Is_Channelised_Status_Byte_On_Basic_Channel>
 80038e0:	0003      	movs	r3, r0
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d10c      	bne.n	8003900 <UART2_RX_transfer_complete_callback+0x10fc>

							active_status_byte = (uint8_t)*rx_buffer;
 80038e6:	4b26      	ldr	r3, [pc, #152]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	4b22      	ldr	r3, [pc, #136]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 80038ee:	701a      	strb	r2, [r3, #0]
							Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 80038f0:	2380      	movs	r3, #128	@ 0x80
 80038f2:	005a      	lsls	r2, r3, #1
 80038f4:	4b24      	ldr	r3, [pc, #144]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 80038f6:	0011      	movs	r1, r2
 80038f8:	0018      	movs	r0, r3
 80038fa:	f002 f967 	bl	8005bcc <Set_Status_Bit>
 80038fe:	e02d      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

						}
						else{

							if(Is_OMNI_On(&statuses) == YES){
 8003900:	4b21      	ldr	r3, [pc, #132]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 8003902:	0018      	movs	r0, r3
 8003904:	f7fd fc69 	bl	80011da <Is_OMNI_On>
 8003908:	0003      	movs	r3, r0
 800390a:	2b01      	cmp	r3, #1
 800390c:	d126      	bne.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

								active_status_byte = (uint8_t)*rx_buffer;
 800390e:	4b1c      	ldr	r3, [pc, #112]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	b2da      	uxtb	r2, r3
 8003914:	4b18      	ldr	r3, [pc, #96]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 8003916:	701a      	strb	r2, [r3, #0]
								Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003918:	2380      	movs	r3, #128	@ 0x80
 800391a:	005a      	lsls	r2, r3, #1
 800391c:	4b1a      	ldr	r3, [pc, #104]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 800391e:	0011      	movs	r1, r2
 8003920:	0018      	movs	r0, r3
 8003922:	f002 f953 	bl	8005bcc <Set_Status_Bit>
 8003926:	e019      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

							}
						}
					}
					else if(Is_Sysex_Start_Status_Byte(rx_buffer) == YES){
 8003928:	4b15      	ldr	r3, [pc, #84]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 800392a:	0018      	movs	r0, r3
 800392c:	f7fd fb8e 	bl	800104c <Is_Sysex_Start_Status_Byte>
 8003930:	0003      	movs	r3, r0
 8003932:	2b01      	cmp	r3, #1
 8003934:	d112      	bne.n	800395c <UART2_RX_transfer_complete_callback+0x1158>

						active_status_byte = (uint8_t)*rx_buffer;
 8003936:	4b12      	ldr	r3, [pc, #72]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	b2da      	uxtb	r2, r3
 800393c:	4b0e      	ldr	r3, [pc, #56]	@ (8003978 <UART2_RX_transfer_complete_callback+0x1174>)
 800393e:	701a      	strb	r2, [r3, #0]
						running_status_byte = 0;
 8003940:	4b16      	ldr	r3, [pc, #88]	@ (800399c <UART2_RX_transfer_complete_callback+0x1198>)
 8003942:	2200      	movs	r2, #0
 8003944:	701a      	strb	r2, [r3, #0]
						Set_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8003946:	2380      	movs	r3, #128	@ 0x80
 8003948:	005a      	lsls	r2, r3, #1
 800394a:	4b0f      	ldr	r3, [pc, #60]	@ (8003988 <UART2_RX_transfer_complete_callback+0x1184>)
 800394c:	0011      	movs	r1, r2
 800394e:	0018      	movs	r0, r3
 8003950:	f002 f93c 	bl	8005bcc <Set_Status_Bit>
 8003954:	e002      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
				if(*rx_buffer == SYSTEM_REAL_TIME_START){
 8003956:	46c0      	nop			@ (mov r8, r8)
 8003958:	e000      	b.n	800395c <UART2_RX_transfer_complete_callback+0x1158>
				if(*rx_buffer == SYSTEM_REAL_TIME_MIDI_CLOCK){
 800395a:	46c0      	nop			@ (mov r8, r8)
				}
			}
		}
	}

	*rx_buffer = 0;
 800395c:	4b08      	ldr	r3, [pc, #32]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 800395e:	2200      	movs	r2, #0
 8003960:	701a      	strb	r2, [r3, #0]

	HAL_UART_Receive_DMA(&huart2, (uint8_t*)rx_buffer, sizeof(rx_buffer));
 8003962:	4907      	ldr	r1, [pc, #28]	@ (8003980 <UART2_RX_transfer_complete_callback+0x117c>)
 8003964:	4b0e      	ldr	r3, [pc, #56]	@ (80039a0 <UART2_RX_transfer_complete_callback+0x119c>)
 8003966:	2201      	movs	r2, #1
 8003968:	0018      	movs	r0, r3
 800396a:	f008 f9d7 	bl	800bd1c <HAL_UART_Receive_DMA>
}
 800396e:	46c0      	nop			@ (mov r8, r8)
 8003970:	46bd      	mov	sp, r7
 8003972:	b002      	add	sp, #8
 8003974:	bd80      	pop	{r7, pc}
 8003976:	46c0      	nop			@ (mov r8, r8)
 8003978:	2000054e 	.word	0x2000054e
 800397c:	20000550 	.word	0x20000550
 8003980:	2000055c 	.word	0x2000055c
 8003984:	20000cbc 	.word	0x20000cbc
 8003988:	20000cb4 	.word	0x20000cb4
 800398c:	2000054d 	.word	0x2000054d
 8003990:	20000551 	.word	0x20000551
 8003994:	20000020 	.word	0x20000020
 8003998:	20000ccc 	.word	0x20000ccc
 800399c:	2000054f 	.word	0x2000054f
 80039a0:	20000ac8 	.word	0x20000ac8

080039a4 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin){
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	0002      	movs	r2, r0
 80039ac:	1dbb      	adds	r3, r7, #6
 80039ae:	801a      	strh	r2, [r3, #0]

	if((GPIO_Pin == CLK_IN_Pin)){ //if specifically CLK IN pin with falling interrupt
 80039b0:	1dbb      	adds	r3, r7, #6
 80039b2:	881b      	ldrh	r3, [r3, #0]
 80039b4:	2b80      	cmp	r3, #128	@ 0x80
 80039b6:	d117      	bne.n	80039e8 <HAL_GPIO_EXTI_Falling_Callback+0x44>

		if((speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) || (speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE)){
 80039b8:	4b0d      	ldr	r3, [pc, #52]	@ (80039f0 <HAL_GPIO_EXTI_Falling_Callback+0x4c>)
 80039ba:	781b      	ldrb	r3, [r3, #0]
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b06      	cmp	r3, #6
 80039c0:	d004      	beq.n	80039cc <HAL_GPIO_EXTI_Falling_Callback+0x28>
 80039c2:	4b0b      	ldr	r3, [pc, #44]	@ (80039f0 <HAL_GPIO_EXTI_Falling_Callback+0x4c>)
 80039c4:	781b      	ldrb	r3, [r3, #0]
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b07      	cmp	r3, #7
 80039ca:	d10d      	bne.n	80039e8 <HAL_GPIO_EXTI_Falling_Callback+0x44>

			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1);
 80039cc:	2380      	movs	r3, #128	@ 0x80
 80039ce:	0099      	lsls	r1, r3, #2
 80039d0:	23a0      	movs	r3, #160	@ 0xa0
 80039d2:	05db      	lsls	r3, r3, #23
 80039d4:	2201      	movs	r2, #1
 80039d6:	0018      	movs	r0, r3
 80039d8:	f004 fb4d 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 80039dc:	4b05      	ldr	r3, [pc, #20]	@ (80039f4 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 80039de:	2200      	movs	r2, #0
 80039e0:	2140      	movs	r1, #64	@ 0x40
 80039e2:	0018      	movs	r0, r3
 80039e4:	f004 fb47 	bl	8008076 <HAL_GPIO_WritePin>
		}
	}
}
 80039e8:	46c0      	nop			@ (mov r8, r8)
 80039ea:	46bd      	mov	sp, r7
 80039ec:	b002      	add	sp, #8
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20000428 	.word	0x20000428
 80039f4:	50000800 	.word	0x50000800

080039f8 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin){
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	0002      	movs	r2, r0
 8003a00:	1dbb      	adds	r3, r7, #6
 8003a02:	801a      	strh	r2, [r3, #0]

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	if((GPIO_Pin == CLK_IN_Pin)){ //if specifically CLK IN pin with rising interrupt
 8003a04:	1dbb      	adds	r3, r7, #6
 8003a06:	881b      	ldrh	r3, [r3, #0]
 8003a08:	2b80      	cmp	r3, #128	@ 0x80
 8003a0a:	d000      	beq.n	8003a0e <HAL_GPIO_EXTI_Rising_Callback+0x16>
 8003a0c:	e0dd      	b.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>

		if(speed_fsm.current_state.shared_state == MANUAL_MODE){
 8003a0e:	4b71      	ldr	r3, [pc, #452]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d114      	bne.n	8003a42 <HAL_GPIO_EXTI_Rising_Callback+0x4a>

			//Set SW OUT
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003a18:	2380      	movs	r3, #128	@ 0x80
 8003a1a:	0099      	lsls	r1, r3, #2
 8003a1c:	23a0      	movs	r3, #160	@ 0xa0
 8003a1e:	05db      	lsls	r3, r3, #23
 8003a20:	2200      	movs	r2, #0
 8003a22:	0018      	movs	r0, r3
 8003a24:	f004 fb27 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003a28:	4b6b      	ldr	r3, [pc, #428]	@ (8003bd8 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	2140      	movs	r1, #64	@ 0x40
 8003a2e:	0018      	movs	r0, r3
 8003a30:	f004 fb21 	bl	8008076 <HAL_GPIO_WritePin>

			speed_fsm.prev_state.shared_state = MANUAL_MODE;
 8003a34:	4b67      	ldr	r3, [pc, #412]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003a36:	2201      	movs	r2, #1
 8003a38:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 8003a3a:	4b66      	ldr	r3, [pc, #408]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003a3c:	2207      	movs	r2, #7
 8003a3e:	701a      	strb	r2, [r3, #0]
		}

	}

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
}
 8003a40:	e0c3      	b.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if(speed_fsm.current_state.shared_state == PC_MODE){
 8003a42:	4b64      	ldr	r3, [pc, #400]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b03      	cmp	r3, #3
 8003a4a:	d114      	bne.n	8003a76 <HAL_GPIO_EXTI_Rising_Callback+0x7e>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003a4c:	2380      	movs	r3, #128	@ 0x80
 8003a4e:	0099      	lsls	r1, r3, #2
 8003a50:	23a0      	movs	r3, #160	@ 0xa0
 8003a52:	05db      	lsls	r3, r3, #23
 8003a54:	2200      	movs	r2, #0
 8003a56:	0018      	movs	r0, r3
 8003a58:	f004 fb0d 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003a5c:	4b5e      	ldr	r3, [pc, #376]	@ (8003bd8 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003a5e:	2201      	movs	r2, #1
 8003a60:	2140      	movs	r1, #64	@ 0x40
 8003a62:	0018      	movs	r0, r3
 8003a64:	f004 fb07 	bl	8008076 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.shared_state = PC_MODE;
 8003a68:	4b5a      	ldr	r3, [pc, #360]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003a6a:	2203      	movs	r2, #3
 8003a6c:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 8003a6e:	4b59      	ldr	r3, [pc, #356]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003a70:	2207      	movs	r2, #7
 8003a72:	701a      	strb	r2, [r3, #0]
}
 8003a74:	e0a9      	b.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if(speed_fsm.current_state.shared_state == CC_MODE){
 8003a76:	4b57      	ldr	r3, [pc, #348]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d114      	bne.n	8003aaa <HAL_GPIO_EXTI_Rising_Callback+0xb2>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003a80:	2380      	movs	r3, #128	@ 0x80
 8003a82:	0099      	lsls	r1, r3, #2
 8003a84:	23a0      	movs	r3, #160	@ 0xa0
 8003a86:	05db      	lsls	r3, r3, #23
 8003a88:	2200      	movs	r2, #0
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f004 faf3 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003a90:	4b51      	ldr	r3, [pc, #324]	@ (8003bd8 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003a92:	2201      	movs	r2, #1
 8003a94:	2140      	movs	r1, #64	@ 0x40
 8003a96:	0018      	movs	r0, r3
 8003a98:	f004 faed 	bl	8008076 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.shared_state = CC_MODE;
 8003a9c:	4b4d      	ldr	r3, [pc, #308]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003a9e:	2202      	movs	r2, #2
 8003aa0:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 8003aa2:	4b4c      	ldr	r3, [pc, #304]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003aa4:	2207      	movs	r2, #7
 8003aa6:	701a      	strb	r2, [r3, #0]
}
 8003aa8:	e08f      	b.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if((speed_fsm.current_state.speed_exclusive_state == TAP_MODE) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 8003aaa:	4b4a      	ldr	r3, [pc, #296]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b04      	cmp	r3, #4
 8003ab2:	d12b      	bne.n	8003b0c <HAL_GPIO_EXTI_Rising_Callback+0x114>
 8003ab4:	4b49      	ldr	r3, [pc, #292]	@ (8003bdc <HAL_GPIO_EXTI_Rising_Callback+0x1e4>)
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d126      	bne.n	8003b0c <HAL_GPIO_EXTI_Rising_Callback+0x114>
 8003abe:	4b48      	ldr	r3, [pc, #288]	@ (8003be0 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 8003ac0:	2120      	movs	r1, #32
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f002 f86e 	bl	8005ba4 <Get_Status_Bit>
 8003ac8:	0003      	movs	r3, r0
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d11e      	bne.n	8003b0c <HAL_GPIO_EXTI_Rising_Callback+0x114>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003ace:	2380      	movs	r3, #128	@ 0x80
 8003ad0:	0099      	lsls	r1, r3, #2
 8003ad2:	23a0      	movs	r3, #160	@ 0xa0
 8003ad4:	05db      	lsls	r3, r3, #23
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	0018      	movs	r0, r3
 8003ada:	f004 facc 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003ade:	4b3e      	ldr	r3, [pc, #248]	@ (8003bd8 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	2140      	movs	r1, #64	@ 0x40
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f004 fac6 	bl	8008076 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.speed_exclusive_state = TAP_MODE;
 8003aea:	4b3a      	ldr	r3, [pc, #232]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003aec:	2204      	movs	r2, #4
 8003aee:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 8003af0:	4b38      	ldr	r3, [pc, #224]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003af2:	2207      	movs	r2, #7
 8003af4:	701a      	strb	r2, [r3, #0]
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8003af6:	4b3a      	ldr	r3, [pc, #232]	@ (8003be0 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 8003af8:	2120      	movs	r1, #32
 8003afa:	0018      	movs	r0, r3
 8003afc:	f002 f878 	bl	8005bf0 <Clear_Status_Bit>
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003b00:	4b37      	ldr	r3, [pc, #220]	@ (8003be0 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 8003b02:	2140      	movs	r1, #64	@ 0x40
 8003b04:	0018      	movs	r0, r3
 8003b06:	f002 f873 	bl	8005bf0 <Clear_Status_Bit>
 8003b0a:	e05e      	b.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 8003b0c:	4b31      	ldr	r3, [pc, #196]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	2b08      	cmp	r3, #8
 8003b14:	d12b      	bne.n	8003b6e <HAL_GPIO_EXTI_Rising_Callback+0x176>
 8003b16:	4b31      	ldr	r3, [pc, #196]	@ (8003bdc <HAL_GPIO_EXTI_Rising_Callback+0x1e4>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d126      	bne.n	8003b6e <HAL_GPIO_EXTI_Rising_Callback+0x176>
 8003b20:	4b2f      	ldr	r3, [pc, #188]	@ (8003be0 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 8003b22:	2120      	movs	r1, #32
 8003b24:	0018      	movs	r0, r3
 8003b26:	f002 f83d 	bl	8005ba4 <Get_Status_Bit>
 8003b2a:	0003      	movs	r3, r0
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d11e      	bne.n	8003b6e <HAL_GPIO_EXTI_Rising_Callback+0x176>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003b30:	2380      	movs	r3, #128	@ 0x80
 8003b32:	0099      	lsls	r1, r3, #2
 8003b34:	23a0      	movs	r3, #160	@ 0xa0
 8003b36:	05db      	lsls	r3, r3, #23
 8003b38:	2200      	movs	r2, #0
 8003b3a:	0018      	movs	r0, r3
 8003b3c:	f004 fa9b 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003b40:	4b25      	ldr	r3, [pc, #148]	@ (8003bd8 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003b42:	2201      	movs	r2, #1
 8003b44:	2140      	movs	r1, #64	@ 0x40
 8003b46:	0018      	movs	r0, r3
 8003b48:	f004 fa95 	bl	8008076 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_MODE;
 8003b4c:	4b21      	ldr	r3, [pc, #132]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003b4e:	2208      	movs	r2, #8
 8003b50:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 8003b52:	4b20      	ldr	r3, [pc, #128]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003b54:	2207      	movs	r2, #7
 8003b56:	701a      	strb	r2, [r3, #0]
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8003b58:	4b21      	ldr	r3, [pc, #132]	@ (8003be0 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 8003b5a:	2120      	movs	r1, #32
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f002 f847 	bl	8005bf0 <Clear_Status_Bit>
			Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003b62:	4b1f      	ldr	r3, [pc, #124]	@ (8003be0 <HAL_GPIO_EXTI_Rising_Callback+0x1e8>)
 8003b64:	2140      	movs	r1, #64	@ 0x40
 8003b66:	0018      	movs	r0, r3
 8003b68:	f002 f842 	bl	8005bf0 <Clear_Status_Bit>
 8003b6c:	e02d      	b.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if(speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE){ //second edge
 8003b6e:	4b19      	ldr	r3, [pc, #100]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b07      	cmp	r3, #7
 8003b76:	d114      	bne.n	8003ba2 <HAL_GPIO_EXTI_Rising_Callback+0x1aa>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003b78:	2380      	movs	r3, #128	@ 0x80
 8003b7a:	0099      	lsls	r1, r3, #2
 8003b7c:	23a0      	movs	r3, #160	@ 0xa0
 8003b7e:	05db      	lsls	r3, r3, #23
 8003b80:	2200      	movs	r2, #0
 8003b82:	0018      	movs	r0, r3
 8003b84:	f004 fa77 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003b88:	4b13      	ldr	r3, [pc, #76]	@ (8003bd8 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	2140      	movs	r1, #64	@ 0x40
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f004 fa71 	bl	8008076 <HAL_GPIO_WritePin>
			speed_fsm.prev_state.speed_exclusive_state = CLK_IN_PENDING_MODE;
 8003b94:	4b0f      	ldr	r3, [pc, #60]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003b96:	2207      	movs	r2, #7
 8003b98:	705a      	strb	r2, [r3, #1]
			speed_fsm.current_state.speed_exclusive_state = CLK_IN_MODE;
 8003b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003b9c:	2206      	movs	r2, #6
 8003b9e:	701a      	strb	r2, [r3, #0]
}
 8003ba0:	e013      	b.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
		else if(speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE){
 8003ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd4 <HAL_GPIO_EXTI_Rising_Callback+0x1dc>)
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b06      	cmp	r3, #6
 8003baa:	d10e      	bne.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003bac:	2380      	movs	r3, #128	@ 0x80
 8003bae:	0099      	lsls	r1, r3, #2
 8003bb0:	23a0      	movs	r3, #160	@ 0xa0
 8003bb2:	05db      	lsls	r3, r3, #23
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f004 fa5d 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003bbc:	4b06      	ldr	r3, [pc, #24]	@ (8003bd8 <HAL_GPIO_EXTI_Rising_Callback+0x1e0>)
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	2140      	movs	r1, #64	@ 0x40
 8003bc2:	0018      	movs	r0, r3
 8003bc4:	f004 fa57 	bl	8008076 <HAL_GPIO_WritePin>
}
 8003bc8:	e7ff      	b.n	8003bca <HAL_GPIO_EXTI_Rising_Callback+0x1d2>
 8003bca:	46c0      	nop			@ (mov r8, r8)
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	b002      	add	sp, #8
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	46c0      	nop			@ (mov r8, r8)
 8003bd4:	20000428 	.word	0x20000428
 8003bd8:	50000800 	.word	0x50000800
 8003bdc:	2000043c 	.word	0x2000043c
 8003be0:	20000cb4 	.word	0x20000cb4

08003be4 <LPTIM1_callback>:

void LPTIM1_callback(LPTIM_HandleTypeDef *hlptim){
 8003be4:	b5b0      	push	{r4, r5, r7, lr}
 8003be6:	b084      	sub	sp, #16
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]

	static volatile struct Tap_Tempo_Switch_States tap_tempo_switch_states = {0};

	//CHECK IF NEED TO TAP_PENDING TRANSITION

	uint8_t pin_state = (uint8_t)HAL_GPIO_ReadPin(SW_IN_GPIO_Port, SW_IN_Pin);
 8003bec:	250f      	movs	r5, #15
 8003bee:	197c      	adds	r4, r7, r5
 8003bf0:	2380      	movs	r3, #128	@ 0x80
 8003bf2:	00da      	lsls	r2, r3, #3
 8003bf4:	23a0      	movs	r3, #160	@ 0xa0
 8003bf6:	05db      	lsls	r3, r3, #23
 8003bf8:	0011      	movs	r1, r2
 8003bfa:	0018      	movs	r0, r3
 8003bfc:	f004 fa1e 	bl	800803c <HAL_GPIO_ReadPin>
 8003c00:	0003      	movs	r3, r0
 8003c02:	7023      	strb	r3, [r4, #0]

	if((speed_fsm.current_state.shared_state == MANUAL_MODE) && (pin_state == 0)){
 8003c04:	4bc7      	ldr	r3, [pc, #796]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d10a      	bne.n	8003c24 <LPTIM1_callback+0x40>
 8003c0e:	197b      	adds	r3, r7, r5
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <LPTIM1_callback+0x40>

		speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 8003c16:	4bc3      	ldr	r3, [pc, #780]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c18:	2205      	movs	r2, #5
 8003c1a:	701a      	strb	r2, [r3, #0]
		speed_fsm.prev_state.shared_state = MANUAL_MODE;
 8003c1c:	4bc1      	ldr	r3, [pc, #772]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c1e:	2201      	movs	r2, #1
 8003c20:	705a      	strb	r2, [r3, #1]
 8003c22:	e070      	b.n	8003d06 <LPTIM1_callback+0x122>
	}
	else if((speed_fsm.current_state.shared_state == CC_MODE) && (pin_state == 0)){
 8003c24:	4bbf      	ldr	r3, [pc, #764]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d10b      	bne.n	8003c46 <LPTIM1_callback+0x62>
 8003c2e:	230f      	movs	r3, #15
 8003c30:	18fb      	adds	r3, r7, r3
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d106      	bne.n	8003c46 <LPTIM1_callback+0x62>

		speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 8003c38:	4bba      	ldr	r3, [pc, #744]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c3a:	2205      	movs	r2, #5
 8003c3c:	701a      	strb	r2, [r3, #0]
		speed_fsm.prev_state.shared_state = CC_MODE;
 8003c3e:	4bb9      	ldr	r3, [pc, #740]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c40:	2202      	movs	r2, #2
 8003c42:	705a      	strb	r2, [r3, #1]
 8003c44:	e05f      	b.n	8003d06 <LPTIM1_callback+0x122>
	}
	else if((speed_fsm.current_state.shared_state == PC_MODE) && (pin_state == 0)){
 8003c46:	4bb7      	ldr	r3, [pc, #732]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	d10b      	bne.n	8003c68 <LPTIM1_callback+0x84>
 8003c50:	230f      	movs	r3, #15
 8003c52:	18fb      	adds	r3, r7, r3
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d106      	bne.n	8003c68 <LPTIM1_callback+0x84>

		speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 8003c5a:	4bb2      	ldr	r3, [pc, #712]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c5c:	2205      	movs	r2, #5
 8003c5e:	701a      	strb	r2, [r3, #0]
		speed_fsm.prev_state.shared_state = PC_MODE;
 8003c60:	4bb0      	ldr	r3, [pc, #704]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c62:	2203      	movs	r2, #3
 8003c64:	705a      	strb	r2, [r3, #1]
 8003c66:	e04e      	b.n	8003d06 <LPTIM1_callback+0x122>
	}
	else if((speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) && (pin_state == 0) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 8003c68:	4bae      	ldr	r3, [pc, #696]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b06      	cmp	r3, #6
 8003c70:	d122      	bne.n	8003cb8 <LPTIM1_callback+0xd4>
 8003c72:	230f      	movs	r3, #15
 8003c74:	18fb      	adds	r3, r7, r3
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d11d      	bne.n	8003cb8 <LPTIM1_callback+0xd4>
 8003c7c:	4baa      	ldr	r3, [pc, #680]	@ (8003f28 <LPTIM1_callback+0x344>)
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d118      	bne.n	8003cb8 <LPTIM1_callback+0xd4>
 8003c86:	4ba9      	ldr	r3, [pc, #676]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003c88:	2120      	movs	r1, #32
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	f001 ff8a 	bl	8005ba4 <Get_Status_Bit>
 8003c90:	0003      	movs	r3, r0
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d110      	bne.n	8003cb8 <LPTIM1_callback+0xd4>

		speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 8003c96:	4ba3      	ldr	r3, [pc, #652]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c98:	2205      	movs	r2, #5
 8003c9a:	701a      	strb	r2, [r3, #0]
		speed_fsm.prev_state.speed_exclusive_state = CLK_IN_MODE;
 8003c9c:	4ba1      	ldr	r3, [pc, #644]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003c9e:	2206      	movs	r2, #6
 8003ca0:	705a      	strb	r2, [r3, #1]

		Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8003ca2:	4ba2      	ldr	r3, [pc, #648]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003ca4:	2120      	movs	r1, #32
 8003ca6:	0018      	movs	r0, r3
 8003ca8:	f001 ffa2 	bl	8005bf0 <Clear_Status_Bit>
		Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003cac:	4b9f      	ldr	r3, [pc, #636]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003cae:	2140      	movs	r1, #64	@ 0x40
 8003cb0:	0018      	movs	r0, r3
 8003cb2:	f001 ff9d 	bl	8005bf0 <Clear_Status_Bit>
 8003cb6:	e026      	b.n	8003d06 <LPTIM1_callback+0x122>
	}
	else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (pin_state == 0) && (IP_CAP_fsm.current_state == IDLE) && (Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES)){
 8003cb8:	4b9a      	ldr	r3, [pc, #616]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b08      	cmp	r3, #8
 8003cc0:	d121      	bne.n	8003d06 <LPTIM1_callback+0x122>
 8003cc2:	230f      	movs	r3, #15
 8003cc4:	18fb      	adds	r3, r7, r3
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d11c      	bne.n	8003d06 <LPTIM1_callback+0x122>
 8003ccc:	4b96      	ldr	r3, [pc, #600]	@ (8003f28 <LPTIM1_callback+0x344>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d117      	bne.n	8003d06 <LPTIM1_callback+0x122>
 8003cd6:	4b95      	ldr	r3, [pc, #596]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003cd8:	2120      	movs	r1, #32
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f001 ff62 	bl	8005ba4 <Get_Status_Bit>
 8003ce0:	0003      	movs	r3, r0
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d10f      	bne.n	8003d06 <LPTIM1_callback+0x122>

		speed_fsm.current_state.speed_exclusive_state = TAP_PENDING_MODE;
 8003ce6:	4b8f      	ldr	r3, [pc, #572]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003ce8:	2205      	movs	r2, #5
 8003cea:	701a      	strb	r2, [r3, #0]
		speed_fsm.prev_state.speed_exclusive_state = MIDI_CLK_MODE;
 8003cec:	4b8d      	ldr	r3, [pc, #564]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003cee:	2208      	movs	r2, #8
 8003cf0:	705a      	strb	r2, [r3, #1]

		Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 8003cf2:	4b8e      	ldr	r3, [pc, #568]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003cf4:	2120      	movs	r1, #32
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	f001 ff7a 	bl	8005bf0 <Clear_Status_Bit>
		Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003cfc:	4b8b      	ldr	r3, [pc, #556]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003cfe:	2140      	movs	r1, #64	@ 0x40
 8003d00:	0018      	movs	r0, r3
 8003d02:	f001 ff75 	bl	8005bf0 <Clear_Status_Bit>
	}

	//CHECK TAP TEMPO STATE
	if((speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE) || (speed_fsm.current_state.speed_exclusive_state == TAP_MODE)){
 8003d06:	4b87      	ldr	r3, [pc, #540]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b05      	cmp	r3, #5
 8003d0e:	d004      	beq.n	8003d1a <LPTIM1_callback+0x136>
 8003d10:	4b84      	ldr	r3, [pc, #528]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	2b04      	cmp	r3, #4
 8003d18:	d12a      	bne.n	8003d70 <LPTIM1_callback+0x18c>

		Check_Tap_Tempo_Switch_State(&tap_tempo_switch_states);
 8003d1a:	4b85      	ldr	r3, [pc, #532]	@ (8003f30 <LPTIM1_callback+0x34c>)
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	f7fd fc73 	bl	8001608 <Check_Tap_Tempo_Switch_State>

		if(tap_tempo_switch_states.tap_tempo_switch_state == DEPRESSED){
 8003d22:	4b83      	ldr	r3, [pc, #524]	@ (8003f30 <LPTIM1_callback+0x34c>)
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d10e      	bne.n	8003d4a <LPTIM1_callback+0x166>

			//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 0);
 8003d2c:	2380      	movs	r3, #128	@ 0x80
 8003d2e:	0099      	lsls	r1, r3, #2
 8003d30:	23a0      	movs	r3, #160	@ 0xa0
 8003d32:	05db      	lsls	r3, r3, #23
 8003d34:	2200      	movs	r2, #0
 8003d36:	0018      	movs	r0, r3
 8003d38:	f004 f99d 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8003d3c:	4b7d      	ldr	r3, [pc, #500]	@ (8003f34 <LPTIM1_callback+0x350>)
 8003d3e:	2201      	movs	r2, #1
 8003d40:	2140      	movs	r1, #64	@ 0x40
 8003d42:	0018      	movs	r0, r3
 8003d44:	f004 f997 	bl	8008076 <HAL_GPIO_WritePin>
 8003d48:	e012      	b.n	8003d70 <LPTIM1_callback+0x18c>

		}
		else if(tap_tempo_switch_states.tap_tempo_switch_state == NOT_DEPRESSED){
 8003d4a:	4b79      	ldr	r3, [pc, #484]	@ (8003f30 <LPTIM1_callback+0x34c>)
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d10d      	bne.n	8003d70 <LPTIM1_callback+0x18c>

			//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);
			HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1); //reset
 8003d54:	2380      	movs	r3, #128	@ 0x80
 8003d56:	0099      	lsls	r1, r3, #2
 8003d58:	23a0      	movs	r3, #160	@ 0xa0
 8003d5a:	05db      	lsls	r3, r3, #23
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	0018      	movs	r0, r3
 8003d60:	f004 f989 	bl	8008076 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003d64:	4b73      	ldr	r3, [pc, #460]	@ (8003f34 <LPTIM1_callback+0x350>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	2140      	movs	r1, #64	@ 0x40
 8003d6a:	0018      	movs	r0, r3
 8003d6c:	f004 f983 	bl	8008076 <HAL_GPIO_WritePin>
	}

	//SET PREVIOUS STATE TO CURRENT STATE
	//tap_tempo_switch_states.tap_tempo_switch_prev_state = tap_tempo_switch_states.tap_tempo_switch_state;

	if(Get_Status_Bit(&statuses, Pots_Counter_Has_Timed_Out) == YES){
 8003d70:	2380      	movs	r3, #128	@ 0x80
 8003d72:	011a      	lsls	r2, r3, #4
 8003d74:	4b6d      	ldr	r3, [pc, #436]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003d76:	0011      	movs	r1, r2
 8003d78:	0018      	movs	r0, r3
 8003d7a:	f001 ff13 	bl	8005ba4 <Get_Status_Bit>
 8003d7e:	0003      	movs	r3, r0
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d000      	beq.n	8003d86 <LPTIM1_callback+0x1a2>
 8003d84:	e0c0      	b.n	8003f08 <LPTIM1_callback+0x324>

		Clear_Status_Bit(&statuses, Pots_Counter_Has_Timed_Out);
 8003d86:	2380      	movs	r3, #128	@ 0x80
 8003d88:	011a      	lsls	r2, r3, #4
 8003d8a:	4b68      	ldr	r3, [pc, #416]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003d8c:	0011      	movs	r1, r2
 8003d8e:	0018      	movs	r0, r3
 8003d90:	f001 ff2e 	bl	8005bf0 <Clear_Status_Bit>

		pots_counter = 0;
 8003d94:	4b68      	ldr	r3, [pc, #416]	@ (8003f38 <LPTIM1_callback+0x354>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	701a      	strb	r2, [r3, #0]

		//PERFORM SPEED POT CHECKING
		if((speed_fsm.current_state.shared_state == PC_MODE) || (speed_fsm.current_state.shared_state == CC_MODE)){
 8003d9a:	4b62      	ldr	r3, [pc, #392]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b03      	cmp	r3, #3
 8003da2:	d004      	beq.n	8003dae <LPTIM1_callback+0x1ca>
 8003da4:	4b5f      	ldr	r3, [pc, #380]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d105      	bne.n	8003dba <LPTIM1_callback+0x1d6>

			Pot_Check(ADCResultsDMA, SPEED_POT);
 8003dae:	4b63      	ldr	r3, [pc, #396]	@ (8003f3c <LPTIM1_callback+0x358>)
 8003db0:	2101      	movs	r1, #1
 8003db2:	0018      	movs	r0, r3
 8003db4:	f7fd fb08 	bl	80013c8 <Pot_Check>
 8003db8:	e069      	b.n	8003e8e <LPTIM1_callback+0x2aa>
		}
		else if((speed_fsm.current_state.speed_exclusive_state == CLK_IN_MODE) && (IP_CAP_fsm.current_state == IDLE)){
 8003dba:	4b5a      	ldr	r3, [pc, #360]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b06      	cmp	r3, #6
 8003dc2:	d117      	bne.n	8003df4 <LPTIM1_callback+0x210>
 8003dc4:	4b58      	ldr	r3, [pc, #352]	@ (8003f28 <LPTIM1_callback+0x344>)
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d112      	bne.n	8003df4 <LPTIM1_callback+0x210>

			Set_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003dce:	4b57      	ldr	r3, [pc, #348]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003dd0:	2140      	movs	r1, #64	@ 0x40
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	f001 fefa 	bl	8005bcc <Set_Status_Bit>

			if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 8003dd8:	4b54      	ldr	r3, [pc, #336]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003dda:	2120      	movs	r1, #32
 8003ddc:	0018      	movs	r0, r3
 8003dde:	f001 fee1 	bl	8005ba4 <Get_Status_Bit>
 8003de2:	0003      	movs	r3, r0
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d152      	bne.n	8003e8e <LPTIM1_callback+0x2aa>

				Pot_Check(ADCResultsDMA, SPEED_POT);
 8003de8:	4b54      	ldr	r3, [pc, #336]	@ (8003f3c <LPTIM1_callback+0x358>)
 8003dea:	2101      	movs	r1, #1
 8003dec:	0018      	movs	r0, r3
 8003dee:	f7fd faeb 	bl	80013c8 <Pot_Check>
			if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 8003df2:	e04c      	b.n	8003e8e <LPTIM1_callback+0x2aa>
			}
		}
		else if((speed_fsm.current_state.speed_exclusive_state == MIDI_CLK_MODE) && (IP_CAP_fsm.current_state == IDLE)){
 8003df4:	4b4b      	ldr	r3, [pc, #300]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b08      	cmp	r3, #8
 8003dfc:	d12b      	bne.n	8003e56 <LPTIM1_callback+0x272>
 8003dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8003f28 <LPTIM1_callback+0x344>)
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d126      	bne.n	8003e56 <LPTIM1_callback+0x272>

			Set_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003e08:	4b48      	ldr	r3, [pc, #288]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003e0a:	2140      	movs	r1, #64	@ 0x40
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	f001 fedd 	bl	8005bcc <Set_Status_Bit>

			if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 8003e12:	4b46      	ldr	r3, [pc, #280]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003e14:	2120      	movs	r1, #32
 8003e16:	0018      	movs	r0, r3
 8003e18:	f001 fec4 	bl	8005ba4 <Get_Status_Bit>
 8003e1c:	0003      	movs	r3, r0
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d135      	bne.n	8003e8e <LPTIM1_callback+0x2aa>

				HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1); //reset
 8003e22:	2380      	movs	r3, #128	@ 0x80
 8003e24:	0099      	lsls	r1, r3, #2
 8003e26:	23a0      	movs	r3, #160	@ 0xa0
 8003e28:	05db      	lsls	r3, r3, #23
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f004 f922 	bl	8008076 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 0);
 8003e32:	4b40      	ldr	r3, [pc, #256]	@ (8003f34 <LPTIM1_callback+0x350>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	2140      	movs	r1, #64	@ 0x40
 8003e38:	0018      	movs	r0, r3
 8003e3a:	f004 f91c 	bl	8008076 <HAL_GPIO_WritePin>

				MIDI_CLK_fsm = NOT_COMPILING;
 8003e3e:	4b40      	ldr	r3, [pc, #256]	@ (8003f40 <LPTIM1_callback+0x35c>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	701a      	strb	r2, [r3, #0]
				MIDI_CLK_tag = 0;
 8003e44:	4b3f      	ldr	r3, [pc, #252]	@ (8003f44 <LPTIM1_callback+0x360>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	701a      	strb	r2, [r3, #0]

				Pot_Check(ADCResultsDMA, SPEED_POT);
 8003e4a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f3c <LPTIM1_callback+0x358>)
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	0018      	movs	r0, r3
 8003e50:	f7fd faba 	bl	80013c8 <Pot_Check>
			if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 8003e54:	e01b      	b.n	8003e8e <LPTIM1_callback+0x2aa>
			}
		}
		else if((speed_fsm.current_state.speed_exclusive_state == TAP_MODE) && (IP_CAP_fsm.current_state == IDLE)){
 8003e56:	4b33      	ldr	r3, [pc, #204]	@ (8003f24 <LPTIM1_callback+0x340>)
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	b2db      	uxtb	r3, r3
 8003e5c:	2b04      	cmp	r3, #4
 8003e5e:	d116      	bne.n	8003e8e <LPTIM1_callback+0x2aa>
 8003e60:	4b31      	ldr	r3, [pc, #196]	@ (8003f28 <LPTIM1_callback+0x344>)
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d111      	bne.n	8003e8e <LPTIM1_callback+0x2aa>

			Set_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8003e6a:	4b30      	ldr	r3, [pc, #192]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003e6c:	2140      	movs	r1, #64	@ 0x40
 8003e6e:	0018      	movs	r0, r3
 8003e70:	f001 feac 	bl	8005bcc <Set_Status_Bit>

			if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out) == YES){
 8003e74:	4b2d      	ldr	r3, [pc, #180]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003e76:	2120      	movs	r1, #32
 8003e78:	0018      	movs	r0, r3
 8003e7a:	f001 fe93 	bl	8005ba4 <Get_Status_Bit>
 8003e7e:	0003      	movs	r3, r0
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d104      	bne.n	8003e8e <LPTIM1_callback+0x2aa>

				Pot_Check(ADCResultsDMA, SPEED_POT);
 8003e84:	4b2d      	ldr	r3, [pc, #180]	@ (8003f3c <LPTIM1_callback+0x358>)
 8003e86:	2101      	movs	r1, #1
 8003e88:	0018      	movs	r0, r3
 8003e8a:	f7fd fa9d 	bl	80013c8 <Pot_Check>
			}
		}

		if((waveshape_fsm.current_state == PC_MODE) || (waveshape_fsm.current_state == CC_MODE)){
 8003e8e:	4b2e      	ldr	r3, [pc, #184]	@ (8003f48 <LPTIM1_callback+0x364>)
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	2b03      	cmp	r3, #3
 8003e96:	d004      	beq.n	8003ea2 <LPTIM1_callback+0x2be>
 8003e98:	4b2b      	ldr	r3, [pc, #172]	@ (8003f48 <LPTIM1_callback+0x364>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d104      	bne.n	8003eac <LPTIM1_callback+0x2c8>
			Pot_Check(ADCResultsDMA, WAVESHAPE_POT);
 8003ea2:	4b26      	ldr	r3, [pc, #152]	@ (8003f3c <LPTIM1_callback+0x358>)
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	f7fd fa8e 	bl	80013c8 <Pot_Check>
		}
		if((depth_fsm.current_state == PC_MODE) || (depth_fsm.current_state == CC_MODE)){
 8003eac:	4b27      	ldr	r3, [pc, #156]	@ (8003f4c <LPTIM1_callback+0x368>)
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b03      	cmp	r3, #3
 8003eb4:	d004      	beq.n	8003ec0 <LPTIM1_callback+0x2dc>
 8003eb6:	4b25      	ldr	r3, [pc, #148]	@ (8003f4c <LPTIM1_callback+0x368>)
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d104      	bne.n	8003eca <LPTIM1_callback+0x2e6>
			Pot_Check(ADCResultsDMA, DEPTH_POT);
 8003ec0:	4b1e      	ldr	r3, [pc, #120]	@ (8003f3c <LPTIM1_callback+0x358>)
 8003ec2:	2102      	movs	r1, #2
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	f7fd fa7f 	bl	80013c8 <Pot_Check>
		}
		if((symmetry_fsm.current_state == PC_MODE) || (symmetry_fsm.current_state == CC_MODE)){
 8003eca:	4b21      	ldr	r3, [pc, #132]	@ (8003f50 <LPTIM1_callback+0x36c>)
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b03      	cmp	r3, #3
 8003ed2:	d004      	beq.n	8003ede <LPTIM1_callback+0x2fa>
 8003ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8003f50 <LPTIM1_callback+0x36c>)
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d104      	bne.n	8003ee8 <LPTIM1_callback+0x304>
			Pot_Check(ADCResultsDMA, SYMMETRY_POT);
 8003ede:	4b17      	ldr	r3, [pc, #92]	@ (8003f3c <LPTIM1_callback+0x358>)
 8003ee0:	2103      	movs	r1, #3
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	f7fd fa70 	bl	80013c8 <Pot_Check>
		}
		if((phase_fsm.current_state == PC_MODE) || (phase_fsm.current_state == CC_MODE)){
 8003ee8:	4b1a      	ldr	r3, [pc, #104]	@ (8003f54 <LPTIM1_callback+0x370>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b03      	cmp	r3, #3
 8003ef0:	d004      	beq.n	8003efc <LPTIM1_callback+0x318>
 8003ef2:	4b18      	ldr	r3, [pc, #96]	@ (8003f54 <LPTIM1_callback+0x370>)
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d134      	bne.n	8003f66 <LPTIM1_callback+0x382>
			Pot_Check(ADCResultsDMA, PHASE_POT);
 8003efc:	4b0f      	ldr	r3, [pc, #60]	@ (8003f3c <LPTIM1_callback+0x358>)
 8003efe:	2104      	movs	r1, #4
 8003f00:	0018      	movs	r0, r3
 8003f02:	f7fd fa61 	bl	80013c8 <Pot_Check>
 8003f06:	e02e      	b.n	8003f66 <LPTIM1_callback+0x382>
		}

	}
	else{
		if(pots_counter == POT_COUNTER_COUNT){
 8003f08:	4b0b      	ldr	r3, [pc, #44]	@ (8003f38 <LPTIM1_callback+0x354>)
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b40      	cmp	r3, #64	@ 0x40
 8003f10:	d122      	bne.n	8003f58 <LPTIM1_callback+0x374>

			Set_Status_Bit(&statuses, Pots_Counter_Has_Timed_Out);
 8003f12:	2380      	movs	r3, #128	@ 0x80
 8003f14:	011a      	lsls	r2, r3, #4
 8003f16:	4b05      	ldr	r3, [pc, #20]	@ (8003f2c <LPTIM1_callback+0x348>)
 8003f18:	0011      	movs	r1, r2
 8003f1a:	0018      	movs	r0, r3
 8003f1c:	f001 fe56 	bl	8005bcc <Set_Status_Bit>
 8003f20:	e021      	b.n	8003f66 <LPTIM1_callback+0x382>
 8003f22:	46c0      	nop			@ (mov r8, r8)
 8003f24:	20000428 	.word	0x20000428
 8003f28:	2000043c 	.word	0x2000043c
 8003f2c:	20000cb4 	.word	0x20000cb4
 8003f30:	20000ca8 	.word	0x20000ca8
 8003f34:	50000800 	.word	0x50000800
 8003f38:	20000562 	.word	0x20000562
 8003f3c:	20000cc0 	.word	0x20000cc0
 8003f40:	20000d5c 	.word	0x20000d5c
 8003f44:	20000cb2 	.word	0x20000cb2
 8003f48:	20000430 	.word	0x20000430
 8003f4c:	2000042c 	.word	0x2000042c
 8003f50:	20000434 	.word	0x20000434
 8003f54:	20000438 	.word	0x20000438
		}
		else{

			pots_counter++;
 8003f58:	4b08      	ldr	r3, [pc, #32]	@ (8003f7c <LPTIM1_callback+0x398>)
 8003f5a:	781b      	ldrb	r3, [r3, #0]
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	3301      	adds	r3, #1
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	4b06      	ldr	r3, [pc, #24]	@ (8003f7c <LPTIM1_callback+0x398>)
 8003f64:	701a      	strb	r2, [r3, #0]
		}
	}

	//SET TIMER TRIGGER
	HAL_LPTIM_SetOnce_Start_IT(&hlptim1, LPTIM1_CCR_CHECK, LPTIM1_CCR_CHECK);
 8003f66:	4b06      	ldr	r3, [pc, #24]	@ (8003f80 <LPTIM1_callback+0x39c>)
 8003f68:	22fa      	movs	r2, #250	@ 0xfa
 8003f6a:	21fa      	movs	r1, #250	@ 0xfa
 8003f6c:	0018      	movs	r0, r3
 8003f6e:	f004 f979 	bl	8008264 <HAL_LPTIM_SetOnce_Start_IT>

}
 8003f72:	46c0      	nop			@ (mov r8, r8)
 8003f74:	46bd      	mov	sp, r7
 8003f76:	b004      	add	sp, #16
 8003f78:	bdb0      	pop	{r4, r5, r7, pc}
 8003f7a:	46c0      	nop			@ (mov r8, r8)
 8003f7c:	20000562 	.word	0x20000562
 8003f80:	20000c4c 	.word	0x20000c4c

08003f84 <TIM17_callback>:

void TIM17_callback(TIM_HandleTypeDef *htim){
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]


}
 8003f8c:	46c0      	nop			@ (mov r8, r8)
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	b002      	add	sp, #8
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <TIM14_callback>:

void TIM14_callback(TIM_HandleTypeDef *htim){
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]


}
 8003f9c:	46c0      	nop			@ (mov r8, r8)
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	b002      	add	sp, #8
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <Input_Capture_Processing>:
volatile uint32_t TIM2_ch1_input_capture_value;
volatile uint16_t interrupt_period = 0;
volatile uint8_t MIDI_CLK_tag = 0;

//FUNCTION DEFINITIONS
uint8_t Input_Capture_Processing(volatile uint16_t interrupt_period_value, struct Params *params_ptr){
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b086      	sub	sp, #24
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	0002      	movs	r2, r0
 8003fac:	6039      	str	r1, [r7, #0]
 8003fae:	1dbb      	adds	r3, r7, #6
 8003fb0:	801a      	strh	r2, [r3, #0]

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

	Clear_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started); //reset flag
 8003fb2:	4b34      	ldr	r3, [pc, #208]	@ (8004084 <Input_Capture_Processing+0xe0>)
 8003fb4:	2104      	movs	r1, #4
 8003fb6:	0018      	movs	r0, r3
 8003fb8:	f001 fe1a 	bl	8005bf0 <Clear_Status_Bit>

	//DETERMINE WHAT TO SET THE RAW_START_VALUE AND BASE_PRESCALER TO BASED ON THE I/P CAPTURE VALUE
	//CHECK FOR PRIMALITY
	if(isPrime(interrupt_period_value) == YES){
 8003fbc:	1dbb      	adds	r3, r7, #6
 8003fbe:	881b      	ldrh	r3, [r3, #0]
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	f001 fda3 	bl	8005b0e <isPrime>
 8003fc8:	0003      	movs	r3, r0
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d106      	bne.n	8003fdc <Input_Capture_Processing+0x38>

		interrupt_period_value += 1;
 8003fce:	1dbb      	adds	r3, r7, #6
 8003fd0:	881b      	ldrh	r3, [r3, #0]
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	b29a      	uxth	r2, r3
 8003fd8:	1dbb      	adds	r3, r7, #6
 8003fda:	801a      	strh	r2, [r3, #0]
	}

	//START FINDING FACTORS
	uint32_t N = interrupt_period_value << 6; //calculate the N-value which is prescaler_meas * interrupt_period_meas. The measurement prescaler is used which is 64. (TIM2 has a prescaler of 64*512, but since we divide this value by 512, the prescaler is then just 64).
 8003fdc:	1dbb      	adds	r3, r7, #6
 8003fde:	881b      	ldrh	r3, [r3, #0]
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	019b      	lsls	r3, r3, #6
 8003fe4:	613b      	str	r3, [r7, #16]

	for(uint8_t i = 0; i < 129; i++){ //check from period = 264 to 128 - there will be a prescaler for every non-prime value of N
 8003fe6:	2317      	movs	r3, #23
 8003fe8:	18fb      	adds	r3, r7, r3
 8003fea:	2200      	movs	r2, #0
 8003fec:	701a      	strb	r2, [r3, #0]
 8003fee:	e02d      	b.n	800404c <Input_Capture_Processing+0xa8>

		interrupt_period_value = 256 - i;
 8003ff0:	2317      	movs	r3, #23
 8003ff2:	18fb      	adds	r3, r7, r3
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	2280      	movs	r2, #128	@ 0x80
 8003ffa:	0052      	lsls	r2, r2, #1
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	1dbb      	adds	r3, r7, #6
 8004002:	801a      	strh	r2, [r3, #0]
		uint16_t remainder = N % interrupt_period_value;
 8004004:	1dbb      	adds	r3, r7, #6
 8004006:	881b      	ldrh	r3, [r3, #0]
 8004008:	b29b      	uxth	r3, r3
 800400a:	001a      	movs	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	0011      	movs	r1, r2
 8004010:	0018      	movs	r0, r3
 8004012:	f7fc f8ff 	bl	8000214 <__aeabi_uidivmod>
 8004016:	000b      	movs	r3, r1
 8004018:	001a      	movs	r2, r3
 800401a:	210e      	movs	r1, #14
 800401c:	187b      	adds	r3, r7, r1
 800401e:	801a      	strh	r2, [r3, #0]

		if(remainder == 0){ //check if no remainder -> integer
 8004020:	187b      	adds	r3, r7, r1
 8004022:	881b      	ldrh	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10b      	bne.n	8004040 <Input_Capture_Processing+0x9c>

			params_ptr->raw_prescaler = N / interrupt_period_value;
 8004028:	1dbb      	adds	r3, r7, #6
 800402a:	881b      	ldrh	r3, [r3, #0]
 800402c:	b29b      	uxth	r3, r3
 800402e:	0019      	movs	r1, r3
 8004030:	6938      	ldr	r0, [r7, #16]
 8004032:	f7fc f869 	bl	8000108 <__udivsi3>
 8004036:	0003      	movs	r3, r0
 8004038:	b29a      	uxth	r2, r3
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	835a      	strh	r2, [r3, #26]
			break;
 800403e:	e00a      	b.n	8004056 <Input_Capture_Processing+0xb2>
	for(uint8_t i = 0; i < 129; i++){ //check from period = 264 to 128 - there will be a prescaler for every non-prime value of N
 8004040:	2117      	movs	r1, #23
 8004042:	187b      	adds	r3, r7, r1
 8004044:	781a      	ldrb	r2, [r3, #0]
 8004046:	187b      	adds	r3, r7, r1
 8004048:	3201      	adds	r2, #1
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	2317      	movs	r3, #23
 800404e:	18fb      	adds	r3, r7, r3
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	2b80      	cmp	r3, #128	@ 0x80
 8004054:	d9cc      	bls.n	8003ff0 <Input_Capture_Processing+0x4c>
		}
	}

	params_ptr->raw_start_value = 256 - interrupt_period_value;
 8004056:	1dbb      	adds	r3, r7, #6
 8004058:	881b      	ldrh	r3, [r3, #0]
 800405a:	b29b      	uxth	r3, r3
 800405c:	2280      	movs	r2, #128	@ 0x80
 800405e:	0052      	lsls	r2, r2, #1
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	b29a      	uxth	r2, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	825a      	strh	r2, [r3, #18]

	Calculate_Next_Main_Oscillator_Values(params_ptr, (enum Next_Values_Processing_Mode)IP_CAPTURE_MODE);
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	2101      	movs	r1, #1
 800406c:	0018      	movs	r0, r3
 800406e:	f000 f9cd 	bl	800440c <Calculate_Next_Main_Oscillator_Values>
	Process_TIM16_Final_Start_Value_and_Final_Prescaler(params_ptr);
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	0018      	movs	r0, r3
 8004076:	f001 f907 	bl	8005288 <Process_TIM16_Final_Start_Value_and_Final_Prescaler>

	//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);

	return 1;
 800407a:	2301      	movs	r3, #1
}
 800407c:	0018      	movs	r0, r3
 800407e:	46bd      	mov	sp, r7
 8004080:	b006      	add	sp, #24
 8004082:	bd80      	pop	{r7, pc}
 8004084:	20000cb4 	.word	0x20000cb4

08004088 <Start_Input_Capture_Timer>:

uint8_t Start_Input_Capture_Timer(void){
 8004088:	b590      	push	{r4, r7, lr}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0

	uint8_t ok = Start_IC_TIM(&htim2, TIM_CHANNEL_1);
 800408e:	1dfc      	adds	r4, r7, #7
 8004090:	4b09      	ldr	r3, [pc, #36]	@ (80040b8 <Start_Input_Capture_Timer+0x30>)
 8004092:	2100      	movs	r1, #0
 8004094:	0018      	movs	r0, r3
 8004096:	f000 f811 	bl	80040bc <Start_IC_TIM>
 800409a:	0003      	movs	r3, r0
 800409c:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 800409e:	1dfb      	adds	r3, r7, #7
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <Start_Input_Capture_Timer+0x22>

		Error_Handler();
 80040a6:	f7fe f8f5 	bl	8002294 <Error_Handler>
	}

	return ok;
 80040aa:	1dfb      	adds	r3, r7, #7
 80040ac:	781b      	ldrb	r3, [r3, #0]
}
 80040ae:	0018      	movs	r0, r3
 80040b0:	46bd      	mov	sp, r7
 80040b2:	b003      	add	sp, #12
 80040b4:	bd90      	pop	{r4, r7, pc}
 80040b6:	46c0      	nop			@ (mov r8, r8)
 80040b8:	20000894 	.word	0x20000894

080040bc <Start_IC_TIM>:

uint8_t Start_IC_TIM(TIM_HandleTypeDef *TIM, uint32_t IC_TIM_channel){
 80040bc:	b5b0      	push	{r4, r5, r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]

	uint8_t ok_AND = HAL_TIM_Base_Start_IT(&htim2);
 80040c6:	250f      	movs	r5, #15
 80040c8:	197c      	adds	r4, r7, r5
 80040ca:	4b10      	ldr	r3, [pc, #64]	@ (800410c <Start_IC_TIM+0x50>)
 80040cc:	0018      	movs	r0, r3
 80040ce:	f005 fb63 	bl	8009798 <HAL_TIM_Base_Start_IT>
 80040d2:	0003      	movs	r3, r0
 80040d4:	7023      	strb	r3, [r4, #0]
	ok_AND &= HAL_TIM_IC_Start_IT(&htim2, IC_TIM_channel);
 80040d6:	683a      	ldr	r2, [r7, #0]
 80040d8:	4b0c      	ldr	r3, [pc, #48]	@ (800410c <Start_IC_TIM+0x50>)
 80040da:	0011      	movs	r1, r2
 80040dc:	0018      	movs	r0, r3
 80040de:	f005 ffc9 	bl	800a074 <HAL_TIM_IC_Start_IT>
 80040e2:	0003      	movs	r3, r0
 80040e4:	0019      	movs	r1, r3
 80040e6:	197b      	adds	r3, r7, r5
 80040e8:	197a      	adds	r2, r7, r5
 80040ea:	7812      	ldrb	r2, [r2, #0]
 80040ec:	400a      	ands	r2, r1
 80040ee:	701a      	strb	r2, [r3, #0]

	if(ok_AND != HAL_OK){
 80040f0:	197b      	adds	r3, r7, r5
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d001      	beq.n	80040fc <Start_IC_TIM+0x40>

		Error_Handler();
 80040f8:	f7fe f8cc 	bl	8002294 <Error_Handler>
	}

	return ok_AND;
 80040fc:	230f      	movs	r3, #15
 80040fe:	18fb      	adds	r3, r7, r3
 8004100:	781b      	ldrb	r3, [r3, #0]
}
 8004102:	0018      	movs	r0, r3
 8004104:	46bd      	mov	sp, r7
 8004106:	b004      	add	sp, #16
 8004108:	bdb0      	pop	{r4, r5, r7, pc}
 800410a:	46c0      	nop			@ (mov r8, r8)
 800410c:	20000894 	.word	0x20000894

08004110 <Copy_Params_Structs>:

uint8_t Copy_Params_Structs(struct Params *src_ptr, struct Params *dst_ptr){
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]

	*dst_ptr = *src_ptr;
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	0010      	movs	r0, r2
 8004120:	0019      	movs	r1, r3
 8004122:	2324      	movs	r3, #36	@ 0x24
 8004124:	001a      	movs	r2, r3
 8004126:	f009 f947 	bl	800d3b8 <memcpy>

	return 1;
 800412a:	2301      	movs	r3, #1
}
 800412c:	0018      	movs	r0, r3
 800412e:	46bd      	mov	sp, r7
 8004130:	b002      	add	sp, #8
 8004132:	bd80      	pop	{r7, pc}

08004134 <Start_Measurement_Reelapse_Timer>:

uint8_t Start_Measurement_Reelapse_Timer(void){
 8004134:	b580      	push	{r7, lr}
 8004136:	af00      	add	r7, sp, #0

	Stop_OC_TIM(&htim3, TIM_CHANNEL_1);
 8004138:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <Start_Measurement_Reelapse_Timer+0x34>)
 800413a:	2100      	movs	r1, #0
 800413c:	0018      	movs	r0, r3
 800413e:	f001 fcca 	bl	8005ad6 <Stop_OC_TIM>
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8004142:	4b09      	ldr	r3, [pc, #36]	@ (8004168 <Start_Measurement_Reelapse_Timer+0x34>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2200      	movs	r2, #0
 8004148:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, interrupt_period);
 800414a:	4b08      	ldr	r3, [pc, #32]	@ (800416c <Start_Measurement_Reelapse_Timer+0x38>)
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	b29a      	uxth	r2, r3
 8004150:	4b05      	ldr	r3, [pc, #20]	@ (8004168 <Start_Measurement_Reelapse_Timer+0x34>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	635a      	str	r2, [r3, #52]	@ 0x34
	Start_OC_TIM(&htim3, TIM_CHANNEL_1);
 8004156:	4b04      	ldr	r3, [pc, #16]	@ (8004168 <Start_Measurement_Reelapse_Timer+0x34>)
 8004158:	2100      	movs	r1, #0
 800415a:	0018      	movs	r0, r3
 800415c:	f001 fc9f 	bl	8005a9e <Start_OC_TIM>

	return 1;
 8004160:	2301      	movs	r3, #1
}
 8004162:	0018      	movs	r0, r3
 8004164:	46bd      	mov	sp, r7
 8004166:	bd80      	pop	{r7, pc}
 8004168:	20000950 	.word	0x20000950
 800416c:	20000cb0 	.word	0x20000cb0

08004170 <Begin_Input_Capture_Measurement>:

uint8_t Begin_Input_Capture_Measurement(void){
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0

	__HAL_TIM_SET_COUNTER(&htim2, 0); //begin measurement
 8004174:	4b03      	ldr	r3, [pc, #12]	@ (8004184 <Begin_Input_Capture_Measurement+0x14>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2200      	movs	r2, #0
 800417a:	625a      	str	r2, [r3, #36]	@ 0x24

	return 1;
 800417c:	2301      	movs	r3, #1
}
 800417e:	0018      	movs	r0, r3
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	20000894 	.word	0x20000894

08004188 <main>:
//INCLUDES
#include "main.h"
#include "main_vars.h"

int main(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
	//SYSTEM INIT
	System_Init();
 800418c:	f7fe f888 	bl	80022a0 <System_Init>

	//STARTUP
	Startup();
 8004190:	f000 fb32 	bl	80047f8 <Startup>

	while (1)
	{
		if(Get_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started) == YES){
 8004194:	4b39      	ldr	r3, [pc, #228]	@ (800427c <main+0xf4>)
 8004196:	2104      	movs	r1, #4
 8004198:	0018      	movs	r0, r3
 800419a:	f001 fd03 	bl	8005ba4 <Get_Status_Bit>
 800419e:	0003      	movs	r3, r0
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d107      	bne.n	80041b4 <main+0x2c>

			//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 1);

			Input_Capture_Processing(interrupt_period, &params_to_be_loaded);
 80041a4:	4b36      	ldr	r3, [pc, #216]	@ (8004280 <main+0xf8>)
 80041a6:	881b      	ldrh	r3, [r3, #0]
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	4a36      	ldr	r2, [pc, #216]	@ (8004284 <main+0xfc>)
 80041ac:	0011      	movs	r1, r2
 80041ae:	0018      	movs	r0, r3
 80041b0:	f7ff fef8 	bl	8003fa4 <Input_Capture_Processing>

			//HAL_GPIO_WritePin(MONITOR_GPIO_Port, MONITOR_Pin, 0);
		}

		if(Get_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running) == YES){
 80041b4:	4b31      	ldr	r3, [pc, #196]	@ (800427c <main+0xf4>)
 80041b6:	2140      	movs	r1, #64	@ 0x40
 80041b8:	0018      	movs	r0, r3
 80041ba:	f001 fcf3 	bl	8005ba4 <Get_Status_Bit>
 80041be:	0003      	movs	r3, r0
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d12b      	bne.n	800421c <main+0x94>

			if(idle_counter < IDLE_COUNT){
 80041c4:	4b30      	ldr	r3, [pc, #192]	@ (8004288 <main+0x100>)
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	23fa      	movs	r3, #250	@ 0xfa
 80041ca:	01db      	lsls	r3, r3, #7
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d218      	bcs.n	8004202 <main+0x7a>

				if(IP_CAP_fsm.current_state != IDLE){
 80041d0:	4b2e      	ldr	r3, [pc, #184]	@ (800428c <main+0x104>)
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00d      	beq.n	80041f6 <main+0x6e>

					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 80041da:	4b28      	ldr	r3, [pc, #160]	@ (800427c <main+0xf4>)
 80041dc:	2140      	movs	r1, #64	@ 0x40
 80041de:	0018      	movs	r0, r3
 80041e0:	f001 fd06 	bl	8005bf0 <Clear_Status_Bit>
					Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 80041e4:	4b25      	ldr	r3, [pc, #148]	@ (800427c <main+0xf4>)
 80041e6:	2120      	movs	r1, #32
 80041e8:	0018      	movs	r0, r3
 80041ea:	f001 fd01 	bl	8005bf0 <Clear_Status_Bit>
					idle_counter = 0;
 80041ee:	4b26      	ldr	r3, [pc, #152]	@ (8004288 <main+0x100>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	e012      	b.n	800421c <main+0x94>
				}
				else{

					idle_counter++;
 80041f6:	4b24      	ldr	r3, [pc, #144]	@ (8004288 <main+0x100>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	4b22      	ldr	r3, [pc, #136]	@ (8004288 <main+0x100>)
 80041fe:	601a      	str	r2, [r3, #0]
 8004200:	e00c      	b.n	800421c <main+0x94>
				}
			}
			else{

				Clear_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Is_Running);
 8004202:	4b1e      	ldr	r3, [pc, #120]	@ (800427c <main+0xf4>)
 8004204:	2140      	movs	r1, #64	@ 0x40
 8004206:	0018      	movs	r0, r3
 8004208:	f001 fcf2 	bl	8005bf0 <Clear_Status_Bit>
				Set_Status_Bit(&statuses, Software_IP_CAP_Idle_Timer_Has_Timed_Out);
 800420c:	4b1b      	ldr	r3, [pc, #108]	@ (800427c <main+0xf4>)
 800420e:	2120      	movs	r1, #32
 8004210:	0018      	movs	r0, r3
 8004212:	f001 fcdb 	bl	8005bcc <Set_Status_Bit>
				idle_counter = 0;
 8004216:	4b1c      	ldr	r3, [pc, #112]	@ (8004288 <main+0x100>)
 8004218:	2200      	movs	r2, #0
 800421a:	601a      	str	r2, [r3, #0]
			}
		}
		if(Get_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running) == YES){
 800421c:	2380      	movs	r3, #128	@ 0x80
 800421e:	005a      	lsls	r2, r3, #1
 8004220:	4b16      	ldr	r3, [pc, #88]	@ (800427c <main+0xf4>)
 8004222:	0011      	movs	r1, r2
 8004224:	0018      	movs	r0, r3
 8004226:	f001 fcbd 	bl	8005ba4 <Get_Status_Bit>
 800422a:	0003      	movs	r3, r0
 800422c:	2b01      	cmp	r3, #1
 800422e:	d1b1      	bne.n	8004194 <main+0xc>

			if(midi_counter < MIDI_COUNT){
 8004230:	4b17      	ldr	r3, [pc, #92]	@ (8004290 <main+0x108>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	23fa      	movs	r3, #250	@ 0xfa
 8004236:	01db      	lsls	r3, r3, #7
 8004238:	429a      	cmp	r2, r3
 800423a:	d205      	bcs.n	8004248 <main+0xc0>

				midi_counter++;
 800423c:	4b14      	ldr	r3, [pc, #80]	@ (8004290 <main+0x108>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	4b13      	ldr	r3, [pc, #76]	@ (8004290 <main+0x108>)
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	e7a5      	b.n	8004194 <main+0xc>
			}
			else{

				Clear_Status_Bit(&statuses, Software_MIDI_Timer_Is_Running);
 8004248:	2380      	movs	r3, #128	@ 0x80
 800424a:	005a      	lsls	r2, r3, #1
 800424c:	4b0b      	ldr	r3, [pc, #44]	@ (800427c <main+0xf4>)
 800424e:	0011      	movs	r1, r2
 8004250:	0018      	movs	r0, r3
 8004252:	f001 fccd 	bl	8005bf0 <Clear_Status_Bit>
				Set_Status_Bit(&statuses, Software_MIDI_Timer_Has_Timed_Out);
 8004256:	2380      	movs	r3, #128	@ 0x80
 8004258:	009a      	lsls	r2, r3, #2
 800425a:	4b08      	ldr	r3, [pc, #32]	@ (800427c <main+0xf4>)
 800425c:	0011      	movs	r1, r2
 800425e:	0018      	movs	r0, r3
 8004260:	f001 fcb4 	bl	8005bcc <Set_Status_Bit>
				active_status_byte = 0;
 8004264:	4b0b      	ldr	r3, [pc, #44]	@ (8004294 <main+0x10c>)
 8004266:	2200      	movs	r2, #0
 8004268:	701a      	strb	r2, [r3, #0]
				Clear_Data_Buffer(&MIDI_data);
 800426a:	4b0b      	ldr	r3, [pc, #44]	@ (8004298 <main+0x110>)
 800426c:	0018      	movs	r0, r3
 800426e:	f7fc ff4e 	bl	800110e <Clear_Data_Buffer>
				midi_counter = 0;
 8004272:	4b07      	ldr	r3, [pc, #28]	@ (8004290 <main+0x108>)
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
		if(Get_Status_Bit(&statuses, Input_Capture_Processing_Can_Be_Started) == YES){
 8004278:	e78c      	b.n	8004194 <main+0xc>
 800427a:	46c0      	nop			@ (mov r8, r8)
 800427c:	20000cb4 	.word	0x20000cb4
 8004280:	20000cb0 	.word	0x20000cb0
 8004284:	20000d14 	.word	0x20000d14
 8004288:	20000cb8 	.word	0x20000cb8
 800428c:	2000043c 	.word	0x2000043c
 8004290:	20000cbc 	.word	0x20000cbc
 8004294:	2000054e 	.word	0x2000054e
 8004298:	20000550 	.word	0x20000550

0800429c <Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators>:
								.duty_delay_line_start_offset = 1,  //initial value is 1st index - to give us space to fill index 0
								.duty_delay_line_finish_offset = FINAL_INDEX + 1}; //initial value is 512th index, one larger than the index of the final sample

//FUNCTION DEFINITIONS
uint8_t Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators(TIM_HandleTypeDef *TIM, uint32_t PWM_TIM_channel_1, uint32_t PWM_TIM_channel_2)
{
 800429c:	b590      	push	{r4, r7, lr}
 800429e:	b087      	sub	sp, #28
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	607a      	str	r2, [r7, #4]
	uint8_t ok_OR = 0;
 80042a8:	2417      	movs	r4, #23
 80042aa:	193b      	adds	r3, r7, r4
 80042ac:	2200      	movs	r2, #0
 80042ae:	701a      	strb	r2, [r3, #0]
	ok_OR |= HAL_TIM_Base_Start(TIM);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	0018      	movs	r0, r3
 80042b4:	f005 fa24 	bl	8009700 <HAL_TIM_Base_Start>
 80042b8:	0003      	movs	r3, r0
 80042ba:	0019      	movs	r1, r3
 80042bc:	193b      	adds	r3, r7, r4
 80042be:	193a      	adds	r2, r7, r4
 80042c0:	7812      	ldrb	r2, [r2, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	701a      	strb	r2, [r3, #0]
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_1); //start PWM
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	0011      	movs	r1, r2
 80042cc:	0018      	movs	r0, r3
 80042ce:	f005 fd85 	bl	8009ddc <HAL_TIM_PWM_Start>
 80042d2:	0003      	movs	r3, r0
 80042d4:	0019      	movs	r1, r3
 80042d6:	193b      	adds	r3, r7, r4
 80042d8:	193a      	adds	r2, r7, r4
 80042da:	7812      	ldrb	r2, [r2, #0]
 80042dc:	430a      	orrs	r2, r1
 80042de:	701a      	strb	r2, [r3, #0]
	ok_OR |= HAL_TIM_PWM_Start(TIM, PWM_TIM_channel_2); //start PWM
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	0011      	movs	r1, r2
 80042e6:	0018      	movs	r0, r3
 80042e8:	f005 fd78 	bl	8009ddc <HAL_TIM_PWM_Start>
 80042ec:	0003      	movs	r3, r0
 80042ee:	0019      	movs	r1, r3
 80042f0:	193b      	adds	r3, r7, r4
 80042f2:	193a      	adds	r2, r7, r4
 80042f4:	7812      	ldrb	r2, [r2, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	701a      	strb	r2, [r3, #0]

	if(ok_OR != HAL_OK){
 80042fa:	193b      	adds	r3, r7, r4
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d001      	beq.n	8004306 <Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators+0x6a>

		Error_Handler();
 8004302:	f7fd ffc7 	bl	8002294 <Error_Handler>
	}

	return ok_OR;
 8004306:	2317      	movs	r3, #23
 8004308:	18fb      	adds	r3, r7, r3
 800430a:	781b      	ldrb	r3, [r3, #0]
}
 800430c:	0018      	movs	r0, r3
 800430e:	46bd      	mov	sp, r7
 8004310:	b007      	add	sp, #28
 8004312:	bd90      	pop	{r4, r7, pc}

08004314 <Start_Freq_Gen_Timer>:

uint8_t Start_Freq_Gen_Timer(void)
{
 8004314:	b590      	push	{r4, r7, lr}
 8004316:	b083      	sub	sp, #12
 8004318:	af00      	add	r7, sp, #0
	uint8_t ok = Start_OC_TIM(&htim16, TIM_CHANNEL_1); //start freq. gen.
 800431a:	1dfc      	adds	r4, r7, #7
 800431c:	4b09      	ldr	r3, [pc, #36]	@ (8004344 <Start_Freq_Gen_Timer+0x30>)
 800431e:	2100      	movs	r1, #0
 8004320:	0018      	movs	r0, r3
 8004322:	f001 fbbc 	bl	8005a9e <Start_OC_TIM>
 8004326:	0003      	movs	r3, r0
 8004328:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 800432a:	1dfb      	adds	r3, r7, #7
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <Start_Freq_Gen_Timer+0x22>

		Error_Handler();
 8004332:	f7fd ffaf 	bl	8002294 <Error_Handler>
	}

	return ok;
 8004336:	1dfb      	adds	r3, r7, #7
 8004338:	781b      	ldrb	r3, [r3, #0]
}
 800433a:	0018      	movs	r0, r3
 800433c:	46bd      	mov	sp, r7
 800433e:	b003      	add	sp, #12
 8004340:	bd90      	pop	{r4, r7, pc}
 8004342:	46c0      	nop			@ (mov r8, r8)
 8004344:	200007d8 	.word	0x200007d8

08004348 <Process_TIM16_Raw_Start_Value_and_Raw_Prescaler>:

uint8_t Process_TIM16_Raw_Start_Value_and_Raw_Prescaler(struct Params* params_ptr){
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]

	uint32_t speed_control = 0;
 8004350:	2300      	movs	r3, #0
 8004352:	60fb      	str	r3, [r7, #12]
	uint8_t how_many_128 = 0;
 8004354:	210b      	movs	r1, #11
 8004356:	187b      	adds	r3, r7, r1
 8004358:	2200      	movs	r2, #0
 800435a:	701a      	strb	r2, [r3, #0]

    //speed_control = (speed_adc_10_bit/1024)*'range macro'
    speed_control = params_ptr->speed * NUMBER_OF_FREQUENCY_STEPS;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	891b      	ldrh	r3, [r3, #8]
 8004360:	b29b      	uxth	r3, r3
 8004362:	001a      	movs	r2, r3
 8004364:	0013      	movs	r3, r2
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	189b      	adds	r3, r3, r2
 800436a:	019b      	lsls	r3, r3, #6
 800436c:	189b      	adds	r3, r3, r2
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	189b      	adds	r3, r3, r2
 8004372:	60fb      	str	r3, [r7, #12]
    speed_control = speed_control >> SPEED_ADC_RESOLUTION;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	0a9b      	lsrs	r3, r3, #10
 8004378:	60fb      	str	r3, [r7, #12]

    how_many_128 = (uint8_t)(speed_control >> 7); //divide by 128, i.e. return how many 128s go into the speed_control
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	09da      	lsrs	r2, r3, #7
 800437e:	187b      	adds	r3, r7, r1
 8004380:	701a      	strb	r2, [r3, #0]
    params_ptr->raw_start_value = (uint16_t)(speed_control - (uint16_t)(how_many_128 << 7)); //how_many_128*128
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	b29a      	uxth	r2, r3
 8004386:	187b      	adds	r3, r7, r1
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	b29b      	uxth	r3, r3
 800438c:	01db      	lsls	r3, r3, #7
 800438e:	b29b      	uxth	r3, r3
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	b29a      	uxth	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	825a      	strh	r2, [r3, #18]
    params_ptr->raw_prescaler = SLOWEST_SPEED_PRESCALER >> how_many_128;
 8004398:	187b      	adds	r3, r7, r1
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2280      	movs	r2, #128	@ 0x80
 800439e:	00d2      	lsls	r2, r2, #3
 80043a0:	411a      	asrs	r2, r3
 80043a2:	0013      	movs	r3, r2
 80043a4:	b29a      	uxth	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	835a      	strh	r2, [r3, #26]

    return 1;
 80043aa:	2301      	movs	r3, #1
}
 80043ac:	0018      	movs	r0, r3
 80043ae:	46bd      	mov	sp, r7
 80043b0:	b004      	add	sp, #16
 80043b2:	bd80      	pop	{r7, pc}

080043b4 <Set_Oscillator_Values>:

uint8_t Set_Oscillator_Values(struct Params* params_ptr){
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]

	////////////////////////////////////////////////////////
	//SET THE CURRENT(prev) VALUES FOR THE MAIN OSCILLATOR//
	////////////////////////////////////////////////////////
	__HAL_TIM_SET_AUTORELOAD(&htim16, params_ptr->final_ARR);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	8b1b      	ldrh	r3, [r3, #24]
 80043c0:	b29a      	uxth	r2, r3
 80043c2:	4b10      	ldr	r3, [pc, #64]	@ (8004404 <Set_Oscillator_Values+0x50>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	8b1b      	ldrh	r3, [r3, #24]
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	001a      	movs	r2, r3
 80043d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004404 <Set_Oscillator_Values+0x50>)
 80043d2:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_PRESCALER(&htim16, params_ptr->final_prescaler_minus_one); //have to take one off the divisor
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	8bdb      	ldrh	r3, [r3, #30]
 80043d8:	b29a      	uxth	r2, r3
 80043da:	4b0a      	ldr	r3, [pc, #40]	@ (8004404 <Set_Oscillator_Values+0x50>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	629a      	str	r2, [r3, #40]	@ 0x28

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, params_ptr->prev_duty); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	885b      	ldrh	r3, [r3, #2]
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	4b08      	ldr	r3, [pc, #32]	@ (8004408 <Set_Oscillator_Values+0x54>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	639a      	str	r2, [r3, #56]	@ 0x38

	/////////////////////////////////////////////////////////////
	//SET THE CURRENT(prev) VALUES FOR THE SECONDARY OSCILLATOR//
	/////////////////////////////////////////////////////////////
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, params_ptr->duty_delayed); //updates the CCR register of TIM14, which sets duty, i.e. the ON time relative to the total period which is set by the ARR.
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	889b      	ldrh	r3, [r3, #4]
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	4b05      	ldr	r3, [pc, #20]	@ (8004408 <Set_Oscillator_Values+0x54>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	641a      	str	r2, [r3, #64]	@ 0x40

	return 1;
 80043f8:	2301      	movs	r3, #1
}
 80043fa:	0018      	movs	r0, r3
 80043fc:	46bd      	mov	sp, r7
 80043fe:	b002      	add	sp, #8
 8004400:	bd80      	pop	{r7, pc}
 8004402:	46c0      	nop			@ (mov r8, r8)
 8004404:	200007d8 	.word	0x200007d8
 8004408:	20000a0c 	.word	0x20000a0c

0800440c <Calculate_Next_Main_Oscillator_Values>:

uint8_t Calculate_Next_Main_Oscillator_Values(struct Params* params_ptr, enum Next_Values_Processing_Mode mode){
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	000a      	movs	r2, r1
 8004416:	1cfb      	adds	r3, r7, #3
 8004418:	701a      	strb	r2, [r3, #0]

	if(mode == REGULAR_MODE){
 800441a:	1cfb      	adds	r3, r7, #3
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d144      	bne.n	80044ac <Calculate_Next_Main_Oscillator_Values+0xa0>

		params_ptr->index++;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	89db      	ldrh	r3, [r3, #14]
 8004426:	b29b      	uxth	r3, r3
 8004428:	3301      	adds	r3, #1
 800442a:	b29a      	uxth	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	81da      	strh	r2, [r3, #14]

		if(params_ptr->index == FINAL_INDEX + 1){
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	89db      	ldrh	r3, [r3, #14]
 8004434:	b29a      	uxth	r2, r3
 8004436:	2380      	movs	r3, #128	@ 0x80
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	429a      	cmp	r2, r3
 800443c:	d102      	bne.n	8004444 <Calculate_Next_Main_Oscillator_Values+0x38>
			params_ptr->index = 0;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	81da      	strh	r2, [r3, #14]
		}

		if(params_ptr->index == FIRST_QUADRANT_START_INDEX){
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	89db      	ldrh	r3, [r3, #14]
 8004448:	b29b      	uxth	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d106      	bne.n	800445c <Calculate_Next_Main_Oscillator_Values+0x50>
			params_ptr->quadrant = FIRST_QUADRANT;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	745a      	strb	r2, [r3, #17]
			params_ptr->halfcycle = FIRST_HALFCYCLE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	741a      	strb	r2, [r3, #16]
 800445a:	e05a      	b.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>
		}
		else if(params_ptr->index == SECOND_QUADRANT_START_INDEX){
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	89db      	ldrh	r3, [r3, #14]
 8004460:	b29b      	uxth	r3, r3
 8004462:	2b80      	cmp	r3, #128	@ 0x80
 8004464:	d106      	bne.n	8004474 <Calculate_Next_Main_Oscillator_Values+0x68>
			params_ptr->quadrant = SECOND_QUADRANT;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	745a      	strb	r2, [r3, #17]
			params_ptr->halfcycle = FIRST_HALFCYCLE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	741a      	strb	r2, [r3, #16]
 8004472:	e04e      	b.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>
		}
		else if(params_ptr->index == THIRD_QUADRANT_START_INDEX){
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	89db      	ldrh	r3, [r3, #14]
 8004478:	b29a      	uxth	r2, r3
 800447a:	2380      	movs	r3, #128	@ 0x80
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	429a      	cmp	r2, r3
 8004480:	d106      	bne.n	8004490 <Calculate_Next_Main_Oscillator_Values+0x84>
			params_ptr->quadrant = FIRST_QUADRANT;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	745a      	strb	r2, [r3, #17]
			params_ptr->halfcycle = SECOND_HALFCYCLE;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	741a      	strb	r2, [r3, #16]
 800448e:	e040      	b.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>
		}
		else if(params_ptr->index == FOURTH_QUADRANT_START_INDEX){
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	89db      	ldrh	r3, [r3, #14]
 8004494:	b29a      	uxth	r2, r3
 8004496:	23c0      	movs	r3, #192	@ 0xc0
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	429a      	cmp	r2, r3
 800449c:	d139      	bne.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>
			params_ptr->quadrant = SECOND_QUADRANT;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	745a      	strb	r2, [r3, #17]
			params_ptr->halfcycle = SECOND_HALFCYCLE;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	741a      	strb	r2, [r3, #16]
 80044aa:	e032      	b.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>
		}
	}
	else if(mode == IP_CAPTURE_MODE){
 80044ac:	1cfb      	adds	r3, r7, #3
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d11f      	bne.n	80044f4 <Calculate_Next_Main_Oscillator_Values+0xe8>

		if(params_ptr->waveshape == SINE_MODE || params_ptr->waveshape == TRIANGLE_MODE){
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	799b      	ldrb	r3, [r3, #6]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d004      	beq.n	80044c8 <Calculate_Next_Main_Oscillator_Values+0xbc>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	799b      	ldrb	r3, [r3, #6]
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10a      	bne.n	80044de <Calculate_Next_Main_Oscillator_Values+0xd2>

			params_ptr->index = SINE_OR_TRIANGLE_WAVE_TEMPO_PERCEIVED_APEX_INDEX;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	22a7      	movs	r2, #167	@ 0xa7
 80044cc:	0052      	lsls	r2, r2, #1
 80044ce:	81da      	strh	r2, [r3, #14]
			params_ptr->quadrant = CURRENT_QUADRANT_SINE_OR_TRI_SYNCED;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	745a      	strb	r2, [r3, #17]
			params_ptr->halfcycle = CURRENT_HALFCYCLE_SINE_OR_TRI_SYNCED;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2201      	movs	r2, #1
 80044da:	741a      	strb	r2, [r3, #16]
 80044dc:	e019      	b.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>
		}
		else{

			params_ptr->index = SQUARE_WAVE_TEMPO_APEX_INDEX;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2280      	movs	r2, #128	@ 0x80
 80044e2:	0052      	lsls	r2, r2, #1
 80044e4:	81da      	strh	r2, [r3, #14]
			params_ptr->quadrant = CURRENT_QUADRANT_SQUARE_SYNCED;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2200      	movs	r2, #0
 80044ea:	745a      	strb	r2, [r3, #17]
			params_ptr->halfcycle = CURRENT_HALFCYCLE_SQUARE_SYNCED;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	741a      	strb	r2, [r3, #16]
 80044f2:	e00e      	b.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>
		}
	}
	else if(mode == STARTUP_MODE){
 80044f4:	1cfb      	adds	r3, r7, #3
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d10a      	bne.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>

		if(params_ptr->index == FIRST_QUADRANT_START_INDEX){
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	89db      	ldrh	r3, [r3, #14]
 8004500:	b29b      	uxth	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d105      	bne.n	8004512 <Calculate_Next_Main_Oscillator_Values+0x106>
			params_ptr->quadrant = FIRST_QUADRANT;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	745a      	strb	r2, [r3, #17]
			params_ptr->halfcycle = FIRST_HALFCYCLE;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	741a      	strb	r2, [r3, #16]
		}
	}

	//ONCE INDEX IS SET, FIND THE DUTY VALUE
	if(params_ptr->waveshape == TRIANGLE_MODE){
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	799b      	ldrb	r3, [r3, #6]
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b00      	cmp	r3, #0
 800451a:	d109      	bne.n	8004530 <Calculate_Next_Main_Oscillator_Values+0x124>
		params_ptr->duty = tri_wavetable[params_ptr->index];
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	89db      	ldrh	r3, [r3, #14]
 8004520:	b29b      	uxth	r3, r3
 8004522:	001a      	movs	r2, r3
 8004524:	4b31      	ldr	r3, [pc, #196]	@ (80045ec <Calculate_Next_Main_Oscillator_Values+0x1e0>)
 8004526:	0052      	lsls	r2, r2, #1
 8004528:	5ad2      	ldrh	r2, [r2, r3]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	801a      	strh	r2, [r3, #0]
 800452e:	e029      	b.n	8004584 <Calculate_Next_Main_Oscillator_Values+0x178>
	}
	else if(params_ptr->waveshape == SINE_MODE){
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	799b      	ldrb	r3, [r3, #6]
 8004534:	b2db      	uxtb	r3, r3
 8004536:	2b01      	cmp	r3, #1
 8004538:	d109      	bne.n	800454e <Calculate_Next_Main_Oscillator_Values+0x142>
		params_ptr->duty = sine_wavetable[params_ptr->index];
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	89db      	ldrh	r3, [r3, #14]
 800453e:	b29b      	uxth	r3, r3
 8004540:	001a      	movs	r2, r3
 8004542:	4b2b      	ldr	r3, [pc, #172]	@ (80045f0 <Calculate_Next_Main_Oscillator_Values+0x1e4>)
 8004544:	0052      	lsls	r2, r2, #1
 8004546:	5ad2      	ldrh	r2, [r2, r3]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	801a      	strh	r2, [r3, #0]
 800454c:	e01a      	b.n	8004584 <Calculate_Next_Main_Oscillator_Values+0x178>
	}
	else if((params_ptr->waveshape == SQUARE_MODE) && (params_ptr->index < THIRD_QUADRANT_START_INDEX)){
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	799b      	ldrb	r3, [r3, #6]
 8004552:	b2db      	uxtb	r3, r3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d108      	bne.n	800456a <Calculate_Next_Main_Oscillator_Values+0x15e>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	89db      	ldrh	r3, [r3, #14]
 800455c:	b29b      	uxth	r3, r3
 800455e:	2bff      	cmp	r3, #255	@ 0xff
 8004560:	d803      	bhi.n	800456a <Calculate_Next_Main_Oscillator_Values+0x15e>
		params_ptr->duty = PWM_DUTY_VALUE_MAX;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a23      	ldr	r2, [pc, #140]	@ (80045f4 <Calculate_Next_Main_Oscillator_Values+0x1e8>)
 8004566:	801a      	strh	r2, [r3, #0]
 8004568:	e00c      	b.n	8004584 <Calculate_Next_Main_Oscillator_Values+0x178>
	}
	else if((params_ptr->waveshape == SQUARE_MODE) && (params_ptr->index >= THIRD_QUADRANT_START_INDEX)){
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	799b      	ldrb	r3, [r3, #6]
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d107      	bne.n	8004584 <Calculate_Next_Main_Oscillator_Values+0x178>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	89db      	ldrh	r3, [r3, #14]
 8004578:	b29b      	uxth	r3, r3
 800457a:	2bff      	cmp	r3, #255	@ 0xff
 800457c:	d902      	bls.n	8004584 <Calculate_Next_Main_Oscillator_Values+0x178>
		params_ptr->duty = PWM_DUTY_VALUE_MIN;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	801a      	strh	r2, [r3, #0]

	//APPLY DEPTH
	#if DEPTH_ON_OR_OFF == 1

		//Apply Depth
		if(params_ptr->depth == ((1 << DEPTH_ADC_RESOLUTION) - 1)){ //255
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	7a9b      	ldrb	r3, [r3, #10]
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b7f      	cmp	r3, #127	@ 0x7f
 800458c:	d108      	bne.n	80045a0 <Calculate_Next_Main_Oscillator_Values+0x194>
			params_ptr->duty = PWM_DUTY_VALUE_MAX - params_ptr->duty;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	b29b      	uxth	r3, r3
 8004594:	4a17      	ldr	r2, [pc, #92]	@ (80045f4 <Calculate_Next_Main_Oscillator_Values+0x1e8>)
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	b29a      	uxth	r2, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	801a      	strh	r2, [r3, #0]
 800459e:	e01b      	b.n	80045d8 <Calculate_Next_Main_Oscillator_Values+0x1cc>
		}
		else if(params_ptr->depth != 0){
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	7a9b      	ldrb	r3, [r3, #10]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d013      	beq.n	80045d2 <Calculate_Next_Main_Oscillator_Values+0x1c6>

			//duty = 1023 - duty*(current_depth >> 8);
			uint32_t multiply_product = 0;
 80045aa:	2300      	movs	r3, #0
 80045ac:	60fb      	str	r3, [r7, #12]
			multiply_product = (params_ptr->duty) * (params_ptr->depth);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	881b      	ldrh	r3, [r3, #0]
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	001a      	movs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	7a9b      	ldrb	r3, [r3, #10]
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	4353      	muls	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]
			params_ptr->duty = PWM_DUTY_VALUE_MAX - (multiply_product >> DEPTH_ADC_RESOLUTION);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	09db      	lsrs	r3, r3, #7
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	4a0b      	ldr	r2, [pc, #44]	@ (80045f4 <Calculate_Next_Main_Oscillator_Values+0x1e8>)
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	801a      	strh	r2, [r3, #0]
 80045d0:	e002      	b.n	80045d8 <Calculate_Next_Main_Oscillator_Values+0x1cc>
		}
		else{
			params_ptr->duty = PWM_DUTY_VALUE_MAX; //if depth is 0, just output 1023
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a07      	ldr	r2, [pc, #28]	@ (80045f4 <Calculate_Next_Main_Oscillator_Values+0x1e8>)
 80045d6:	801a      	strh	r2, [r3, #0]
		}

	#endif

	//SET THE NEXT VALUE FOR THE MAIN OSCILLATOR
	params_ptr->prev_duty = params_ptr->duty;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	881b      	ldrh	r3, [r3, #0]
 80045dc:	b29a      	uxth	r2, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	805a      	strh	r2, [r3, #2]

	return 1;
 80045e2:	2301      	movs	r3, #1
}
 80045e4:	0018      	movs	r0, r3
 80045e6:	46bd      	mov	sp, r7
 80045e8:	b004      	add	sp, #16
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	0800d830 	.word	0x0800d830
 80045f0:	0800d430 	.word	0x0800d430
 80045f4:	000003ff 	.word	0x000003ff

080045f8 <Write_Next_Main_Oscillator_Values_to_Delay_Line>:

uint8_t Write_Next_Main_Oscillator_Values_to_Delay_Line(struct Params* params_ptr, struct Delay_Line* delay_line_ptr){
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]

	//STORE THE VALUES IN THE APPROPRIATE '0TH - 1' INDEX RELATIVE TO THE START POINTER
		if(delay_line_ptr->duty_delay_line_start_offset != 0){
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	4a44      	ldr	r2, [pc, #272]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 8004606:	5a9b      	ldrh	r3, [r3, r2]
 8004608:	b29b      	uxth	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00b      	beq.n	8004626 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x2e>
			delay_line_ptr->duty_delay_line_storage_array[delay_line_ptr->duty_delay_line_start_offset - 1] = params_ptr->duty;
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	4a41      	ldr	r2, [pc, #260]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 8004612:	5a9b      	ldrh	r3, [r3, r2]
 8004614:	b29b      	uxth	r3, r3
 8004616:	1e5a      	subs	r2, r3, #1
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	881b      	ldrh	r3, [r3, #0]
 800461c:	b299      	uxth	r1, r3
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	0052      	lsls	r2, r2, #1
 8004622:	52d1      	strh	r1, [r2, r3]
 8004624:	e006      	b.n	8004634 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x3c>
		}
		else{
			delay_line_ptr->duty_delay_line_storage_array[FINAL_INDEX + 1] = params_ptr->duty;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	881b      	ldrh	r3, [r3, #0]
 800462a:	b299      	uxth	r1, r3
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	2380      	movs	r3, #128	@ 0x80
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	52d1      	strh	r1, [r2, r3]
		}

		//DECREMENT THE START AND FINISH POINTERS
		if(delay_line_ptr->duty_delay_line_start_offset == 0){
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	4a38      	ldr	r2, [pc, #224]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 8004638:	5a9b      	ldrh	r3, [r3, r2]
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	d10e      	bne.n	800465e <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x66>
			delay_line_ptr->duty_delay_line_start_offset = FINAL_INDEX + 1;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	4a35      	ldr	r2, [pc, #212]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 8004644:	2180      	movs	r1, #128	@ 0x80
 8004646:	0089      	lsls	r1, r1, #2
 8004648:	5299      	strh	r1, [r3, r2]
			delay_line_ptr->duty_delay_line_finish_offset = delay_line_ptr->duty_delay_line_finish_offset - 1;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	4a33      	ldr	r2, [pc, #204]	@ (800471c <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x124>)
 800464e:	5a9b      	ldrh	r3, [r3, r2]
 8004650:	b29b      	uxth	r3, r3
 8004652:	3b01      	subs	r3, #1
 8004654:	b299      	uxth	r1, r3
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	4a30      	ldr	r2, [pc, #192]	@ (800471c <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x124>)
 800465a:	5299      	strh	r1, [r3, r2]
 800465c:	e026      	b.n	80046ac <Write_Next_Main_Oscillator_Values_to_Delay_Line+0xb4>
		}
		else if(delay_line_ptr->duty_delay_line_finish_offset == 0){
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	4a2e      	ldr	r2, [pc, #184]	@ (800471c <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x124>)
 8004662:	5a9b      	ldrh	r3, [r3, r2]
 8004664:	b29b      	uxth	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10e      	bne.n	8004688 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x90>
			delay_line_ptr->duty_delay_line_finish_offset = FINAL_INDEX + 1;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	4a2b      	ldr	r2, [pc, #172]	@ (800471c <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x124>)
 800466e:	2180      	movs	r1, #128	@ 0x80
 8004670:	0089      	lsls	r1, r1, #2
 8004672:	5299      	strh	r1, [r3, r2]
			delay_line_ptr->duty_delay_line_start_offset = delay_line_ptr->duty_delay_line_start_offset - 1;
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	4a28      	ldr	r2, [pc, #160]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 8004678:	5a9b      	ldrh	r3, [r3, r2]
 800467a:	b29b      	uxth	r3, r3
 800467c:	3b01      	subs	r3, #1
 800467e:	b299      	uxth	r1, r3
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	4a25      	ldr	r2, [pc, #148]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 8004684:	5299      	strh	r1, [r3, r2]
 8004686:	e011      	b.n	80046ac <Write_Next_Main_Oscillator_Values_to_Delay_Line+0xb4>
		}
		else{
			delay_line_ptr->duty_delay_line_start_offset = delay_line_ptr->duty_delay_line_start_offset - 1;
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	4a23      	ldr	r2, [pc, #140]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 800468c:	5a9b      	ldrh	r3, [r3, r2]
 800468e:	b29b      	uxth	r3, r3
 8004690:	3b01      	subs	r3, #1
 8004692:	b299      	uxth	r1, r3
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	4a20      	ldr	r2, [pc, #128]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 8004698:	5299      	strh	r1, [r3, r2]
			delay_line_ptr->duty_delay_line_finish_offset = delay_line_ptr->duty_delay_line_finish_offset - 1;
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	4a1f      	ldr	r2, [pc, #124]	@ (800471c <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x124>)
 800469e:	5a9b      	ldrh	r3, [r3, r2]
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	3b01      	subs	r3, #1
 80046a4:	b299      	uxth	r1, r3
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	4a1c      	ldr	r2, [pc, #112]	@ (800471c <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x124>)
 80046aa:	5299      	strh	r1, [r3, r2]
		}

		//DETERMINE THE DELAYED WAVE'S VALUES
		if(delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset > FINAL_INDEX + 1){ //if the desired starting index falls off the end of the array
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 80046b0:	5a9b      	ldrh	r3, [r3, r2]
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	001a      	movs	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	18d2      	adds	r2, r2, r3
 80046be:	2380      	movs	r3, #128	@ 0x80
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	429a      	cmp	r2, r3
 80046c4:	dd13      	ble.n	80046ee <Write_Next_Main_Oscillator_Values_to_Delay_Line+0xf6>
			params_ptr->duty_delayed = *(delay_line_ptr->duty_delay_line_storage_array + (delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset - (FINAL_INDEX + 1)));
 80046c6:	683a      	ldr	r2, [r7, #0]
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	4913      	ldr	r1, [pc, #76]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 80046cc:	5a5b      	ldrh	r3, [r3, r1]
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	0019      	movs	r1, r3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	18cb      	adds	r3, r1, r3
 80046da:	4911      	ldr	r1, [pc, #68]	@ (8004720 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x128>)
 80046dc:	468c      	mov	ip, r1
 80046de:	4463      	add	r3, ip
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	18d3      	adds	r3, r2, r3
 80046e4:	881b      	ldrh	r3, [r3, #0]
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	809a      	strh	r2, [r3, #4]
 80046ec:	e00f      	b.n	800470e <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x116>
		}
		else{
			params_ptr->duty_delayed = *(delay_line_ptr->duty_delay_line_storage_array + delay_line_ptr->duty_delay_line_start_offset + params_ptr->duty_delay_line_read_pointer_offset);
 80046ee:	683a      	ldr	r2, [r7, #0]
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	4909      	ldr	r1, [pc, #36]	@ (8004718 <Write_Next_Main_Oscillator_Values_to_Delay_Line+0x120>)
 80046f4:	5a5b      	ldrh	r3, [r3, r1]
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	0019      	movs	r1, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80046fe:	b29b      	uxth	r3, r3
 8004700:	18cb      	adds	r3, r1, r3
 8004702:	005b      	lsls	r3, r3, #1
 8004704:	18d3      	adds	r3, r2, r3
 8004706:	881b      	ldrh	r3, [r3, #0]
 8004708:	b29a      	uxth	r2, r3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	809a      	strh	r2, [r3, #4]
		}

	return 1;
 800470e:	2301      	movs	r3, #1
}
 8004710:	0018      	movs	r0, r3
 8004712:	46bd      	mov	sp, r7
 8004714:	b002      	add	sp, #8
 8004716:	bd80      	pop	{r7, pc}
 8004718:	00000402 	.word	0x00000402
 800471c:	00000404 	.word	0x00000404
 8004720:	7ffffe00 	.word	0x7ffffe00

08004724 <Process_ADC_Conversion_Values>:

uint8_t Process_ADC_Conversion_Values(struct Params* params_ptr, volatile uint16_t* ADCResultsDMA_ptr){
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]

	//GET WAVESHAPE
	uint16_t ADC_result = ADCResultsDMA_ptr[WAVESHAPE_ADC_RESULT_INDEX] >> 5; //set ADC_Result to waveshape index value, truncate to 7-bit
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	881b      	ldrh	r3, [r3, #0]
 8004732:	b29a      	uxth	r2, r3
 8004734:	2116      	movs	r1, #22
 8004736:	187b      	adds	r3, r7, r1
 8004738:	0952      	lsrs	r2, r2, #5
 800473a:	801a      	strh	r2, [r3, #0]

	if(ADC_result <= TRIANGLE_MODE_ADC_THRESHOLD){
 800473c:	187b      	adds	r3, r7, r1
 800473e:	881b      	ldrh	r3, [r3, #0]
 8004740:	2b2a      	cmp	r3, #42	@ 0x2a
 8004742:	d803      	bhi.n	800474c <Process_ADC_Conversion_Values+0x28>
		params_ptr->waveshape = TRIANGLE_MODE; //triangle wave
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	719a      	strb	r2, [r3, #6]
 800474a:	e010      	b.n	800476e <Process_ADC_Conversion_Values+0x4a>
	}
	else if (ADC_result <= SINE_MODE_ADC_THRESHOLD){
 800474c:	2316      	movs	r3, #22
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	881b      	ldrh	r3, [r3, #0]
 8004752:	2b55      	cmp	r3, #85	@ 0x55
 8004754:	d803      	bhi.n	800475e <Process_ADC_Conversion_Values+0x3a>
		params_ptr->waveshape = SINE_MODE; //sine wave
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	719a      	strb	r2, [r3, #6]
 800475c:	e007      	b.n	800476e <Process_ADC_Conversion_Values+0x4a>
	}
	else if (ADC_result <= SQUARE_MODE_ADC_THRESHOLD){
 800475e:	2316      	movs	r3, #22
 8004760:	18fb      	adds	r3, r7, r3
 8004762:	881b      	ldrh	r3, [r3, #0]
 8004764:	2b7f      	cmp	r3, #127	@ 0x7f
 8004766:	d802      	bhi.n	800476e <Process_ADC_Conversion_Values+0x4a>
		params_ptr->waveshape = SQUARE_MODE; //square wave
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	719a      	strb	r2, [r3, #6]
	}

	//GET SPEED
	uint16_t temp_speed = ADCResultsDMA_ptr[SPEED_ADC_RESULT_INDEX] >> 5; //truncate to 7-bit
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	3302      	adds	r3, #2
 8004772:	881b      	ldrh	r3, [r3, #0]
 8004774:	b29a      	uxth	r2, r3
 8004776:	2114      	movs	r1, #20
 8004778:	187b      	adds	r3, r7, r1
 800477a:	0952      	lsrs	r2, r2, #5
 800477c:	801a      	strh	r2, [r3, #0]
	temp_speed <<= 3; //convert to 10-bit
 800477e:	187b      	adds	r3, r7, r1
 8004780:	187a      	adds	r2, r7, r1
 8004782:	8812      	ldrh	r2, [r2, #0]
 8004784:	00d2      	lsls	r2, r2, #3
 8004786:	801a      	strh	r2, [r3, #0]
	params_ptr->speed = temp_speed;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	187a      	adds	r2, r7, r1
 800478c:	8812      	ldrh	r2, [r2, #0]
 800478e:	811a      	strh	r2, [r3, #8]

	//GET DEPTH
	#if DEPTH_ON_OR_OFF == ON

		uint8_t temp_depth = ADCResultsDMA_ptr[DEPTH_ADC_RESULT_INDEX] >> 5; //truncate to 7-bit
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	3304      	adds	r3, #4
 8004794:	881b      	ldrh	r3, [r3, #0]
 8004796:	b29b      	uxth	r3, r3
 8004798:	095b      	lsrs	r3, r3, #5
 800479a:	b29a      	uxth	r2, r3
 800479c:	2113      	movs	r1, #19
 800479e:	187b      	adds	r3, r7, r1
 80047a0:	701a      	strb	r2, [r3, #0]
		params_ptr->depth = temp_depth;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	187a      	adds	r2, r7, r1
 80047a6:	7812      	ldrb	r2, [r2, #0]
 80047a8:	729a      	strb	r2, [r3, #10]
	#endif

	//GET SYMMETRY
	#if SYMMETRY_ON_OR_OFF == ON

		uint16_t temp_symmetry = ADCResultsDMA_ptr[SYMMETRY_ADC_RESULT_INDEX] >> 5; //truncate to 7-bit
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	3306      	adds	r3, #6
 80047ae:	881b      	ldrh	r3, [r3, #0]
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	2110      	movs	r1, #16
 80047b4:	187b      	adds	r3, r7, r1
 80047b6:	0952      	lsrs	r2, r2, #5
 80047b8:	801a      	strh	r2, [r3, #0]
		temp_symmetry <<= 1; //convert to 8-bit
 80047ba:	187a      	adds	r2, r7, r1
 80047bc:	187b      	adds	r3, r7, r1
 80047be:	881b      	ldrh	r3, [r3, #0]
 80047c0:	18db      	adds	r3, r3, r3
 80047c2:	8013      	strh	r3, [r2, #0]
		params_ptr->symmetry = temp_symmetry;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	187a      	adds	r2, r7, r1
 80047c8:	8812      	ldrh	r2, [r2, #0]
 80047ca:	819a      	strh	r2, [r3, #12]

	#endif

	//GET DELAY LINE READ POINTER OFFSET

	uint16_t temp_delay = ADCResultsDMA_ptr[DUTY_DELAY_LINE_READ_POINTER_OFFSET_ADC_RESULT_INDEX] >> 5; //truncate to 7-bit
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	3308      	adds	r3, #8
 80047d0:	881b      	ldrh	r3, [r3, #0]
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	210e      	movs	r1, #14
 80047d6:	187b      	adds	r3, r7, r1
 80047d8:	0952      	lsrs	r2, r2, #5
 80047da:	801a      	strh	r2, [r3, #0]
	temp_delay <<= 2; //convert to 9-bit
 80047dc:	187b      	adds	r3, r7, r1
 80047de:	187a      	adds	r2, r7, r1
 80047e0:	8812      	ldrh	r2, [r2, #0]
 80047e2:	0092      	lsls	r2, r2, #2
 80047e4:	801a      	strh	r2, [r3, #0]
	params_ptr->duty_delay_line_read_pointer_offset = temp_delay;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	187a      	adds	r2, r7, r1
 80047ea:	8812      	ldrh	r2, [r2, #0]
 80047ec:	845a      	strh	r2, [r3, #34]	@ 0x22

	return 1;
 80047ee:	2301      	movs	r3, #1
}
 80047f0:	0018      	movs	r0, r3
 80047f2:	46bd      	mov	sp, r7
 80047f4:	b006      	add	sp, #24
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <Startup>:
#include "stm32g0xx_ll_lptim.h"
#include "stm32g0xx_hal_flash.h"

#include "CC_and_PC.h" //for some reason compiler shits itself if this is included in startup.h

uint8_t __attribute__((optimize("O0")))Startup(void){
 80047f8:	b5b0      	push	{r4, r5, r7, lr}
 80047fa:	b090      	sub	sp, #64	@ 0x40
 80047fc:	af02      	add	r7, sp, #8

	//Shouldn't be required now we have a default state set below, even in case flash not programmed //Set_Status_Bit(&statuses, Start_Required_Before_Sync_Mode); //set default mode to requiring START MIDI message before beginning a sync

	HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 80047fe:	2007      	movs	r0, #7
 8004800:	f002 fdd7 	bl	80073b2 <HAL_NVIC_DisableIRQ>

	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE); //make sure the overflow (update) interrupt is enabled for TIM2
 8004804:	4b76      	ldr	r3, [pc, #472]	@ (80049e0 <Startup+0x1e8>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68da      	ldr	r2, [r3, #12]
 800480a:	4b75      	ldr	r3, [pc, #468]	@ (80049e0 <Startup+0x1e8>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2101      	movs	r1, #1
 8004810:	430a      	orrs	r2, r1
 8004812:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim16, TIM_IT_UPDATE); //make sure the overflow (update) interrupt is enabled for TIM16
 8004814:	4b73      	ldr	r3, [pc, #460]	@ (80049e4 <Startup+0x1ec>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68da      	ldr	r2, [r3, #12]
 800481a:	4b72      	ldr	r3, [pc, #456]	@ (80049e4 <Startup+0x1ec>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2101      	movs	r1, #1
 8004820:	430a      	orrs	r2, r1
 8004822:	60da      	str	r2, [r3, #12]

	//SET DEFAULT PIN STATES
	HAL_GPIO_WritePin(SW_OUT_GPIO_Port, SW_OUT_Pin, 1); //latch high the debounced o/p
 8004824:	2380      	movs	r3, #128	@ 0x80
 8004826:	0099      	lsls	r1, r3, #2
 8004828:	23a0      	movs	r3, #160	@ 0xa0
 800482a:	05db      	lsls	r3, r3, #23
 800482c:	2201      	movs	r2, #1
 800482e:	0018      	movs	r0, r3
 8004830:	f003 fc21 	bl	8008076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HACK_POT_HIGH_GPIO_Port, HACK_POT_HIGH_Pin, 1);
 8004834:	2380      	movs	r3, #128	@ 0x80
 8004836:	0159      	lsls	r1, r3, #5
 8004838:	23a0      	movs	r3, #160	@ 0xa0
 800483a:	05db      	lsls	r3, r3, #23
 800483c:	2201      	movs	r2, #1
 800483e:	0018      	movs	r0, r3
 8004840:	f003 fc19 	bl	8008076 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HACK_POT_LOW_GPIO_Port, HACK_POT_LOW_Pin, 0);
 8004844:	23a0      	movs	r3, #160	@ 0xa0
 8004846:	05db      	lsls	r3, r3, #23
 8004848:	2200      	movs	r2, #0
 800484a:	2180      	movs	r1, #128	@ 0x80
 800484c:	0018      	movs	r0, r3
 800484e:	f003 fc12 	bl	8008076 <HAL_GPIO_WritePin>

	//Point Arrays to Presets
	Initialise_Preset_Arrays();
 8004852:	f7fb fdfb 	bl	800044c <Initialise_Preset_Arrays>

	//TEST
	uint64_t preset_packed = 0;
 8004856:	2200      	movs	r2, #0
 8004858:	2300      	movs	r3, #0
 800485a:	623a      	str	r2, [r7, #32]
 800485c:	627b      	str	r3, [r7, #36]	@ 0x24
	Pack_Preset_Into_Doubleword((struct Preset*)&test_preset_0, &preset_packed);
 800485e:	2320      	movs	r3, #32
 8004860:	18fa      	adds	r2, r7, r3
 8004862:	4b61      	ldr	r3, [pc, #388]	@ (80049e8 <Startup+0x1f0>)
 8004864:	0011      	movs	r1, r2
 8004866:	0018      	movs	r0, r3
 8004868:	f7fb ffda 	bl	8000820 <Pack_Preset_Into_Doubleword>


	uint64_t *test_preset_val = (uint64_t*)0x0800F800;
 800486c:	4b5f      	ldr	r3, [pc, #380]	@ (80049ec <Startup+0x1f4>)
 800486e:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t errors = 0;
 8004870:	2300      	movs	r3, #0
 8004872:	61fb      	str	r3, [r7, #28]
	FLASH_EraseInitTypeDef erase_config = {.TypeErase = FLASH_CR_PER, .Banks = FLASH_CR_MER1, .Page = 31, .NbPages = 1};
 8004874:	250c      	movs	r5, #12
 8004876:	197b      	adds	r3, r7, r5
 8004878:	4a5d      	ldr	r2, [pc, #372]	@ (80049f0 <Startup+0x1f8>)
 800487a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800487c:	c313      	stmia	r3!, {r0, r1, r4}
 800487e:	6812      	ldr	r2, [r2, #0]
 8004880:	601a      	str	r2, [r3, #0]
	HAL_FLASH_Unlock();
 8004882:	f003 f91f 	bl	8007ac4 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&erase_config, &errors); //all 0xF is no errors
 8004886:	231c      	movs	r3, #28
 8004888:	18fa      	adds	r2, r7, r3
 800488a:	197b      	adds	r3, r7, r5
 800488c:	0011      	movs	r1, r2
 800488e:	0018      	movs	r0, r3
 8004890:	f003 f9cc 	bl	8007c2c <HAL_FLASHEx_Erase>


	HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, USER_PRESET_0_FLASH_MEMORY_ADDRESS, preset_packed);
 8004894:	6a3a      	ldr	r2, [r7, #32]
 8004896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004898:	4954      	ldr	r1, [pc, #336]	@ (80049ec <Startup+0x1f4>)
 800489a:	2001      	movs	r0, #1
 800489c:	f003 f8c4 	bl	8007a28 <HAL_FLASH_Program>
	uint64_t value = *test_preset_val;
 80048a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	Read_and_Interpret_Preset_From_Flash(USER_PRESET_0_FLASH_MEMORY_ADDRESS, &test_preset_1);
 80048aa:	4b52      	ldr	r3, [pc, #328]	@ (80049f4 <Startup+0x1fc>)
 80048ac:	4a4f      	ldr	r2, [pc, #316]	@ (80049ec <Startup+0x1f4>)
 80048ae:	0019      	movs	r1, r3
 80048b0:	0010      	movs	r0, r2
 80048b2:	f7fc f809 	bl	80008c8 <Read_and_Interpret_Preset_From_Flash>

	struct Preset read_preset = test_preset_1;
 80048b6:	1d3a      	adds	r2, r7, #4
 80048b8:	4b4e      	ldr	r3, [pc, #312]	@ (80049f4 <Startup+0x1fc>)
 80048ba:	0010      	movs	r0, r2
 80048bc:	0019      	movs	r1, r3
 80048be:	2305      	movs	r3, #5
 80048c0:	001a      	movs	r2, r3
 80048c2:	f008 fd79 	bl	800d3b8 <memcpy>

	HAL_FLASH_Lock();
 80048c6:	f003 f921 	bl	8007b0c <HAL_FLASH_Lock>
	//TEST

	//Read User Presets From Flash, regardless of whether they have been written to before
	Read_and_Interpret_User_Presets_From_Flash();
 80048ca:	f7fc f943 	bl	8000b54 <Read_and_Interpret_User_Presets_From_Flash>

	//Read 'User Preset Used' Bytes, 'Start Required Before MIDI CLK' Byte, MIDI Omni On/Off Status Bit, and MIDI Basic Channel
	Read_and_Interpret_Misc_From_Flash(MISC_FLASH_MEMORY_ADDRESS, user_presets_used_array, &statuses, &MIDI_basic_channel, NUM_PRESETS);
 80048ce:	4b4a      	ldr	r3, [pc, #296]	@ (80049f8 <Startup+0x200>)
 80048d0:	4a4a      	ldr	r2, [pc, #296]	@ (80049fc <Startup+0x204>)
 80048d2:	494b      	ldr	r1, [pc, #300]	@ (8004a00 <Startup+0x208>)
 80048d4:	4c4b      	ldr	r4, [pc, #300]	@ (8004a04 <Startup+0x20c>)
 80048d6:	2004      	movs	r0, #4
 80048d8:	9000      	str	r0, [sp, #0]
 80048da:	0020      	movs	r0, r4
 80048dc:	f7fc f82d 	bl	800093a <Read_and_Interpret_Misc_From_Flash>

	//Set the Converted Preset Array to the Relevant Factory/User Preset depending upon the 'User Preset Used' Byte read from Flash
	Update_Converted_Preset_Array_with_User_or_Factory_Presets(presets_converted_array,
 80048e0:	4b49      	ldr	r3, [pc, #292]	@ (8004a08 <Startup+0x210>)
 80048e2:	4a4a      	ldr	r2, [pc, #296]	@ (8004a0c <Startup+0x214>)
 80048e4:	4946      	ldr	r1, [pc, #280]	@ (8004a00 <Startup+0x208>)
 80048e6:	484a      	ldr	r0, [pc, #296]	@ (8004a10 <Startup+0x218>)
 80048e8:	2404      	movs	r4, #4
 80048ea:	9400      	str	r4, [sp, #0]
 80048ec:	f7fc f8db 	bl	8000aa6 <Update_Converted_Preset_Array_with_User_or_Factory_Presets>
												  	  	  	  factory_presets_array,
															  user_presets_array,
															  NUM_PRESETS);

	//GET ADC VALUES
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADCResultsDMA, (uint32_t)num_ADC_conversions);
 80048f0:	4b48      	ldr	r3, [pc, #288]	@ (8004a14 <Startup+0x21c>)
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	001a      	movs	r2, r3
 80048f6:	4948      	ldr	r1, [pc, #288]	@ (8004a18 <Startup+0x220>)
 80048f8:	4b48      	ldr	r3, [pc, #288]	@ (8004a1c <Startup+0x224>)
 80048fa:	0018      	movs	r0, r3
 80048fc:	f001 fe0a 	bl	8006514 <HAL_ADC_Start_DMA>

	//WAIT
	while(Get_Status_Bit(&statuses, Initial_ADC_Conversion_Complete) == NO){}; //wait while first ADC conversion is ongoing - raw and final values will be computed within this time
 8004900:	46c0      	nop			@ (mov r8, r8)
 8004902:	4b3e      	ldr	r3, [pc, #248]	@ (80049fc <Startup+0x204>)
 8004904:	2110      	movs	r1, #16
 8004906:	0018      	movs	r0, r3
 8004908:	f001 f94c 	bl	8005ba4 <Get_Status_Bit>
 800490c:	1e03      	subs	r3, r0, #0
 800490e:	d0f8      	beq.n	8004902 <Startup+0x10a>

	// re-initialise all values in delay line storage array to middle value of wave (if sine/triangle mode) or bottom of wave if square mode, as they are initialised to 0 on startup
	for(uint16_t i = 0; i < FINAL_INDEX + 2; i++){ //513
 8004910:	2336      	movs	r3, #54	@ 0x36
 8004912:	18fb      	adds	r3, r7, r3
 8004914:	2200      	movs	r2, #0
 8004916:	801a      	strh	r2, [r3, #0]
 8004918:	e02f      	b.n	800497a <Startup+0x182>

		if(params.waveshape == SQUARE_MODE){
 800491a:	4b41      	ldr	r3, [pc, #260]	@ (8004a20 <Startup+0x228>)
 800491c:	799b      	ldrb	r3, [r3, #6]
 800491e:	b2db      	uxtb	r3, r3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d112      	bne.n	800494a <Startup+0x152>

			delay_line.duty_delay_line_storage_array[i] = PWM_DUTY_VALUE_MAX - ((params.depth * PWM_DUTY_VALUE_MAX) >> DEPTH_ADC_RESOLUTION);
 8004924:	4b3e      	ldr	r3, [pc, #248]	@ (8004a20 <Startup+0x228>)
 8004926:	7a9b      	ldrb	r3, [r3, #10]
 8004928:	b2db      	uxtb	r3, r3
 800492a:	001a      	movs	r2, r3
 800492c:	0013      	movs	r3, r2
 800492e:	029b      	lsls	r3, r3, #10
 8004930:	1a9b      	subs	r3, r3, r2
 8004932:	11db      	asrs	r3, r3, #7
 8004934:	b29b      	uxth	r3, r3
 8004936:	2236      	movs	r2, #54	@ 0x36
 8004938:	18ba      	adds	r2, r7, r2
 800493a:	8812      	ldrh	r2, [r2, #0]
 800493c:	4939      	ldr	r1, [pc, #228]	@ (8004a24 <Startup+0x22c>)
 800493e:	1acb      	subs	r3, r1, r3
 8004940:	b299      	uxth	r1, r3
 8004942:	4b39      	ldr	r3, [pc, #228]	@ (8004a28 <Startup+0x230>)
 8004944:	0052      	lsls	r2, r2, #1
 8004946:	52d1      	strh	r1, [r2, r3]
 8004948:	e011      	b.n	800496e <Startup+0x176>
		}
		else{

			delay_line.duty_delay_line_storage_array[i] = PWM_DUTY_VALUE_MAX - (((params.depth * PWM_DUTY_VALUE_MAX) >> DEPTH_ADC_RESOLUTION) >> 1);
 800494a:	4b35      	ldr	r3, [pc, #212]	@ (8004a20 <Startup+0x228>)
 800494c:	7a9b      	ldrb	r3, [r3, #10]
 800494e:	b2db      	uxtb	r3, r3
 8004950:	001a      	movs	r2, r3
 8004952:	0013      	movs	r3, r2
 8004954:	029b      	lsls	r3, r3, #10
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	121b      	asrs	r3, r3, #8
 800495a:	b29b      	uxth	r3, r3
 800495c:	2236      	movs	r2, #54	@ 0x36
 800495e:	18ba      	adds	r2, r7, r2
 8004960:	8812      	ldrh	r2, [r2, #0]
 8004962:	4930      	ldr	r1, [pc, #192]	@ (8004a24 <Startup+0x22c>)
 8004964:	1acb      	subs	r3, r1, r3
 8004966:	b299      	uxth	r1, r3
 8004968:	4b2f      	ldr	r3, [pc, #188]	@ (8004a28 <Startup+0x230>)
 800496a:	0052      	lsls	r2, r2, #1
 800496c:	52d1      	strh	r1, [r2, r3]
	for(uint16_t i = 0; i < FINAL_INDEX + 2; i++){ //513
 800496e:	2136      	movs	r1, #54	@ 0x36
 8004970:	187b      	adds	r3, r7, r1
 8004972:	881a      	ldrh	r2, [r3, #0]
 8004974:	187b      	adds	r3, r7, r1
 8004976:	3201      	adds	r2, #1
 8004978:	801a      	strh	r2, [r3, #0]
 800497a:	2336      	movs	r3, #54	@ 0x36
 800497c:	18fb      	adds	r3, r7, r3
 800497e:	881a      	ldrh	r2, [r3, #0]
 8004980:	2380      	movs	r3, #128	@ 0x80
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	429a      	cmp	r2, r3
 8004986:	d9c8      	bls.n	800491a <Startup+0x122>
		}
	}

	//PREPARE OSCILLATORS
	Calculate_Next_Main_Oscillator_Values(&params, (enum Next_Values_Processing_Mode)STARTUP_MODE);
 8004988:	4b25      	ldr	r3, [pc, #148]	@ (8004a20 <Startup+0x228>)
 800498a:	2102      	movs	r1, #2
 800498c:	0018      	movs	r0, r3
 800498e:	f7ff fd3d 	bl	800440c <Calculate_Next_Main_Oscillator_Values>
	Write_Next_Main_Oscillator_Values_to_Delay_Line(&params, &delay_line);
 8004992:	4a25      	ldr	r2, [pc, #148]	@ (8004a28 <Startup+0x230>)
 8004994:	4b22      	ldr	r3, [pc, #136]	@ (8004a20 <Startup+0x228>)
 8004996:	0011      	movs	r1, r2
 8004998:	0018      	movs	r0, r3
 800499a:	f7ff fe2d 	bl	80045f8 <Write_Next_Main_Oscillator_Values_to_Delay_Line>
	Set_Oscillator_Values(&params);
 800499e:	4b20      	ldr	r3, [pc, #128]	@ (8004a20 <Startup+0x228>)
 80049a0:	0018      	movs	r0, r3
 80049a2:	f7ff fd07 	bl	80043b4 <Set_Oscillator_Values>

	//START FREQ. GEN and PWM GEN TIMERS and ENABLE PWM OUTPUT
	Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators(&htim1, TIM_CHANNEL_2, TIM_CHANNEL_4);
 80049a6:	4b21      	ldr	r3, [pc, #132]	@ (8004a2c <Startup+0x234>)
 80049a8:	220c      	movs	r2, #12
 80049aa:	2104      	movs	r1, #4
 80049ac:	0018      	movs	r0, r3
 80049ae:	f7ff fc75 	bl	800429c <Start_PWM_Gen_Timer_Main_and_Secondary_Oscillators>
	Start_Freq_Gen_Timer();
 80049b2:	f7ff fcaf 	bl	8004314 <Start_Freq_Gen_Timer>

	//START UART RECEIVE
	Start_UART_Receive();
 80049b6:	f7fc fcf7 	bl	80013a8 <Start_UART_Receive>

	//START IP CAP
	Start_Input_Capture_Timer();
 80049ba:	f7ff fb65 	bl	8004088 <Start_Input_Capture_Timer>

	//ENABLE INTERRUPTS
	Global_Interrupt_Enable();
 80049be:	f001 f8e9 	bl	8005b94 <Global_Interrupt_Enable>

	//ENABLE TAP-TEMPO SWITCH CHECKING
	HAL_LPTIM_SetOnce_Start_IT(&hlptim1, LPTIM1_CCR_CHECK, LPTIM1_CCR_CHECK);
 80049c2:	4b1b      	ldr	r3, [pc, #108]	@ (8004a30 <Startup+0x238>)
 80049c4:	22fa      	movs	r2, #250	@ 0xfa
 80049c6:	21fa      	movs	r1, #250	@ 0xfa
 80049c8:	0018      	movs	r0, r3
 80049ca:	f003 fc4b 	bl	8008264 <HAL_LPTIM_SetOnce_Start_IT>

	//ENABLE EXTI
	HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80049ce:	2007      	movs	r0, #7
 80049d0:	f002 fcdf 	bl	8007392 <HAL_NVIC_EnableIRQ>

	return 1;
 80049d4:	2301      	movs	r3, #1
}
 80049d6:	0018      	movs	r0, r3
 80049d8:	46bd      	mov	sp, r7
 80049da:	b00e      	add	sp, #56	@ 0x38
 80049dc:	bdb0      	pop	{r4, r5, r7, pc}
 80049de:	46c0      	nop			@ (mov r8, r8)
 80049e0:	20000894 	.word	0x20000894
 80049e4:	200007d8 	.word	0x200007d8
 80049e8:	0800d428 	.word	0x0800d428
 80049ec:	0800f800 	.word	0x0800f800
 80049f0:	0800d3f8 	.word	0x0800d3f8
 80049f4:	200004f0 	.word	0x200004f0
 80049f8:	2000054d 	.word	0x2000054d
 80049fc:	20000cb4 	.word	0x20000cb4
 8004a00:	20000544 	.word	0x20000544
 8004a04:	0800f820 	.word	0x0800f820
 8004a08:	20000508 	.word	0x20000508
 8004a0c:	200004f8 	.word	0x200004f8
 8004a10:	20000518 	.word	0x20000518
 8004a14:	0800dc30 	.word	0x0800dc30
 8004a18:	20000cc0 	.word	0x20000cc0
 8004a1c:	2000057c 	.word	0x2000057c
 8004a20:	20000ccc 	.word	0x20000ccc
 8004a24:	000003ff 	.word	0x000003ff
 8004a28:	20000020 	.word	0x20000020
 8004a2c:	20000a0c 	.word	0x20000a0c
 8004a30:	20000c4c 	.word	0x20000c4c

08004a34 <Advance_Pending_States>:
volatile struct Normal_FSM phase_fsm = {.current_state = MANUAL_MODE, .prev_state = NONE};
volatile struct IP_CAP_FSM IP_CAP_fsm = {.current_state = IDLE, .prev_state = IP_CAP_NONE};
volatile enum MIDI_CLK_FSM_State MIDI_CLK_fsm = NOT_COMPILING;

//FUNCTION DEFINITIONS
uint8_t Advance_Pending_States(void){
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0

	//UPDATE SPEED FSM
	union Speed_FSM_States current_state = speed_fsm.current_state;
 8004a3a:	1d3b      	adds	r3, r7, #4
 8004a3c:	4a12      	ldr	r2, [pc, #72]	@ (8004a88 <Advance_Pending_States+0x54>)
 8004a3e:	7812      	ldrb	r2, [r2, #0]
 8004a40:	701a      	strb	r2, [r3, #0]

	if(speed_fsm.current_state.speed_exclusive_state == TAP_PENDING_MODE){
 8004a42:	4b11      	ldr	r3, [pc, #68]	@ (8004a88 <Advance_Pending_States+0x54>)
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	2b05      	cmp	r3, #5
 8004a4a:	d103      	bne.n	8004a54 <Advance_Pending_States+0x20>

		speed_fsm.current_state.speed_exclusive_state = TAP_MODE;
 8004a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8004a88 <Advance_Pending_States+0x54>)
 8004a4e:	2204      	movs	r2, #4
 8004a50:	701a      	strb	r2, [r3, #0]
 8004a52:	e007      	b.n	8004a64 <Advance_Pending_States+0x30>
	}
	else if(speed_fsm.current_state.speed_exclusive_state == CLK_IN_PENDING_MODE){
 8004a54:	4b0c      	ldr	r3, [pc, #48]	@ (8004a88 <Advance_Pending_States+0x54>)
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b07      	cmp	r3, #7
 8004a5c:	d102      	bne.n	8004a64 <Advance_Pending_States+0x30>

		speed_fsm.current_state.speed_exclusive_state = CLK_IN_MODE;
 8004a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a88 <Advance_Pending_States+0x54>)
 8004a60:	2206      	movs	r2, #6
 8004a62:	701a      	strb	r2, [r3, #0]
	}

	//DON'T ADD MIDI CLK CODE


	if(!((current_state.speed_exclusive_state == CLK_IN_MODE) || (current_state.speed_exclusive_state == TAP_MODE))){
 8004a64:	1d3b      	adds	r3, r7, #4
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	2b06      	cmp	r3, #6
 8004a6a:	d007      	beq.n	8004a7c <Advance_Pending_States+0x48>
 8004a6c:	1d3b      	adds	r3, r7, #4
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	2b04      	cmp	r3, #4
 8004a72:	d003      	beq.n	8004a7c <Advance_Pending_States+0x48>

		speed_fsm.prev_state = current_state;
 8004a74:	4b04      	ldr	r3, [pc, #16]	@ (8004a88 <Advance_Pending_States+0x54>)
 8004a76:	1d3a      	adds	r2, r7, #4
 8004a78:	7812      	ldrb	r2, [r2, #0]
 8004a7a:	705a      	strb	r2, [r3, #1]
	}

	return 1;
 8004a7c:	2301      	movs	r3, #1
}
 8004a7e:	0018      	movs	r0, r3
 8004a80:	46bd      	mov	sp, r7
 8004a82:	b002      	add	sp, #8
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	46c0      	nop			@ (mov r8, r8)
 8004a88:	20000428 	.word	0x20000428

08004a8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a92:	4b0f      	ldr	r3, [pc, #60]	@ (8004ad0 <HAL_MspInit+0x44>)
 8004a94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a96:	4b0e      	ldr	r3, [pc, #56]	@ (8004ad0 <HAL_MspInit+0x44>)
 8004a98:	2101      	movs	r1, #1
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	641a      	str	r2, [r3, #64]	@ 0x40
 8004a9e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad0 <HAL_MspInit+0x44>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	607b      	str	r3, [r7, #4]
 8004aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004aaa:	4b09      	ldr	r3, [pc, #36]	@ (8004ad0 <HAL_MspInit+0x44>)
 8004aac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004aae:	4b08      	ldr	r3, [pc, #32]	@ (8004ad0 <HAL_MspInit+0x44>)
 8004ab0:	2180      	movs	r1, #128	@ 0x80
 8004ab2:	0549      	lsls	r1, r1, #21
 8004ab4:	430a      	orrs	r2, r1
 8004ab6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004ab8:	4b05      	ldr	r3, [pc, #20]	@ (8004ad0 <HAL_MspInit+0x44>)
 8004aba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004abc:	2380      	movs	r3, #128	@ 0x80
 8004abe:	055b      	lsls	r3, r3, #21
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	603b      	str	r3, [r7, #0]
 8004ac4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004ac6:	46c0      	nop			@ (mov r8, r8)
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	b002      	add	sp, #8
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	46c0      	nop			@ (mov r8, r8)
 8004ad0:	40021000 	.word	0x40021000

08004ad4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004ad4:	b590      	push	{r4, r7, lr}
 8004ad6:	b08b      	sub	sp, #44	@ 0x2c
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004adc:	2414      	movs	r4, #20
 8004ade:	193b      	adds	r3, r7, r4
 8004ae0:	0018      	movs	r0, r3
 8004ae2:	2314      	movs	r3, #20
 8004ae4:	001a      	movs	r2, r3
 8004ae6:	2100      	movs	r1, #0
 8004ae8:	f008 fc3a 	bl	800d360 <memset>
  if(hadc->Instance==ADC1)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a2e      	ldr	r2, [pc, #184]	@ (8004bac <HAL_ADC_MspInit+0xd8>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d155      	bne.n	8004ba2 <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004af6:	4b2e      	ldr	r3, [pc, #184]	@ (8004bb0 <HAL_ADC_MspInit+0xdc>)
 8004af8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004afa:	4b2d      	ldr	r3, [pc, #180]	@ (8004bb0 <HAL_ADC_MspInit+0xdc>)
 8004afc:	2180      	movs	r1, #128	@ 0x80
 8004afe:	0349      	lsls	r1, r1, #13
 8004b00:	430a      	orrs	r2, r1
 8004b02:	641a      	str	r2, [r3, #64]	@ 0x40
 8004b04:	4b2a      	ldr	r3, [pc, #168]	@ (8004bb0 <HAL_ADC_MspInit+0xdc>)
 8004b06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b08:	2380      	movs	r3, #128	@ 0x80
 8004b0a:	035b      	lsls	r3, r3, #13
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b12:	4b27      	ldr	r3, [pc, #156]	@ (8004bb0 <HAL_ADC_MspInit+0xdc>)
 8004b14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b16:	4b26      	ldr	r3, [pc, #152]	@ (8004bb0 <HAL_ADC_MspInit+0xdc>)
 8004b18:	2101      	movs	r1, #1
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b1e:	4b24      	ldr	r3, [pc, #144]	@ (8004bb0 <HAL_ADC_MspInit+0xdc>)
 8004b20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b22:	2201      	movs	r2, #1
 8004b24:	4013      	ands	r3, r2
 8004b26:	60fb      	str	r3, [r7, #12]
 8004b28:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8004b2a:	193b      	adds	r3, r7, r4
 8004b2c:	2273      	movs	r2, #115	@ 0x73
 8004b2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004b30:	193b      	adds	r3, r7, r4
 8004b32:	2203      	movs	r2, #3
 8004b34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b36:	193b      	adds	r3, r7, r4
 8004b38:	2200      	movs	r2, #0
 8004b3a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b3c:	193a      	adds	r2, r7, r4
 8004b3e:	23a0      	movs	r3, #160	@ 0xa0
 8004b40:	05db      	lsls	r3, r3, #23
 8004b42:	0011      	movs	r1, r2
 8004b44:	0018      	movs	r0, r3
 8004b46:	f003 f915 	bl	8007d74 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b4c:	4a1a      	ldr	r2, [pc, #104]	@ (8004bb8 <HAL_ADC_MspInit+0xe4>)
 8004b4e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004b50:	4b18      	ldr	r3, [pc, #96]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b52:	2205      	movs	r2, #5
 8004b54:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b56:	4b17      	ldr	r3, [pc, #92]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b5c:	4b15      	ldr	r3, [pc, #84]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b5e:	2200      	movs	r2, #0
 8004b60:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004b62:	4b14      	ldr	r3, [pc, #80]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b64:	2280      	movs	r2, #128	@ 0x80
 8004b66:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004b68:	4b12      	ldr	r3, [pc, #72]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b6a:	2280      	movs	r2, #128	@ 0x80
 8004b6c:	0052      	lsls	r2, r2, #1
 8004b6e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004b70:	4b10      	ldr	r3, [pc, #64]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b72:	2280      	movs	r2, #128	@ 0x80
 8004b74:	00d2      	lsls	r2, r2, #3
 8004b76:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004b78:	4b0e      	ldr	r3, [pc, #56]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8004b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b80:	2280      	movs	r2, #128	@ 0x80
 8004b82:	0192      	lsls	r2, r2, #6
 8004b84:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004b86:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f002 fc2f 	bl	80073ec <HAL_DMA_Init>
 8004b8e:	1e03      	subs	r3, r0, #0
 8004b90:	d001      	beq.n	8004b96 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8004b92:	f7fd fb7f 	bl	8002294 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a06      	ldr	r2, [pc, #24]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b9a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004b9c:	4b05      	ldr	r3, [pc, #20]	@ (8004bb4 <HAL_ADC_MspInit+0xe0>)
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004ba2:	46c0      	nop			@ (mov r8, r8)
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	b00b      	add	sp, #44	@ 0x2c
 8004ba8:	bd90      	pop	{r4, r7, pc}
 8004baa:	46c0      	nop			@ (mov r8, r8)
 8004bac:	40012400 	.word	0x40012400
 8004bb0:	40021000 	.word	0x40021000
 8004bb4:	20000604 	.word	0x20000604
 8004bb8:	40020008 	.word	0x40020008

08004bbc <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8004bbc:	b590      	push	{r4, r7, lr}
 8004bbe:	b097      	sub	sp, #92	@ 0x5c
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc4:	2344      	movs	r3, #68	@ 0x44
 8004bc6:	18fb      	adds	r3, r7, r3
 8004bc8:	0018      	movs	r0, r3
 8004bca:	2314      	movs	r3, #20
 8004bcc:	001a      	movs	r2, r3
 8004bce:	2100      	movs	r1, #0
 8004bd0:	f008 fbc6 	bl	800d360 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bd4:	241c      	movs	r4, #28
 8004bd6:	193b      	adds	r3, r7, r4
 8004bd8:	0018      	movs	r0, r3
 8004bda:	2328      	movs	r3, #40	@ 0x28
 8004bdc:	001a      	movs	r2, r3
 8004bde:	2100      	movs	r1, #0
 8004be0:	f008 fbbe 	bl	800d360 <memset>
  if(hlptim->Instance==LPTIM1)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a46      	ldr	r2, [pc, #280]	@ (8004d04 <HAL_LPTIM_MspInit+0x148>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d13e      	bne.n	8004c6c <HAL_LPTIM_MspInit+0xb0>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8004bee:	193b      	adds	r3, r7, r4
 8004bf0:	2280      	movs	r2, #128	@ 0x80
 8004bf2:	0092      	lsls	r2, r2, #2
 8004bf4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 8004bf6:	193b      	adds	r3, r7, r4
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bfc:	193b      	adds	r3, r7, r4
 8004bfe:	0018      	movs	r0, r3
 8004c00:	f004 fb9e 	bl	8009340 <HAL_RCCEx_PeriphCLKConfig>
 8004c04:	1e03      	subs	r3, r0, #0
 8004c06:	d001      	beq.n	8004c0c <HAL_LPTIM_MspInit+0x50>
    {
      Error_Handler();
 8004c08:	f7fd fb44 	bl	8002294 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8004c0c:	4b3e      	ldr	r3, [pc, #248]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004c0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c10:	4b3d      	ldr	r3, [pc, #244]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004c12:	2180      	movs	r1, #128	@ 0x80
 8004c14:	0609      	lsls	r1, r1, #24
 8004c16:	430a      	orrs	r2, r1
 8004c18:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c1e:	0fdb      	lsrs	r3, r3, #31
 8004c20:	07db      	lsls	r3, r3, #31
 8004c22:	61bb      	str	r3, [r7, #24]
 8004c24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c26:	4b38      	ldr	r3, [pc, #224]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004c28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c2a:	4b37      	ldr	r3, [pc, #220]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004c2c:	2102      	movs	r1, #2
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	635a      	str	r2, [r3, #52]	@ 0x34
 8004c32:	4b35      	ldr	r3, [pc, #212]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c36:	2202      	movs	r2, #2
 8004c38:	4013      	ands	r3, r2
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	697b      	ldr	r3, [r7, #20]
    /**LPTIM1 GPIO Configuration
    PB0     ------> LPTIM1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004c3e:	2144      	movs	r1, #68	@ 0x44
 8004c40:	187b      	adds	r3, r7, r1
 8004c42:	2201      	movs	r2, #1
 8004c44:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c46:	187b      	adds	r3, r7, r1
 8004c48:	2202      	movs	r2, #2
 8004c4a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4c:	187b      	adds	r3, r7, r1
 8004c4e:	2200      	movs	r2, #0
 8004c50:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c52:	187b      	adds	r3, r7, r1
 8004c54:	2200      	movs	r2, #0
 8004c56:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_LPTIM1;
 8004c58:	187b      	adds	r3, r7, r1
 8004c5a:	2205      	movs	r2, #5
 8004c5c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c5e:	187b      	adds	r3, r7, r1
 8004c60:	4a2a      	ldr	r2, [pc, #168]	@ (8004d0c <HAL_LPTIM_MspInit+0x150>)
 8004c62:	0019      	movs	r1, r3
 8004c64:	0010      	movs	r0, r2
 8004c66:	f003 f885 	bl	8007d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8004c6a:	e046      	b.n	8004cfa <HAL_LPTIM_MspInit+0x13e>
  else if(hlptim->Instance==LPTIM2)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a27      	ldr	r2, [pc, #156]	@ (8004d10 <HAL_LPTIM_MspInit+0x154>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d141      	bne.n	8004cfa <HAL_LPTIM_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8004c76:	211c      	movs	r1, #28
 8004c78:	187b      	adds	r3, r7, r1
 8004c7a:	2280      	movs	r2, #128	@ 0x80
 8004c7c:	00d2      	lsls	r2, r2, #3
 8004c7e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PCLK1;
 8004c80:	187b      	adds	r3, r7, r1
 8004c82:	2200      	movs	r2, #0
 8004c84:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c86:	187b      	adds	r3, r7, r1
 8004c88:	0018      	movs	r0, r3
 8004c8a:	f004 fb59 	bl	8009340 <HAL_RCCEx_PeriphCLKConfig>
 8004c8e:	1e03      	subs	r3, r0, #0
 8004c90:	d001      	beq.n	8004c96 <HAL_LPTIM_MspInit+0xda>
      Error_Handler();
 8004c92:	f7fd faff 	bl	8002294 <Error_Handler>
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004c96:	4b1c      	ldr	r3, [pc, #112]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004c98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004c9c:	2180      	movs	r1, #128	@ 0x80
 8004c9e:	05c9      	lsls	r1, r1, #23
 8004ca0:	430a      	orrs	r2, r1
 8004ca2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004ca4:	4b18      	ldr	r3, [pc, #96]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004ca6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ca8:	2380      	movs	r3, #128	@ 0x80
 8004caa:	05db      	lsls	r3, r3, #23
 8004cac:	4013      	ands	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
 8004cb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cb2:	4b15      	ldr	r3, [pc, #84]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cb6:	4b14      	ldr	r3, [pc, #80]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004cb8:	2101      	movs	r1, #1
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	635a      	str	r2, [r3, #52]	@ 0x34
 8004cbe:	4b12      	ldr	r3, [pc, #72]	@ (8004d08 <HAL_LPTIM_MspInit+0x14c>)
 8004cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004cca:	2144      	movs	r1, #68	@ 0x44
 8004ccc:	187b      	adds	r3, r7, r1
 8004cce:	2280      	movs	r2, #128	@ 0x80
 8004cd0:	0052      	lsls	r2, r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cd4:	187b      	adds	r3, r7, r1
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cda:	187b      	adds	r3, r7, r1
 8004cdc:	2200      	movs	r2, #0
 8004cde:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ce0:	187b      	adds	r3, r7, r1
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_LPTIM2;
 8004ce6:	187b      	adds	r3, r7, r1
 8004ce8:	2205      	movs	r2, #5
 8004cea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cec:	187a      	adds	r2, r7, r1
 8004cee:	23a0      	movs	r3, #160	@ 0xa0
 8004cf0:	05db      	lsls	r3, r3, #23
 8004cf2:	0011      	movs	r1, r2
 8004cf4:	0018      	movs	r0, r3
 8004cf6:	f003 f83d 	bl	8007d74 <HAL_GPIO_Init>
}
 8004cfa:	46c0      	nop			@ (mov r8, r8)
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	b017      	add	sp, #92	@ 0x5c
 8004d00:	bd90      	pop	{r4, r7, pc}
 8004d02:	46c0      	nop			@ (mov r8, r8)
 8004d04:	40007c00 	.word	0x40007c00
 8004d08:	40021000 	.word	0x40021000
 8004d0c:	50000400 	.word	0x50000400
 8004d10:	40009400 	.word	0x40009400

08004d14 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d14:	b590      	push	{r4, r7, lr}
 8004d16:	b099      	sub	sp, #100	@ 0x64
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d1c:	234c      	movs	r3, #76	@ 0x4c
 8004d1e:	18fb      	adds	r3, r7, r3
 8004d20:	0018      	movs	r0, r3
 8004d22:	2314      	movs	r3, #20
 8004d24:	001a      	movs	r2, r3
 8004d26:	2100      	movs	r1, #0
 8004d28:	f008 fb1a 	bl	800d360 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004d2c:	2424      	movs	r4, #36	@ 0x24
 8004d2e:	193b      	adds	r3, r7, r4
 8004d30:	0018      	movs	r0, r3
 8004d32:	2328      	movs	r3, #40	@ 0x28
 8004d34:	001a      	movs	r2, r3
 8004d36:	2100      	movs	r1, #0
 8004d38:	f008 fb12 	bl	800d360 <memset>
  if(htim_base->Instance==TIM1)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a68      	ldr	r2, [pc, #416]	@ (8004ee4 <HAL_TIM_Base_MspInit+0x1d0>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d11d      	bne.n	8004d82 <HAL_TIM_Base_MspInit+0x6e>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8004d46:	193b      	adds	r3, r7, r4
 8004d48:	2280      	movs	r2, #128	@ 0x80
 8004d4a:	0392      	lsls	r2, r2, #14
 8004d4c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8004d4e:	193b      	adds	r3, r7, r4
 8004d50:	2200      	movs	r2, #0
 8004d52:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d54:	193b      	adds	r3, r7, r4
 8004d56:	0018      	movs	r0, r3
 8004d58:	f004 faf2 	bl	8009340 <HAL_RCCEx_PeriphCLKConfig>
 8004d5c:	1e03      	subs	r3, r0, #0
 8004d5e:	d001      	beq.n	8004d64 <HAL_TIM_Base_MspInit+0x50>
    {
      Error_Handler();
 8004d60:	f7fd fa98 	bl	8002294 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004d64:	4b60      	ldr	r3, [pc, #384]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004d66:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d68:	4b5f      	ldr	r3, [pc, #380]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004d6a:	2180      	movs	r1, #128	@ 0x80
 8004d6c:	0109      	lsls	r1, r1, #4
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	641a      	str	r2, [r3, #64]	@ 0x40
 8004d72:	4b5d      	ldr	r3, [pc, #372]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004d74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d76:	2380      	movs	r3, #128	@ 0x80
 8004d78:	011b      	lsls	r3, r3, #4
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	623b      	str	r3, [r7, #32]
 8004d7e:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
    }

}
 8004d80:	e0ab      	b.n	8004eda <HAL_TIM_Base_MspInit+0x1c6>
  else if(htim_base->Instance==TIM2)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681a      	ldr	r2, [r3, #0]
 8004d86:	2380      	movs	r3, #128	@ 0x80
 8004d88:	05db      	lsls	r3, r3, #23
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d138      	bne.n	8004e00 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d8e:	4b56      	ldr	r3, [pc, #344]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004d90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d92:	4b55      	ldr	r3, [pc, #340]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004d94:	2101      	movs	r1, #1
 8004d96:	430a      	orrs	r2, r1
 8004d98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d9a:	4b53      	ldr	r3, [pc, #332]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d9e:	2201      	movs	r2, #1
 8004da0:	4013      	ands	r3, r2
 8004da2:	61fb      	str	r3, [r7, #28]
 8004da4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004da6:	4b50      	ldr	r3, [pc, #320]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004da8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004daa:	4b4f      	ldr	r3, [pc, #316]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004dac:	2101      	movs	r1, #1
 8004dae:	430a      	orrs	r2, r1
 8004db0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004db2:	4b4d      	ldr	r3, [pc, #308]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004db6:	2201      	movs	r2, #1
 8004db8:	4013      	ands	r3, r2
 8004dba:	61bb      	str	r3, [r7, #24]
 8004dbc:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = IP_CAP_Pin;
 8004dbe:	214c      	movs	r1, #76	@ 0x4c
 8004dc0:	187b      	adds	r3, r7, r1
 8004dc2:	2280      	movs	r2, #128	@ 0x80
 8004dc4:	0212      	lsls	r2, r2, #8
 8004dc6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dc8:	187b      	adds	r3, r7, r1
 8004dca:	2202      	movs	r2, #2
 8004dcc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP; //even though we do not 'technically' need a pullup as a push-pull O/P will be driving the I/P cap pin, I think it is better to ensure the I/P cap input properly idles
 8004dce:	187b      	adds	r3, r7, r1
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dd4:	187b      	adds	r3, r7, r1
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8004dda:	187b      	adds	r3, r7, r1
 8004ddc:	2202      	movs	r2, #2
 8004dde:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(IP_CAP_GPIO_Port, &GPIO_InitStruct);
 8004de0:	187a      	adds	r2, r7, r1
 8004de2:	23a0      	movs	r3, #160	@ 0xa0
 8004de4:	05db      	lsls	r3, r3, #23
 8004de6:	0011      	movs	r1, r2
 8004de8:	0018      	movs	r0, r3
 8004dea:	f002 ffc3 	bl	8007d74 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 2);
 8004dee:	2202      	movs	r2, #2
 8004df0:	2102      	movs	r1, #2
 8004df2:	200f      	movs	r0, #15
 8004df4:	f002 fab8 	bl	8007368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004df8:	200f      	movs	r0, #15
 8004dfa:	f002 faca 	bl	8007392 <HAL_NVIC_EnableIRQ>
}
 8004dfe:	e06c      	b.n	8004eda <HAL_TIM_Base_MspInit+0x1c6>
  else if(htim_base->Instance==TIM3)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a39      	ldr	r2, [pc, #228]	@ (8004eec <HAL_TIM_Base_MspInit+0x1d8>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d114      	bne.n	8004e34 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004e0a:	4b37      	ldr	r3, [pc, #220]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e0e:	4b36      	ldr	r3, [pc, #216]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e10:	2102      	movs	r1, #2
 8004e12:	430a      	orrs	r2, r1
 8004e14:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004e16:	4b34      	ldr	r3, [pc, #208]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	617b      	str	r3, [r7, #20]
 8004e20:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004e22:	2200      	movs	r2, #0
 8004e24:	2100      	movs	r1, #0
 8004e26:	2010      	movs	r0, #16
 8004e28:	f002 fa9e 	bl	8007368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004e2c:	2010      	movs	r0, #16
 8004e2e:	f002 fab0 	bl	8007392 <HAL_NVIC_EnableIRQ>
}
 8004e32:	e052      	b.n	8004eda <HAL_TIM_Base_MspInit+0x1c6>
  else if(htim_base->Instance==TIM16)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a2d      	ldr	r2, [pc, #180]	@ (8004ef0 <HAL_TIM_Base_MspInit+0x1dc>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d116      	bne.n	8004e6c <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004e3e:	4b2a      	ldr	r3, [pc, #168]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e40:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e42:	4b29      	ldr	r3, [pc, #164]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e44:	2180      	movs	r1, #128	@ 0x80
 8004e46:	0289      	lsls	r1, r1, #10
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8004e4c:	4b26      	ldr	r3, [pc, #152]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e50:	2380      	movs	r3, #128	@ 0x80
 8004e52:	029b      	lsls	r3, r3, #10
 8004e54:	4013      	ands	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]
 8004e58:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	2015      	movs	r0, #21
 8004e60:	f002 fa82 	bl	8007368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8004e64:	2015      	movs	r0, #21
 8004e66:	f002 fa94 	bl	8007392 <HAL_NVIC_EnableIRQ>
}
 8004e6a:	e036      	b.n	8004eda <HAL_TIM_Base_MspInit+0x1c6>
  else if(htim_base->Instance==TIM17)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a20      	ldr	r2, [pc, #128]	@ (8004ef4 <HAL_TIM_Base_MspInit+0x1e0>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d116      	bne.n	8004ea4 <HAL_TIM_Base_MspInit+0x190>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8004e76:	4b1c      	ldr	r3, [pc, #112]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e7c:	2180      	movs	r1, #128	@ 0x80
 8004e7e:	02c9      	lsls	r1, r1, #11
 8004e80:	430a      	orrs	r2, r1
 8004e82:	641a      	str	r2, [r3, #64]	@ 0x40
 8004e84:	4b18      	ldr	r3, [pc, #96]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004e86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e88:	2380      	movs	r3, #128	@ 0x80
 8004e8a:	02db      	lsls	r3, r3, #11
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]
 8004e90:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 3, 3);
 8004e92:	2203      	movs	r2, #3
 8004e94:	2103      	movs	r1, #3
 8004e96:	2016      	movs	r0, #22
 8004e98:	f002 fa66 	bl	8007368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8004e9c:	2016      	movs	r0, #22
 8004e9e:	f002 fa78 	bl	8007392 <HAL_NVIC_EnableIRQ>
}
 8004ea2:	e01a      	b.n	8004eda <HAL_TIM_Base_MspInit+0x1c6>
  else if(htim_base->Instance==TIM14)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a13      	ldr	r2, [pc, #76]	@ (8004ef8 <HAL_TIM_Base_MspInit+0x1e4>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d115      	bne.n	8004eda <HAL_TIM_Base_MspInit+0x1c6>
      __HAL_RCC_TIM14_CLK_ENABLE();
 8004eae:	4b0e      	ldr	r3, [pc, #56]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004eb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004eb4:	2180      	movs	r1, #128	@ 0x80
 8004eb6:	0209      	lsls	r1, r1, #8
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	641a      	str	r2, [r3, #64]	@ 0x40
 8004ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee8 <HAL_TIM_Base_MspInit+0x1d4>)
 8004ebe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ec0:	2380      	movs	r3, #128	@ 0x80
 8004ec2:	021b      	lsls	r3, r3, #8
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	60bb      	str	r3, [r7, #8]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
      HAL_NVIC_SetPriority(TIM14_IRQn, 3, 3);
 8004eca:	2203      	movs	r2, #3
 8004ecc:	2103      	movs	r1, #3
 8004ece:	2013      	movs	r0, #19
 8004ed0:	f002 fa4a 	bl	8007368 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8004ed4:	2013      	movs	r0, #19
 8004ed6:	f002 fa5c 	bl	8007392 <HAL_NVIC_EnableIRQ>
}
 8004eda:	46c0      	nop			@ (mov r8, r8)
 8004edc:	46bd      	mov	sp, r7
 8004ede:	b019      	add	sp, #100	@ 0x64
 8004ee0:	bd90      	pop	{r4, r7, pc}
 8004ee2:	46c0      	nop			@ (mov r8, r8)
 8004ee4:	40012c00 	.word	0x40012c00
 8004ee8:	40021000 	.word	0x40021000
 8004eec:	40000400 	.word	0x40000400
 8004ef0:	40014400 	.word	0x40014400
 8004ef4:	40014800 	.word	0x40014800
 8004ef8:	40002000 	.word	0x40002000

08004efc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004efc:	b590      	push	{r4, r7, lr}
 8004efe:	b08b      	sub	sp, #44	@ 0x2c
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f04:	2414      	movs	r4, #20
 8004f06:	193b      	adds	r3, r7, r4
 8004f08:	0018      	movs	r0, r3
 8004f0a:	2314      	movs	r3, #20
 8004f0c:	001a      	movs	r2, r3
 8004f0e:	2100      	movs	r1, #0
 8004f10:	f008 fa26 	bl	800d360 <memset>
  if(htim->Instance==TIM1)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a25      	ldr	r2, [pc, #148]	@ (8004fb0 <HAL_TIM_MspPostInit+0xb4>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d144      	bne.n	8004fa8 <HAL_TIM_MspPostInit+0xac>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f1e:	4b25      	ldr	r3, [pc, #148]	@ (8004fb4 <HAL_TIM_MspPostInit+0xb8>)
 8004f20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f22:	4b24      	ldr	r3, [pc, #144]	@ (8004fb4 <HAL_TIM_MspPostInit+0xb8>)
 8004f24:	2101      	movs	r1, #1
 8004f26:	430a      	orrs	r2, r1
 8004f28:	635a      	str	r2, [r3, #52]	@ 0x34
 8004f2a:	4b22      	ldr	r3, [pc, #136]	@ (8004fb4 <HAL_TIM_MspPostInit+0xb8>)
 8004f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f2e:	2201      	movs	r2, #1
 8004f30:	4013      	ands	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]
 8004f34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f36:	4b1f      	ldr	r3, [pc, #124]	@ (8004fb4 <HAL_TIM_MspPostInit+0xb8>)
 8004f38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004fb4 <HAL_TIM_MspPostInit+0xb8>)
 8004f3c:	2102      	movs	r1, #2
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	635a      	str	r2, [r3, #52]	@ 0x34
 8004f42:	4b1c      	ldr	r3, [pc, #112]	@ (8004fb4 <HAL_TIM_MspPostInit+0xb8>)
 8004f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f46:	2202      	movs	r2, #2
 8004f48:	4013      	ands	r3, r2
 8004f4a:	60fb      	str	r3, [r7, #12]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA11 [PA9]     ------> TIM1_CH4
    PB3     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = SECONDARY_OSCILLATOR_Pin;
 8004f4e:	193b      	adds	r3, r7, r4
 8004f50:	2280      	movs	r2, #128	@ 0x80
 8004f52:	0112      	lsls	r2, r2, #4
 8004f54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f56:	193b      	adds	r3, r7, r4
 8004f58:	2202      	movs	r2, #2
 8004f5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f5c:	193b      	adds	r3, r7, r4
 8004f5e:	2200      	movs	r2, #0
 8004f60:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f62:	193b      	adds	r3, r7, r4
 8004f64:	2200      	movs	r2, #0
 8004f66:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004f68:	193b      	adds	r3, r7, r4
 8004f6a:	2202      	movs	r2, #2
 8004f6c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SECONDARY_OSCILLATOR_GPIO_Port, &GPIO_InitStruct);
 8004f6e:	193a      	adds	r2, r7, r4
 8004f70:	23a0      	movs	r3, #160	@ 0xa0
 8004f72:	05db      	lsls	r3, r3, #23
 8004f74:	0011      	movs	r1, r2
 8004f76:	0018      	movs	r0, r3
 8004f78:	f002 fefc 	bl	8007d74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MAIN_OSCILLATOR_Pin;
 8004f7c:	0021      	movs	r1, r4
 8004f7e:	187b      	adds	r3, r7, r1
 8004f80:	2208      	movs	r2, #8
 8004f82:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f84:	187b      	adds	r3, r7, r1
 8004f86:	2202      	movs	r2, #2
 8004f88:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f8a:	187b      	adds	r3, r7, r1
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f90:	187b      	adds	r3, r7, r1
 8004f92:	2200      	movs	r2, #0
 8004f94:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004f96:	187b      	adds	r3, r7, r1
 8004f98:	2201      	movs	r2, #1
 8004f9a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(MAIN_OSCILLATOR_GPIO_Port, &GPIO_InitStruct);
 8004f9c:	187b      	adds	r3, r7, r1
 8004f9e:	4a06      	ldr	r2, [pc, #24]	@ (8004fb8 <HAL_TIM_MspPostInit+0xbc>)
 8004fa0:	0019      	movs	r1, r3
 8004fa2:	0010      	movs	r0, r2
 8004fa4:	f002 fee6 	bl	8007d74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004fa8:	46c0      	nop			@ (mov r8, r8)
 8004faa:	46bd      	mov	sp, r7
 8004fac:	b00b      	add	sp, #44	@ 0x2c
 8004fae:	bd90      	pop	{r4, r7, pc}
 8004fb0:	40012c00 	.word	0x40012c00
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	50000400 	.word	0x50000400

08004fbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004fbc:	b590      	push	{r4, r7, lr}
 8004fbe:	b08b      	sub	sp, #44	@ 0x2c
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fc4:	2414      	movs	r4, #20
 8004fc6:	193b      	adds	r3, r7, r4
 8004fc8:	0018      	movs	r0, r3
 8004fca:	2314      	movs	r3, #20
 8004fcc:	001a      	movs	r2, r3
 8004fce:	2100      	movs	r1, #0
 8004fd0:	f008 f9c6 	bl	800d360 <memset>
  if(huart->Instance==USART2)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a4a      	ldr	r2, [pc, #296]	@ (8005104 <HAL_UART_MspInit+0x148>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d000      	beq.n	8004fe0 <HAL_UART_MspInit+0x24>
 8004fde:	e08d      	b.n	80050fc <HAL_UART_MspInit+0x140>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004fe0:	4b49      	ldr	r3, [pc, #292]	@ (8005108 <HAL_UART_MspInit+0x14c>)
 8004fe2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fe4:	4b48      	ldr	r3, [pc, #288]	@ (8005108 <HAL_UART_MspInit+0x14c>)
 8004fe6:	2180      	movs	r1, #128	@ 0x80
 8004fe8:	0289      	lsls	r1, r1, #10
 8004fea:	430a      	orrs	r2, r1
 8004fec:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004fee:	4b46      	ldr	r3, [pc, #280]	@ (8005108 <HAL_UART_MspInit+0x14c>)
 8004ff0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ff2:	2380      	movs	r3, #128	@ 0x80
 8004ff4:	029b      	lsls	r3, r3, #10
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	613b      	str	r3, [r7, #16]
 8004ffa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ffc:	4b42      	ldr	r3, [pc, #264]	@ (8005108 <HAL_UART_MspInit+0x14c>)
 8004ffe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005000:	4b41      	ldr	r3, [pc, #260]	@ (8005108 <HAL_UART_MspInit+0x14c>)
 8005002:	2101      	movs	r1, #1
 8005004:	430a      	orrs	r2, r1
 8005006:	635a      	str	r2, [r3, #52]	@ 0x34
 8005008:	4b3f      	ldr	r3, [pc, #252]	@ (8005108 <HAL_UART_MspInit+0x14c>)
 800500a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800500c:	2201      	movs	r2, #1
 800500e:	4013      	ands	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]
 8005012:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8005014:	0021      	movs	r1, r4
 8005016:	187b      	adds	r3, r7, r1
 8005018:	220c      	movs	r2, #12
 800501a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800501c:	187b      	adds	r3, r7, r1
 800501e:	2202      	movs	r2, #2
 8005020:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005022:	187b      	adds	r3, r7, r1
 8005024:	2201      	movs	r2, #1
 8005026:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005028:	187b      	adds	r3, r7, r1
 800502a:	2200      	movs	r2, #0
 800502c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800502e:	187b      	adds	r3, r7, r1
 8005030:	2201      	movs	r2, #1
 8005032:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005034:	187a      	adds	r2, r7, r1
 8005036:	23a0      	movs	r3, #160	@ 0xa0
 8005038:	05db      	lsls	r3, r3, #23
 800503a:	0011      	movs	r1, r2
 800503c:	0018      	movs	r0, r3
 800503e:	f002 fe99 	bl	8007d74 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8005042:	4b32      	ldr	r3, [pc, #200]	@ (800510c <HAL_UART_MspInit+0x150>)
 8005044:	4a32      	ldr	r2, [pc, #200]	@ (8005110 <HAL_UART_MspInit+0x154>)
 8005046:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8005048:	4b30      	ldr	r3, [pc, #192]	@ (800510c <HAL_UART_MspInit+0x150>)
 800504a:	2234      	movs	r2, #52	@ 0x34
 800504c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800504e:	4b2f      	ldr	r3, [pc, #188]	@ (800510c <HAL_UART_MspInit+0x150>)
 8005050:	2200      	movs	r2, #0
 8005052:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005054:	4b2d      	ldr	r3, [pc, #180]	@ (800510c <HAL_UART_MspInit+0x150>)
 8005056:	2200      	movs	r2, #0
 8005058:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800505a:	4b2c      	ldr	r3, [pc, #176]	@ (800510c <HAL_UART_MspInit+0x150>)
 800505c:	2280      	movs	r2, #128	@ 0x80
 800505e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005060:	4b2a      	ldr	r3, [pc, #168]	@ (800510c <HAL_UART_MspInit+0x150>)
 8005062:	2200      	movs	r2, #0
 8005064:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005066:	4b29      	ldr	r3, [pc, #164]	@ (800510c <HAL_UART_MspInit+0x150>)
 8005068:	2200      	movs	r2, #0
 800506a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800506c:	4b27      	ldr	r3, [pc, #156]	@ (800510c <HAL_UART_MspInit+0x150>)
 800506e:	2200      	movs	r2, #0
 8005070:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005072:	4b26      	ldr	r3, [pc, #152]	@ (800510c <HAL_UART_MspInit+0x150>)
 8005074:	2280      	movs	r2, #128	@ 0x80
 8005076:	0152      	lsls	r2, r2, #5
 8005078:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800507a:	4b24      	ldr	r3, [pc, #144]	@ (800510c <HAL_UART_MspInit+0x150>)
 800507c:	0018      	movs	r0, r3
 800507e:	f002 f9b5 	bl	80073ec <HAL_DMA_Init>
 8005082:	1e03      	subs	r3, r0, #0
 8005084:	d001      	beq.n	800508a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8005086:	f7fd f905 	bl	8002294 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2180      	movs	r1, #128	@ 0x80
 800508e:	4a1f      	ldr	r2, [pc, #124]	@ (800510c <HAL_UART_MspInit+0x150>)
 8005090:	505a      	str	r2, [r3, r1]
 8005092:	4b1e      	ldr	r3, [pc, #120]	@ (800510c <HAL_UART_MspInit+0x150>)
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8005098:	4b1e      	ldr	r3, [pc, #120]	@ (8005114 <HAL_UART_MspInit+0x158>)
 800509a:	4a1f      	ldr	r2, [pc, #124]	@ (8005118 <HAL_UART_MspInit+0x15c>)
 800509c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800509e:	4b1d      	ldr	r3, [pc, #116]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050a0:	2235      	movs	r2, #53	@ 0x35
 80050a2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80050a4:	4b1b      	ldr	r3, [pc, #108]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050a6:	2210      	movs	r2, #16
 80050a8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80050aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80050b0:	4b18      	ldr	r3, [pc, #96]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050b2:	2280      	movs	r2, #128	@ 0x80
 80050b4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80050b6:	4b17      	ldr	r3, [pc, #92]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80050bc:	4b15      	ldr	r3, [pc, #84]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050be:	2200      	movs	r2, #0
 80050c0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80050c2:	4b14      	ldr	r3, [pc, #80]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80050c8:	4b12      	ldr	r3, [pc, #72]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050ca:	2280      	movs	r2, #128	@ 0x80
 80050cc:	0152      	lsls	r2, r2, #5
 80050ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80050d0:	4b10      	ldr	r3, [pc, #64]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050d2:	0018      	movs	r0, r3
 80050d4:	f002 f98a 	bl	80073ec <HAL_DMA_Init>
 80050d8:	1e03      	subs	r3, r0, #0
 80050da:	d001      	beq.n	80050e0 <HAL_UART_MspInit+0x124>
    {
      Error_Handler();
 80050dc:	f7fd f8da 	bl	8002294 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a0c      	ldr	r2, [pc, #48]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050e4:	67da      	str	r2, [r3, #124]	@ 0x7c
 80050e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005114 <HAL_UART_MspInit+0x158>)
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 1);
 80050ec:	2201      	movs	r2, #1
 80050ee:	2101      	movs	r1, #1
 80050f0:	201c      	movs	r0, #28
 80050f2:	f002 f939 	bl	8007368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80050f6:	201c      	movs	r0, #28
 80050f8:	f002 f94b 	bl	8007392 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80050fc:	46c0      	nop			@ (mov r8, r8)
 80050fe:	46bd      	mov	sp, r7
 8005100:	b00b      	add	sp, #44	@ 0x2c
 8005102:	bd90      	pop	{r4, r7, pc}
 8005104:	40004400 	.word	0x40004400
 8005108:	40021000 	.word	0x40021000
 800510c:	20000b94 	.word	0x20000b94
 8005110:	4002001c 	.word	0x4002001c
 8005114:	20000bf0 	.word	0x20000bf0
 8005118:	40020030 	.word	0x40020030

0800511c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005120:	46c0      	nop			@ (mov r8, r8)
 8005122:	e7fd      	b.n	8005120 <NMI_Handler+0x4>

08005124 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005128:	46c0      	nop			@ (mov r8, r8)
 800512a:	e7fd      	b.n	8005128 <HardFault_Handler+0x4>

0800512c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005130:	46c0      	nop			@ (mov r8, r8)
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}

08005136 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800513a:	46c0      	nop			@ (mov r8, r8)
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005144:	f000 fdfc 	bl	8005d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005148:	46c0      	nop			@ (mov r8, r8)
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */

	HAL_GPIO_EXTI_IRQHandler(CLK_IN_Pin);
 8005152:	2080      	movs	r0, #128	@ 0x80
 8005154:	f002 ffac 	bl	80080b0 <HAL_GPIO_EXTI_IRQHandler>
	//HAL_GPIO_EXTI_IRQHandler(SW_IN_Pin);

  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8005158:	46c0      	nop			@ (mov r8, r8)
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005164:	4b03      	ldr	r3, [pc, #12]	@ (8005174 <DMA1_Channel1_IRQHandler+0x14>)
 8005166:	0018      	movs	r0, r3
 8005168:	f002 fb1c 	bl	80077a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800516c:	46c0      	nop			@ (mov r8, r8)
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	46c0      	nop			@ (mov r8, r8)
 8005174:	20000604 	.word	0x20000604

08005178 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800517c:	4b05      	ldr	r3, [pc, #20]	@ (8005194 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800517e:	0018      	movs	r0, r3
 8005180:	f002 fb10 	bl	80077a4 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005184:	4b04      	ldr	r3, [pc, #16]	@ (8005198 <DMA1_Channel2_3_IRQHandler+0x20>)
 8005186:	0018      	movs	r0, r3
 8005188:	f002 fb0c 	bl	80077a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800518c:	46c0      	nop			@ (mov r8, r8)
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	46c0      	nop			@ (mov r8, r8)
 8005194:	20000b94 	.word	0x20000b94
 8005198:	20000bf0 	.word	0x20000bf0

0800519c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80051a0:	4b03      	ldr	r3, [pc, #12]	@ (80051b0 <TIM2_IRQHandler+0x14>)
 80051a2:	0018      	movs	r0, r3
 80051a4:	f005 f896 	bl	800a2d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80051a8:	46c0      	nop			@ (mov r8, r8)
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	46c0      	nop			@ (mov r8, r8)
 80051b0:	20000894 	.word	0x20000894

080051b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80051b8:	4b03      	ldr	r3, [pc, #12]	@ (80051c8 <TIM3_IRQHandler+0x14>)
 80051ba:	0018      	movs	r0, r3
 80051bc:	f005 f88a 	bl	800a2d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80051c0:	46c0      	nop			@ (mov r8, r8)
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	46c0      	nop			@ (mov r8, r8)
 80051c8:	20000950 	.word	0x20000950

080051cc <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 80051d0:	4b03      	ldr	r3, [pc, #12]	@ (80051e0 <TIM16_IRQHandler+0x14>)
 80051d2:	0018      	movs	r0, r3
 80051d4:	f005 f87e 	bl	800a2d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80051d8:	46c0      	nop			@ (mov r8, r8)
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	46c0      	nop			@ (mov r8, r8)
 80051e0:	200007d8 	.word	0x200007d8

080051e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80051e8:	4b03      	ldr	r3, [pc, #12]	@ (80051f8 <USART2_IRQHandler+0x14>)
 80051ea:	0018      	movs	r0, r3
 80051ec:	f006 fdf4 	bl	800bdd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80051f0:	46c0      	nop			@ (mov r8, r8)
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	46c0      	nop			@ (mov r8, r8)
 80051f8:	20000ac8 	.word	0x20000ac8

080051fc <LPTIM1_IRQHandler>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void LPTIM1_IRQHandler(void)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  HAL_LPTIM_IRQHandler(&hlptim1);
 8005200:	4b03      	ldr	r3, [pc, #12]	@ (8005210 <LPTIM1_IRQHandler+0x14>)
 8005202:	0018      	movs	r0, r3
 8005204:	f003 f8c2 	bl	800838c <HAL_LPTIM_IRQHandler>
}
 8005208:	46c0      	nop			@ (mov r8, r8)
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	46c0      	nop			@ (mov r8, r8)
 8005210:	20000c4c 	.word	0x20000c4c

08005214 <TIM17_IRQHandler>:


void TIM17_IRQHandler(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8005218:	4b03      	ldr	r3, [pc, #12]	@ (8005228 <TIM17_IRQHandler+0x14>)
 800521a:	0018      	movs	r0, r3
 800521c:	f005 f85a 	bl	800a2d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8005220:	46c0      	nop			@ (mov r8, r8)
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	46c0      	nop			@ (mov r8, r8)
 8005228:	2000071c 	.word	0x2000071c

0800522c <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8005230:	4b03      	ldr	r3, [pc, #12]	@ (8005240 <TIM14_IRQHandler+0x14>)
 8005232:	0018      	movs	r0, r3
 8005234:	f005 f84e 	bl	800a2d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8005238:	46c0      	nop			@ (mov r8, r8)
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	46c0      	nop			@ (mov r8, r8)
 8005240:	20000660 	.word	0x20000660

08005244 <Adjust_TIM16_Prescaler>:
#include "symmetry_adjustment.h"


uint8_t Adjust_TIM16_Prescaler(struct Params* params_ptr){
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]

    if(params_ptr->prescaler_adjust == MULTIPLY_BY_TWO){
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	5c9b      	ldrb	r3, [r3, r2]
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b01      	cmp	r3, #1
 8005256:	d107      	bne.n	8005268 <Adjust_TIM16_Prescaler+0x24>
    	params_ptr->final_prescaler = params_ptr->raw_prescaler << 1;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	8b5b      	ldrh	r3, [r3, #26]
 800525c:	b29b      	uxth	r3, r3
 800525e:	18db      	adds	r3, r3, r3
 8005260:	b29a      	uxth	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	839a      	strh	r2, [r3, #28]
 8005266:	e00a      	b.n	800527e <Adjust_TIM16_Prescaler+0x3a>
    }
    else if(params_ptr->prescaler_adjust == DO_NOTHING){
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2220      	movs	r2, #32
 800526c:	5c9b      	ldrb	r3, [r3, r2]
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	d104      	bne.n	800527e <Adjust_TIM16_Prescaler+0x3a>
    	params_ptr->final_prescaler = params_ptr->raw_prescaler;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	8b5b      	ldrh	r3, [r3, #26]
 8005278:	b29a      	uxth	r2, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	839a      	strh	r2, [r3, #28]
    }
    return 1;
 800527e:	2301      	movs	r3, #1
}
 8005280:	0018      	movs	r0, r3
 8005282:	46bd      	mov	sp, r7
 8005284:	b002      	add	sp, #8
 8005286:	bd80      	pop	{r7, pc}

08005288 <Process_TIM16_Final_Start_Value_and_Final_Prescaler>:

uint8_t Process_TIM16_Final_Start_Value_and_Final_Prescaler(struct Params* params_ptr){
 8005288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800528a:	b087      	sub	sp, #28
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]

    #if SYMMETRY_ON_OR_OFF == ON

	enum TIM16_final_start_value_Oscillation_Mode TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8005290:	2317      	movs	r3, #23
 8005292:	18fb      	adds	r3, r7, r3
 8005294:	2200      	movs	r2, #0
 8005296:	701a      	strb	r2, [r3, #0]
			enum Symmetry_Type symmetry_type_for_halfcycle = SHORTEN;
 8005298:	2316      	movs	r3, #22
 800529a:	18fb      	adds	r3, r7, r3
 800529c:	2200      	movs	r2, #0
 800529e:	701a      	strb	r2, [r3, #0]

			uint8_t pot_rotation_corrected = 0;
 80052a0:	2315      	movs	r3, #21
 80052a2:	18fb      	adds	r3, r7, r3
 80052a4:	2200      	movs	r2, #0
 80052a6:	701a      	strb	r2, [r3, #0]
			enum Symmetry_Status symmetry_status = CW;
 80052a8:	2114      	movs	r1, #20
 80052aa:	187b      	adds	r3, r7, r1
 80052ac:	2200      	movs	r2, #0
 80052ae:	701a      	strb	r2, [r3, #0]

			//DETERMINE IF CW OR CCW SYMMETRY POT ROTATION
			if(params_ptr->symmetry < SYMMETRY_ADC_HALF_SCALE){ //adc = 0-127
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	899b      	ldrh	r3, [r3, #12]
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80052b8:	d803      	bhi.n	80052c2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x3a>
				symmetry_status = CW;
 80052ba:	187b      	adds	r3, r7, r1
 80052bc:	2200      	movs	r2, #0
 80052be:	701a      	strb	r2, [r3, #0]
 80052c0:	e003      	b.n	80052ca <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x42>
			}
			else{ //adc is 128-255
				symmetry_status = CCW;
 80052c2:	2314      	movs	r3, #20
 80052c4:	18fb      	adds	r3, r7, r3
 80052c6:	2201      	movs	r2, #1
 80052c8:	701a      	strb	r2, [r3, #0]
			}

			//DETERMINE WHETHER TO SHORTEN OR LENGTHEN BASED ON CURRENT INDEX AND SYMMETRY POT POSITION
			if((params_ptr->waveshape == SINE_MODE) || (params_ptr->waveshape == TRIANGLE_MODE)){
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	799b      	ldrb	r3, [r3, #6]
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d004      	beq.n	80052de <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x56>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	799b      	ldrb	r3, [r3, #6]
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d146      	bne.n	800536c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xe4>

				if((params_ptr->halfcycle == FIRST_HALFCYCLE && params_ptr->quadrant == FIRST_QUADRANT) || (params_ptr->halfcycle == SECOND_HALFCYCLE && params_ptr->quadrant == SECOND_QUADRANT)){
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	7c1b      	ldrb	r3, [r3, #16]
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d104      	bne.n	80052f2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x6a>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	7c5b      	ldrb	r3, [r3, #17]
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d009      	beq.n	8005306 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7e>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	7c1b      	ldrb	r3, [r3, #16]
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d113      	bne.n	8005324 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x9c>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	7c5b      	ldrb	r3, [r3, #17]
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b01      	cmp	r3, #1
 8005304:	d10e      	bne.n	8005324 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x9c>

					if(symmetry_status == CW){
 8005306:	2314      	movs	r3, #20
 8005308:	18fb      	adds	r3, r7, r3
 800530a:	781b      	ldrb	r3, [r3, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d104      	bne.n	800531a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x92>

						symmetry_type_for_halfcycle = LENGTHEN;
 8005310:	2316      	movs	r3, #22
 8005312:	18fb      	adds	r3, r7, r3
 8005314:	2201      	movs	r2, #1
 8005316:	701a      	strb	r2, [r3, #0]
					if(symmetry_status == CW){
 8005318:	e027      	b.n	800536a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xe2>
					}
					else{

						symmetry_type_for_halfcycle = SHORTEN;
 800531a:	2316      	movs	r3, #22
 800531c:	18fb      	adds	r3, r7, r3
 800531e:	2200      	movs	r2, #0
 8005320:	701a      	strb	r2, [r3, #0]
					if(symmetry_status == CW){
 8005322:	e022      	b.n	800536a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xe2>
					}
				}
				else if((params_ptr->halfcycle == FIRST_HALFCYCLE && params_ptr->quadrant == SECOND_QUADRANT) || (params_ptr->halfcycle == SECOND_HALFCYCLE && params_ptr->quadrant == FIRST_QUADRANT)){
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	7c1b      	ldrb	r3, [r3, #16]
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d104      	bne.n	8005338 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xb0>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	7c5b      	ldrb	r3, [r3, #17]
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	d009      	beq.n	800534c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xc4>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	7c1b      	ldrb	r3, [r3, #16]
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b01      	cmp	r3, #1
 8005340:	d13c      	bne.n	80053bc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x134>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	7c5b      	ldrb	r3, [r3, #17]
 8005346:	b2db      	uxtb	r3, r3
 8005348:	2b00      	cmp	r3, #0
 800534a:	d137      	bne.n	80053bc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x134>

					if(symmetry_status == CW){
 800534c:	2314      	movs	r3, #20
 800534e:	18fb      	adds	r3, r7, r3
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d104      	bne.n	8005360 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0xd8>

						symmetry_type_for_halfcycle = SHORTEN;
 8005356:	2316      	movs	r3, #22
 8005358:	18fb      	adds	r3, r7, r3
 800535a:	2200      	movs	r2, #0
 800535c:	701a      	strb	r2, [r3, #0]
				if((params_ptr->halfcycle == FIRST_HALFCYCLE && params_ptr->quadrant == FIRST_QUADRANT) || (params_ptr->halfcycle == SECOND_HALFCYCLE && params_ptr->quadrant == SECOND_QUADRANT)){
 800535e:	e02d      	b.n	80053bc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x134>
					}
					else{

						symmetry_type_for_halfcycle = LENGTHEN;
 8005360:	2316      	movs	r3, #22
 8005362:	18fb      	adds	r3, r7, r3
 8005364:	2201      	movs	r2, #1
 8005366:	701a      	strb	r2, [r3, #0]
				if((params_ptr->halfcycle == FIRST_HALFCYCLE && params_ptr->quadrant == FIRST_QUADRANT) || (params_ptr->halfcycle == SECOND_HALFCYCLE && params_ptr->quadrant == SECOND_QUADRANT)){
 8005368:	e028      	b.n	80053bc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x134>
 800536a:	e027      	b.n	80053bc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x134>
					}
				}
			}
			else if(params_ptr->waveshape == SQUARE_MODE){
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	799b      	ldrb	r3, [r3, #6]
 8005370:	b2db      	uxtb	r3, r3
 8005372:	2b02      	cmp	r3, #2
 8005374:	d123      	bne.n	80053be <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x136>

				if(params_ptr->halfcycle == FIRST_HALFCYCLE){
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	7c1b      	ldrb	r3, [r3, #16]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10e      	bne.n	800539e <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x116>

					if(symmetry_status == CW){
 8005380:	2314      	movs	r3, #20
 8005382:	18fb      	adds	r3, r7, r3
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d104      	bne.n	8005394 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x10c>

						symmetry_type_for_halfcycle = LENGTHEN;
 800538a:	2316      	movs	r3, #22
 800538c:	18fb      	adds	r3, r7, r3
 800538e:	2201      	movs	r2, #1
 8005390:	701a      	strb	r2, [r3, #0]
 8005392:	e014      	b.n	80053be <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x136>
					}
					else{

						symmetry_type_for_halfcycle = SHORTEN;
 8005394:	2316      	movs	r3, #22
 8005396:	18fb      	adds	r3, r7, r3
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]
 800539c:	e00f      	b.n	80053be <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x136>
					}
				}
				else{

					if(symmetry_status == CW){
 800539e:	2314      	movs	r3, #20
 80053a0:	18fb      	adds	r3, r7, r3
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d104      	bne.n	80053b2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x12a>

						symmetry_type_for_halfcycle = SHORTEN;
 80053a8:	2316      	movs	r3, #22
 80053aa:	18fb      	adds	r3, r7, r3
 80053ac:	2200      	movs	r2, #0
 80053ae:	701a      	strb	r2, [r3, #0]
 80053b0:	e005      	b.n	80053be <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x136>
					}
					else{

						symmetry_type_for_halfcycle = LENGTHEN;
 80053b2:	2316      	movs	r3, #22
 80053b4:	18fb      	adds	r3, r7, r3
 80053b6:	2201      	movs	r2, #1
 80053b8:	701a      	strb	r2, [r3, #0]
 80053ba:	e000      	b.n	80053be <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x136>
				if((params_ptr->halfcycle == FIRST_HALFCYCLE && params_ptr->quadrant == FIRST_QUADRANT) || (params_ptr->halfcycle == SECOND_HALFCYCLE && params_ptr->quadrant == SECOND_QUADRANT)){
 80053bc:	46c0      	nop			@ (mov r8, r8)
					}
				}
			}

			if(symmetry_status == CW){
 80053be:	2314      	movs	r3, #20
 80053c0:	18fb      	adds	r3, r7, r3
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d109      	bne.n	80053dc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x154>

				pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - params_ptr->symmetry;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	899b      	ldrh	r3, [r3, #12]
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	b2da      	uxtb	r2, r3
 80053d0:	2315      	movs	r3, #21
 80053d2:	18fb      	adds	r3, r7, r3
 80053d4:	217f      	movs	r1, #127	@ 0x7f
 80053d6:	1a8a      	subs	r2, r1, r2
 80053d8:	701a      	strb	r2, [r3, #0]
 80053da:	e007      	b.n	80053ec <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x164>
			}
			else{ //CCW

				pot_rotation_corrected = SYMMETRY_ADC_HALF_SCALE - 1 - (SYMMETRY_ADC_FULL_SCALE - params_ptr->symmetry);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	899b      	ldrh	r3, [r3, #12]
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	b2da      	uxtb	r2, r3
 80053e4:	2315      	movs	r3, #21
 80053e6:	18fb      	adds	r3, r7, r3
 80053e8:	3a80      	subs	r2, #128	@ 0x80
 80053ea:	701a      	strb	r2, [r3, #0]
			}

			//HAVE TO BE uin16_t FOR 1ST AND 3RD VARIABLES HERE BECAUSE A uint8_t IS LIMITED TO 255!
			uint16_t two_fifty_six_minus_TIM16_raw_start_value = 256 - params_ptr->raw_start_value;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	8a5b      	ldrh	r3, [r3, #18]
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	200e      	movs	r0, #14
 80053f4:	183b      	adds	r3, r7, r0
 80053f6:	2180      	movs	r1, #128	@ 0x80
 80053f8:	0049      	lsls	r1, r1, #1
 80053fa:	1a8a      	subs	r2, r1, r2
 80053fc:	801a      	strh	r2, [r3, #0]

			//uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = (two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected);
			//COMMENT LINE BELOW IN AND LINE ABOVE OUT TO EXPERIMENT WITH MORE EXTREME SYMMETRY ADJUSTMENT
			uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC = ((two_fifty_six_minus_TIM16_raw_start_value * pot_rotation_corrected) * 12) >> 3; //x(12/8) - 12/8 is the absolute maximum we can get away with
 80053fe:	0001      	movs	r1, r0
 8005400:	187b      	adds	r3, r7, r1
 8005402:	881b      	ldrh	r3, [r3, #0]
 8005404:	2215      	movs	r2, #21
 8005406:	18ba      	adds	r2, r7, r2
 8005408:	7812      	ldrb	r2, [r2, #0]
 800540a:	435a      	muls	r2, r3
 800540c:	0013      	movs	r3, r2
 800540e:	005b      	lsls	r3, r3, #1
 8005410:	189b      	adds	r3, r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	10da      	asrs	r2, r3, #3
 8005416:	240c      	movs	r4, #12
 8005418:	193b      	adds	r3, r7, r4
 800541a:	801a      	strh	r2, [r3, #0]

			uint16_t two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits = (uint16_t)(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC >> SYMMETRY_ADC_NUM_BITS);
 800541c:	250a      	movs	r5, #10
 800541e:	197b      	adds	r3, r7, r5
 8005420:	193a      	adds	r2, r7, r4
 8005422:	8812      	ldrh	r2, [r2, #0]
 8005424:	0a12      	lsrs	r2, r2, #8
 8005426:	801a      	strh	r2, [r3, #0]


			//HAVE TO BE uin16_t HERE BECAUSE A uint8_t IS LIMITED TO 255!
			uint16_t manipulated_period_shorten = two_fifty_six_minus_TIM16_raw_start_value - two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated shorten will always be less than 256
 8005428:	2312      	movs	r3, #18
 800542a:	18fb      	adds	r3, r7, r3
 800542c:	0008      	movs	r0, r1
 800542e:	1879      	adds	r1, r7, r1
 8005430:	197a      	adds	r2, r7, r5
 8005432:	8809      	ldrh	r1, [r1, #0]
 8005434:	8812      	ldrh	r2, [r2, #0]
 8005436:	1a8a      	subs	r2, r1, r2
 8005438:	801a      	strh	r2, [r3, #0]

			uint16_t manipulated_period_lengthen = two_fifty_six_minus_TIM16_raw_start_value + two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits; //manipulated lengthen can be greater than 256 up to 381
 800543a:	2610      	movs	r6, #16
 800543c:	19bb      	adds	r3, r7, r6
 800543e:	1839      	adds	r1, r7, r0
 8005440:	197a      	adds	r2, r7, r5
 8005442:	8809      	ldrh	r1, [r1, #0]
 8005444:	8812      	ldrh	r2, [r2, #0]
 8005446:	188a      	adds	r2, r1, r2
 8005448:	801a      	strh	r2, [r3, #0]


			if((manipulated_period_lengthen < 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0))){
 800544a:	19bb      	adds	r3, r7, r6
 800544c:	881b      	ldrh	r3, [r3, #0]
 800544e:	2bff      	cmp	r3, #255	@ 0xff
 8005450:	d90f      	bls.n	8005472 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1ea>
 8005452:	19bb      	adds	r3, r7, r6
 8005454:	881a      	ldrh	r2, [r3, #0]
 8005456:	2380      	movs	r3, #128	@ 0x80
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	429a      	cmp	r2, r3
 800545c:	d000      	beq.n	8005460 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1d8>
 800545e:	e0b0      	b.n	80055c2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x33a>
 8005460:	193b      	adds	r3, r7, r4
 8005462:	881b      	ldrh	r3, [r3, #0]
 8005464:	2108      	movs	r1, #8
 8005466:	0018      	movs	r0, r3
 8005468:	f000 fb80 	bl	8005b6c <unsigned_bitwise_modulo>
 800546c:	1e03      	subs	r3, r0, #0
 800546e:	d000      	beq.n	8005472 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x1ea>
 8005470:	e0a7      	b.n	80055c2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x33a>

				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8005472:	230c      	movs	r3, #12
 8005474:	18fb      	adds	r3, r7, r3
 8005476:	881b      	ldrh	r3, [r3, #0]
 8005478:	2108      	movs	r1, #8
 800547a:	0018      	movs	r0, r3
 800547c:	f000 fb76 	bl	8005b6c <unsigned_bitwise_modulo>
 8005480:	0003      	movs	r3, r0
 8005482:	2b80      	cmp	r3, #128	@ 0x80
 8005484:	d117      	bne.n	80054b6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x22e>
					//remainder is 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in 0.5

					//manipulated_period_shorten should oscillate over the halfperiod between manipulated_period_shorten and manipulated_period_shorten - 1; //DONE
					//manipulated_period_lengthen should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1; //DONE

					if(symmetry_type_for_halfcycle == SHORTEN){
 8005486:	2316      	movs	r3, #22
 8005488:	18fb      	adds	r3, r7, r3
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d104      	bne.n	800549a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x212>

						TIM16_final_start_value_oscillation_mode = OSCILLATE_DOWNWARDS;
 8005490:	2317      	movs	r3, #23
 8005492:	18fb      	adds	r3, r7, r3
 8005494:	2202      	movs	r2, #2
 8005496:	701a      	strb	r2, [r3, #0]
 8005498:	e008      	b.n	80054ac <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x224>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 800549a:	2316      	movs	r3, #22
 800549c:	18fb      	adds	r3, r7, r3
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d103      	bne.n	80054ac <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x224>

						TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 80054a4:	2317      	movs	r3, #23
 80054a6:	18fb      	adds	r3, r7, r3
 80054a8:	2201      	movs	r2, #1
 80054aa:	701a      	strb	r2, [r3, #0]
					}
					params_ptr->prescaler_adjust = DO_NOTHING;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2220      	movs	r2, #32
 80054b0:	2100      	movs	r1, #0
 80054b2:	5499      	strb	r1, [r3, r2]
				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80054b4:	e21f      	b.n	80058f6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x66e>
				}
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 80054b6:	230c      	movs	r3, #12
 80054b8:	18fb      	adds	r3, r7, r3
 80054ba:	881b      	ldrh	r3, [r3, #0]
 80054bc:	2108      	movs	r1, #8
 80054be:	0018      	movs	r0, r3
 80054c0:	f000 fb54 	bl	8005b6c <unsigned_bitwise_modulo>
 80054c4:	1e03      	subs	r3, r0, #0
 80054c6:	d121      	bne.n	800550c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x284>

					//remainder is zero, which means both shortened and lengthened manipulated periods have no no remainder

					manipulated_period_shorten = manipulated_period_shorten; //do nothing //DONE
 80054c8:	2212      	movs	r2, #18
 80054ca:	18bb      	adds	r3, r7, r2
 80054cc:	18ba      	adds	r2, r7, r2
 80054ce:	8812      	ldrh	r2, [r2, #0]
 80054d0:	801a      	strh	r2, [r3, #0]
					manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 80054d2:	2210      	movs	r2, #16
 80054d4:	18bb      	adds	r3, r7, r2
 80054d6:	18ba      	adds	r2, r7, r2
 80054d8:	8812      	ldrh	r2, [r2, #0]
 80054da:	801a      	strh	r2, [r3, #0]

					if(symmetry_type_for_halfcycle == SHORTEN){
 80054dc:	2316      	movs	r3, #22
 80054de:	18fb      	adds	r3, r7, r3
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d104      	bne.n	80054f0 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x268>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80054e6:	2317      	movs	r3, #23
 80054e8:	18fb      	adds	r3, r7, r3
 80054ea:	2200      	movs	r2, #0
 80054ec:	701a      	strb	r2, [r3, #0]
 80054ee:	e008      	b.n	8005502 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x27a>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 80054f0:	2316      	movs	r3, #22
 80054f2:	18fb      	adds	r3, r7, r3
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d103      	bne.n	8005502 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x27a>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80054fa:	2317      	movs	r3, #23
 80054fc:	18fb      	adds	r3, r7, r3
 80054fe:	2200      	movs	r2, #0
 8005500:	701a      	strb	r2, [r3, #0]
					}
					params_ptr->prescaler_adjust = DO_NOTHING;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2220      	movs	r2, #32
 8005506:	2100      	movs	r1, #0
 8005508:	5499      	strb	r1, [r3, r2]
				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 800550a:	e1f4      	b.n	80058f6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x66e>
				}
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 800550c:	230c      	movs	r3, #12
 800550e:	18fb      	adds	r3, r7, r3
 8005510:	881b      	ldrh	r3, [r3, #0]
 8005512:	2108      	movs	r1, #8
 8005514:	0018      	movs	r0, r3
 8005516:	f000 fb29 	bl	8005b6c <unsigned_bitwise_modulo>
 800551a:	0003      	movs	r3, r0
 800551c:	2b7f      	cmp	r3, #127	@ 0x7f
 800551e:	d821      	bhi.n	8005564 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x2dc>

					//remainder is less than 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in less than 0.5

					manipulated_period_shorten = manipulated_period_shorten; //do nothing //DONE
 8005520:	2212      	movs	r2, #18
 8005522:	18bb      	adds	r3, r7, r2
 8005524:	18ba      	adds	r2, r7, r2
 8005526:	8812      	ldrh	r2, [r2, #0]
 8005528:	801a      	strh	r2, [r3, #0]
					manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 800552a:	2210      	movs	r2, #16
 800552c:	18bb      	adds	r3, r7, r2
 800552e:	18ba      	adds	r2, r7, r2
 8005530:	8812      	ldrh	r2, [r2, #0]
 8005532:	801a      	strh	r2, [r3, #0]

					if(symmetry_type_for_halfcycle == SHORTEN){
 8005534:	2316      	movs	r3, #22
 8005536:	18fb      	adds	r3, r7, r3
 8005538:	781b      	ldrb	r3, [r3, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d104      	bne.n	8005548 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x2c0>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 800553e:	2317      	movs	r3, #23
 8005540:	18fb      	adds	r3, r7, r3
 8005542:	2200      	movs	r2, #0
 8005544:	701a      	strb	r2, [r3, #0]
 8005546:	e008      	b.n	800555a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x2d2>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 8005548:	2316      	movs	r3, #22
 800554a:	18fb      	adds	r3, r7, r3
 800554c:	781b      	ldrb	r3, [r3, #0]
 800554e:	2b01      	cmp	r3, #1
 8005550:	d103      	bne.n	800555a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x2d2>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8005552:	2317      	movs	r3, #23
 8005554:	18fb      	adds	r3, r7, r3
 8005556:	2200      	movs	r2, #0
 8005558:	701a      	strb	r2, [r3, #0]
					}
					params_ptr->prescaler_adjust = DO_NOTHING;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2220      	movs	r2, #32
 800555e:	2100      	movs	r1, #0
 8005560:	5499      	strb	r1, [r3, r2]
				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 8005562:	e1c8      	b.n	80058f6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x66e>
				}
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8005564:	230c      	movs	r3, #12
 8005566:	18fb      	adds	r3, r7, r3
 8005568:	881b      	ldrh	r3, [r3, #0]
 800556a:	2108      	movs	r1, #8
 800556c:	0018      	movs	r0, r3
 800556e:	f000 fafd 	bl	8005b6c <unsigned_bitwise_modulo>
 8005572:	0003      	movs	r3, r0
 8005574:	2b80      	cmp	r3, #128	@ 0x80
 8005576:	d800      	bhi.n	800557a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x2f2>
 8005578:	e1bd      	b.n	80058f6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x66e>

					//remainder is greater than 128, which means two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC_and_shifted_by_ADC_bits ends in more than 0.5

					manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 800557a:	2212      	movs	r2, #18
 800557c:	18bb      	adds	r3, r7, r2
 800557e:	18ba      	adds	r2, r7, r2
 8005580:	8812      	ldrh	r2, [r2, #0]
 8005582:	3a01      	subs	r2, #1
 8005584:	801a      	strh	r2, [r3, #0]
					manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8005586:	2210      	movs	r2, #16
 8005588:	18bb      	adds	r3, r7, r2
 800558a:	18ba      	adds	r2, r7, r2
 800558c:	8812      	ldrh	r2, [r2, #0]
 800558e:	3201      	adds	r2, #1
 8005590:	801a      	strh	r2, [r3, #0]

					if(symmetry_type_for_halfcycle == SHORTEN){
 8005592:	2316      	movs	r3, #22
 8005594:	18fb      	adds	r3, r7, r3
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d104      	bne.n	80055a6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x31e>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 800559c:	2317      	movs	r3, #23
 800559e:	18fb      	adds	r3, r7, r3
 80055a0:	2200      	movs	r2, #0
 80055a2:	701a      	strb	r2, [r3, #0]
 80055a4:	e008      	b.n	80055b8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x330>
					}
					else if(symmetry_type_for_halfcycle == LENGTHEN){
 80055a6:	2316      	movs	r3, #22
 80055a8:	18fb      	adds	r3, r7, r3
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d103      	bne.n	80055b8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x330>
						TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80055b0:	2317      	movs	r3, #23
 80055b2:	18fb      	adds	r3, r7, r3
 80055b4:	2200      	movs	r2, #0
 80055b6:	701a      	strb	r2, [r3, #0]
					}
					params_ptr->prescaler_adjust = DO_NOTHING;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2220      	movs	r2, #32
 80055bc:	2100      	movs	r1, #0
 80055be:	5499      	strb	r1, [r3, r2]
				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80055c0:	e199      	b.n	80058f6 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x66e>
				}
			}

			else if((manipulated_period_lengthen > 256) || ((manipulated_period_lengthen == 256) && (unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 0))){
 80055c2:	2110      	movs	r1, #16
 80055c4:	187b      	adds	r3, r7, r1
 80055c6:	881a      	ldrh	r2, [r3, #0]
 80055c8:	2380      	movs	r3, #128	@ 0x80
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d810      	bhi.n	80055f2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x36a>
 80055d0:	187b      	adds	r3, r7, r1
 80055d2:	881a      	ldrh	r2, [r3, #0]
 80055d4:	2380      	movs	r3, #128	@ 0x80
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	429a      	cmp	r2, r3
 80055da:	d000      	beq.n	80055de <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x356>
 80055dc:	e18c      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
 80055de:	230c      	movs	r3, #12
 80055e0:	18fb      	adds	r3, r7, r3
 80055e2:	881b      	ldrh	r3, [r3, #0]
 80055e4:	2108      	movs	r1, #8
 80055e6:	0018      	movs	r0, r3
 80055e8:	f000 fac0 	bl	8005b6c <unsigned_bitwise_modulo>
 80055ec:	1e03      	subs	r3, r0, #0
 80055ee:	d100      	bne.n	80055f2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x36a>
 80055f0:	e182      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>

				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80055f2:	230c      	movs	r3, #12
 80055f4:	18fb      	adds	r3, r7, r3
 80055f6:	881b      	ldrh	r3, [r3, #0]
 80055f8:	2108      	movs	r1, #8
 80055fa:	0018      	movs	r0, r3
 80055fc:	f000 fab6 	bl	8005b6c <unsigned_bitwise_modulo>
 8005600:	0003      	movs	r3, r0
 8005602:	2b80      	cmp	r3, #128	@ 0x80
 8005604:	d159      	bne.n	80056ba <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x432>

					manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8005606:	2212      	movs	r2, #18
 8005608:	18bb      	adds	r3, r7, r2
 800560a:	18ba      	adds	r2, r7, r2
 800560c:	8812      	ldrh	r2, [r2, #0]
 800560e:	3a01      	subs	r2, #1
 8005610:	801a      	strh	r2, [r3, #0]
					//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
					manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8005612:	2110      	movs	r1, #16
 8005614:	187b      	adds	r3, r7, r1
 8005616:	187a      	adds	r2, r7, r1
 8005618:	8812      	ldrh	r2, [r2, #0]
 800561a:	3201      	adds	r2, #1
 800561c:	801a      	strh	r2, [r3, #0]

					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 800561e:	000c      	movs	r4, r1
 8005620:	187b      	adds	r3, r7, r1
 8005622:	881b      	ldrh	r3, [r3, #0]
 8005624:	2101      	movs	r1, #1
 8005626:	0018      	movs	r0, r3
 8005628:	f000 faa0 	bl	8005b6c <unsigned_bitwise_modulo>
 800562c:	1e03      	subs	r3, r0, #0
 800562e:	d121      	bne.n	8005674 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x3ec>

						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8005630:	193b      	adds	r3, r7, r4
 8005632:	193a      	adds	r2, r7, r4
 8005634:	8812      	ldrh	r2, [r2, #0]
 8005636:	0852      	lsrs	r2, r2, #1
 8005638:	801a      	strh	r2, [r3, #0]
						//DO NOT OSCILLATE BETWEEN VALUES //DONE
						//prescaler during lengthened halfperiod should be set to half //DONE

						if(symmetry_type_for_halfcycle == SHORTEN){
 800563a:	2316      	movs	r3, #22
 800563c:	18fb      	adds	r3, r7, r3
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d108      	bne.n	8005656 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x3ce>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8005644:	2317      	movs	r3, #23
 8005646:	18fb      	adds	r3, r7, r3
 8005648:	2200      	movs	r2, #0
 800564a:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = DO_NOTHING;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2220      	movs	r2, #32
 8005650:	2100      	movs	r1, #0
 8005652:	5499      	strb	r1, [r3, r2]
 8005654:	e150      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
						else if(symmetry_type_for_halfcycle == LENGTHEN){
 8005656:	2316      	movs	r3, #22
 8005658:	18fb      	adds	r3, r7, r3
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	2b01      	cmp	r3, #1
 800565e:	d000      	beq.n	8005662 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x3da>
 8005660:	e14a      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8005662:	2317      	movs	r3, #23
 8005664:	18fb      	adds	r3, r7, r3
 8005666:	2200      	movs	r2, #0
 8005668:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2220      	movs	r2, #32
 800566e:	2101      	movs	r1, #1
 8005670:	5499      	strb	r1, [r3, r2]
 8005672:	e141      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
					}
					else{

						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8005674:	2210      	movs	r2, #16
 8005676:	18bb      	adds	r3, r7, r2
 8005678:	18ba      	adds	r2, r7, r2
 800567a:	8812      	ldrh	r2, [r2, #0]
 800567c:	0852      	lsrs	r2, r2, #1
 800567e:	801a      	strh	r2, [r3, #0]
						//prescaler during lengthened halfperiod should be set to half //DONE
						//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

						if(symmetry_type_for_halfcycle == SHORTEN){
 8005680:	2316      	movs	r3, #22
 8005682:	18fb      	adds	r3, r7, r3
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d108      	bne.n	800569c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x414>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 800568a:	2317      	movs	r3, #23
 800568c:	18fb      	adds	r3, r7, r3
 800568e:	2200      	movs	r2, #0
 8005690:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = DO_NOTHING;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2220      	movs	r2, #32
 8005696:	2100      	movs	r1, #0
 8005698:	5499      	strb	r1, [r3, r2]
 800569a:	e12d      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
						else if(symmetry_type_for_halfcycle == LENGTHEN){
 800569c:	2316      	movs	r3, #22
 800569e:	18fb      	adds	r3, r7, r3
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d000      	beq.n	80056a8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x420>
 80056a6:	e127      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
							TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 80056a8:	2317      	movs	r3, #23
 80056aa:	18fb      	adds	r3, r7, r3
 80056ac:	2201      	movs	r2, #1
 80056ae:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2220      	movs	r2, #32
 80056b4:	2101      	movs	r1, #1
 80056b6:	5499      	strb	r1, [r3, r2]
 80056b8:	e11e      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
					}
				}
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 0){
 80056ba:	230c      	movs	r3, #12
 80056bc:	18fb      	adds	r3, r7, r3
 80056be:	881b      	ldrh	r3, [r3, #0]
 80056c0:	2108      	movs	r1, #8
 80056c2:	0018      	movs	r0, r3
 80056c4:	f000 fa52 	bl	8005b6c <unsigned_bitwise_modulo>
 80056c8:	1e03      	subs	r3, r0, #0
 80056ca:	d152      	bne.n	8005772 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x4ea>

					manipulated_period_shorten = manipulated_period_shorten; //do nothing// //DONE
 80056cc:	2212      	movs	r2, #18
 80056ce:	18bb      	adds	r3, r7, r2
 80056d0:	18ba      	adds	r2, r7, r2
 80056d2:	8812      	ldrh	r2, [r2, #0]
 80056d4:	801a      	strh	r2, [r3, #0]

					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 80056d6:	2410      	movs	r4, #16
 80056d8:	193b      	adds	r3, r7, r4
 80056da:	881b      	ldrh	r3, [r3, #0]
 80056dc:	2101      	movs	r1, #1
 80056de:	0018      	movs	r0, r3
 80056e0:	f000 fa44 	bl	8005b6c <unsigned_bitwise_modulo>
 80056e4:	1e03      	subs	r3, r0, #0
 80056e6:	d121      	bne.n	800572c <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x4a4>

						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 80056e8:	193b      	adds	r3, r7, r4
 80056ea:	193a      	adds	r2, r7, r4
 80056ec:	8812      	ldrh	r2, [r2, #0]
 80056ee:	0852      	lsrs	r2, r2, #1
 80056f0:	801a      	strh	r2, [r3, #0]
						//DO NOT OSCILLATE BETWEEN VALUES //DONE
						//prescaler during lengthened halfperiod should be set to half //DONE

						if(symmetry_type_for_halfcycle == SHORTEN){
 80056f2:	2316      	movs	r3, #22
 80056f4:	18fb      	adds	r3, r7, r3
 80056f6:	781b      	ldrb	r3, [r3, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d108      	bne.n	800570e <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x486>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80056fc:	2317      	movs	r3, #23
 80056fe:	18fb      	adds	r3, r7, r3
 8005700:	2200      	movs	r2, #0
 8005702:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = DO_NOTHING;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2220      	movs	r2, #32
 8005708:	2100      	movs	r1, #0
 800570a:	5499      	strb	r1, [r3, r2]
 800570c:	e0f4      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
						else if(symmetry_type_for_halfcycle == LENGTHEN){
 800570e:	2316      	movs	r3, #22
 8005710:	18fb      	adds	r3, r7, r3
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	2b01      	cmp	r3, #1
 8005716:	d000      	beq.n	800571a <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x492>
 8005718:	e0ee      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 800571a:	2317      	movs	r3, #23
 800571c:	18fb      	adds	r3, r7, r3
 800571e:	2200      	movs	r2, #0
 8005720:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2220      	movs	r2, #32
 8005726:	2101      	movs	r1, #1
 8005728:	5499      	strb	r1, [r3, r2]
 800572a:	e0e5      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
					}
					else{

						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 800572c:	2210      	movs	r2, #16
 800572e:	18bb      	adds	r3, r7, r2
 8005730:	18ba      	adds	r2, r7, r2
 8005732:	8812      	ldrh	r2, [r2, #0]
 8005734:	0852      	lsrs	r2, r2, #1
 8005736:	801a      	strh	r2, [r3, #0]
						//prescaler during lengthened halfperiod should be set to half //DONE
						//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

						if(symmetry_type_for_halfcycle == SHORTEN){
 8005738:	2316      	movs	r3, #22
 800573a:	18fb      	adds	r3, r7, r3
 800573c:	781b      	ldrb	r3, [r3, #0]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d108      	bne.n	8005754 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x4cc>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8005742:	2317      	movs	r3, #23
 8005744:	18fb      	adds	r3, r7, r3
 8005746:	2200      	movs	r2, #0
 8005748:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = DO_NOTHING;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2220      	movs	r2, #32
 800574e:	2100      	movs	r1, #0
 8005750:	5499      	strb	r1, [r3, r2]
 8005752:	e0d1      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
						else if(symmetry_type_for_halfcycle == LENGTHEN){
 8005754:	2316      	movs	r3, #22
 8005756:	18fb      	adds	r3, r7, r3
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d000      	beq.n	8005760 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x4d8>
 800575e:	e0cb      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
							TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8005760:	2317      	movs	r3, #23
 8005762:	18fb      	adds	r3, r7, r3
 8005764:	2201      	movs	r2, #1
 8005766:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2220      	movs	r2, #32
 800576c:	2101      	movs	r1, #1
 800576e:	5499      	strb	r1, [r3, r2]
 8005770:	e0c2      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
					}
				}
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) < 128){
 8005772:	230c      	movs	r3, #12
 8005774:	18fb      	adds	r3, r7, r3
 8005776:	881b      	ldrh	r3, [r3, #0]
 8005778:	2108      	movs	r1, #8
 800577a:	0018      	movs	r0, r3
 800577c:	f000 f9f6 	bl	8005b6c <unsigned_bitwise_modulo>
 8005780:	0003      	movs	r3, r0
 8005782:	2b7f      	cmp	r3, #127	@ 0x7f
 8005784:	d856      	bhi.n	8005834 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x5ac>

					manipulated_period_shorten = manipulated_period_shorten; //do nothing// //DONE
 8005786:	2212      	movs	r2, #18
 8005788:	18bb      	adds	r3, r7, r2
 800578a:	18ba      	adds	r2, r7, r2
 800578c:	8812      	ldrh	r2, [r2, #0]
 800578e:	801a      	strh	r2, [r3, #0]
					//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
					manipulated_period_lengthen = manipulated_period_lengthen; //do nothing //DONE
 8005790:	2410      	movs	r4, #16
 8005792:	193b      	adds	r3, r7, r4
 8005794:	193a      	adds	r2, r7, r4
 8005796:	8812      	ldrh	r2, [r2, #0]
 8005798:	801a      	strh	r2, [r3, #0]

					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 800579a:	193b      	adds	r3, r7, r4
 800579c:	881b      	ldrh	r3, [r3, #0]
 800579e:	2101      	movs	r1, #1
 80057a0:	0018      	movs	r0, r3
 80057a2:	f000 f9e3 	bl	8005b6c <unsigned_bitwise_modulo>
 80057a6:	1e03      	subs	r3, r0, #0
 80057a8:	d121      	bne.n	80057ee <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x566>

						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 80057aa:	193b      	adds	r3, r7, r4
 80057ac:	193a      	adds	r2, r7, r4
 80057ae:	8812      	ldrh	r2, [r2, #0]
 80057b0:	0852      	lsrs	r2, r2, #1
 80057b2:	801a      	strh	r2, [r3, #0]
						//DO NOT OSCILLATE BETWEEN VALUES //DONE
						//prescaler during lengthened halfperiod should be set to half //DONE

						if(symmetry_type_for_halfcycle == SHORTEN){
 80057b4:	2316      	movs	r3, #22
 80057b6:	18fb      	adds	r3, r7, r3
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d108      	bne.n	80057d0 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x548>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80057be:	2317      	movs	r3, #23
 80057c0:	18fb      	adds	r3, r7, r3
 80057c2:	2200      	movs	r2, #0
 80057c4:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = DO_NOTHING;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2220      	movs	r2, #32
 80057ca:	2100      	movs	r1, #0
 80057cc:	5499      	strb	r1, [r3, r2]
 80057ce:	e093      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
						else if(symmetry_type_for_halfcycle == LENGTHEN){
 80057d0:	2316      	movs	r3, #22
 80057d2:	18fb      	adds	r3, r7, r3
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d000      	beq.n	80057dc <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x554>
 80057da:	e08d      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80057dc:	2317      	movs	r3, #23
 80057de:	18fb      	adds	r3, r7, r3
 80057e0:	2200      	movs	r2, #0
 80057e2:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2220      	movs	r2, #32
 80057e8:	2101      	movs	r1, #1
 80057ea:	5499      	strb	r1, [r3, r2]
 80057ec:	e084      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
					}
					else{

						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 80057ee:	2210      	movs	r2, #16
 80057f0:	18bb      	adds	r3, r7, r2
 80057f2:	18ba      	adds	r2, r7, r2
 80057f4:	8812      	ldrh	r2, [r2, #0]
 80057f6:	0852      	lsrs	r2, r2, #1
 80057f8:	801a      	strh	r2, [r3, #0]
						//prescaler during lengthened halfperiod should be set to half //DONE
						//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

						if(symmetry_type_for_halfcycle == SHORTEN){
 80057fa:	2316      	movs	r3, #22
 80057fc:	18fb      	adds	r3, r7, r3
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d108      	bne.n	8005816 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x58e>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8005804:	2317      	movs	r3, #23
 8005806:	18fb      	adds	r3, r7, r3
 8005808:	2200      	movs	r2, #0
 800580a:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = DO_NOTHING;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2220      	movs	r2, #32
 8005810:	2100      	movs	r1, #0
 8005812:	5499      	strb	r1, [r3, r2]
 8005814:	e070      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
						else if(symmetry_type_for_halfcycle == LENGTHEN){
 8005816:	2316      	movs	r3, #22
 8005818:	18fb      	adds	r3, r7, r3
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	2b01      	cmp	r3, #1
 800581e:	d000      	beq.n	8005822 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x59a>
 8005820:	e06a      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
							TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 8005822:	2317      	movs	r3, #23
 8005824:	18fb      	adds	r3, r7, r3
 8005826:	2201      	movs	r2, #1
 8005828:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2220      	movs	r2, #32
 800582e:	2101      	movs	r1, #1
 8005830:	5499      	strb	r1, [r3, r2]
 8005832:	e061      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
					}
				}
				else if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) > 128){
 8005834:	230c      	movs	r3, #12
 8005836:	18fb      	adds	r3, r7, r3
 8005838:	881b      	ldrh	r3, [r3, #0]
 800583a:	2108      	movs	r1, #8
 800583c:	0018      	movs	r0, r3
 800583e:	f000 f995 	bl	8005b6c <unsigned_bitwise_modulo>
 8005842:	0003      	movs	r3, r0
 8005844:	2b80      	cmp	r3, #128	@ 0x80
 8005846:	d957      	bls.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>

					manipulated_period_shorten = manipulated_period_shorten - 1; //DONE
 8005848:	2212      	movs	r2, #18
 800584a:	18bb      	adds	r3, r7, r2
 800584c:	18ba      	adds	r2, r7, r2
 800584e:	8812      	ldrh	r2, [r2, #0]
 8005850:	3a01      	subs	r2, #1
 8005852:	801a      	strh	r2, [r3, #0]
					//NO NEED TO CHECK IF MANIPULATED_PERIOD_SHORTEN ENDS IN 0.5 AS IN THIS SPECIFIC CONDITION, WE HAVE ELIMINATED THAT POSSIBILITY
					manipulated_period_lengthen = manipulated_period_lengthen + 1; //DONE
 8005854:	2410      	movs	r4, #16
 8005856:	193b      	adds	r3, r7, r4
 8005858:	193a      	adds	r2, r7, r4
 800585a:	8812      	ldrh	r2, [r2, #0]
 800585c:	3201      	adds	r2, #1
 800585e:	801a      	strh	r2, [r3, #0]

					if(unsigned_bitwise_modulo(manipulated_period_lengthen, 1) == 0){
 8005860:	193b      	adds	r3, r7, r4
 8005862:	881b      	ldrh	r3, [r3, #0]
 8005864:	2101      	movs	r1, #1
 8005866:	0018      	movs	r0, r3
 8005868:	f000 f980 	bl	8005b6c <unsigned_bitwise_modulo>
 800586c:	1e03      	subs	r3, r0, #0
 800586e:	d120      	bne.n	80058b2 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x62a>

						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 8005870:	193b      	adds	r3, r7, r4
 8005872:	193a      	adds	r2, r7, r4
 8005874:	8812      	ldrh	r2, [r2, #0]
 8005876:	0852      	lsrs	r2, r2, #1
 8005878:	801a      	strh	r2, [r3, #0]
						//DO NOT OSCILLATE BETWEEN VALUES //DONE
						//prescaler during lengthened halfperiod should be set to half //DONE

						if(symmetry_type_for_halfcycle == SHORTEN){
 800587a:	2316      	movs	r3, #22
 800587c:	18fb      	adds	r3, r7, r3
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d108      	bne.n	8005896 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x60e>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 8005884:	2317      	movs	r3, #23
 8005886:	18fb      	adds	r3, r7, r3
 8005888:	2200      	movs	r2, #0
 800588a:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = DO_NOTHING;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2220      	movs	r2, #32
 8005890:	2100      	movs	r1, #0
 8005892:	5499      	strb	r1, [r3, r2]
 8005894:	e030      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
						else if(symmetry_type_for_halfcycle == LENGTHEN){
 8005896:	2316      	movs	r3, #22
 8005898:	18fb      	adds	r3, r7, r3
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d12b      	bne.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80058a0:	2317      	movs	r3, #23
 80058a2:	18fb      	adds	r3, r7, r3
 80058a4:	2200      	movs	r2, #0
 80058a6:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2220      	movs	r2, #32
 80058ac:	2101      	movs	r1, #1
 80058ae:	5499      	strb	r1, [r3, r2]
 80058b0:	e022      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
					}
					else{

						manipulated_period_lengthen = manipulated_period_lengthen >> 1; //DONE
 80058b2:	2210      	movs	r2, #16
 80058b4:	18bb      	adds	r3, r7, r2
 80058b6:	18ba      	adds	r2, r7, r2
 80058b8:	8812      	ldrh	r2, [r2, #0]
 80058ba:	0852      	lsrs	r2, r2, #1
 80058bc:	801a      	strh	r2, [r3, #0]
						//prescaler during lengthened halfperiod should be set to half //DONE
						//manipulated period_lengthened should oscillate over the halfperiod between manipulated_period_lengthen and manipulated_period_lengthen + 1. //DONE

						if(symmetry_type_for_halfcycle == SHORTEN){
 80058be:	2316      	movs	r3, #22
 80058c0:	18fb      	adds	r3, r7, r3
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d108      	bne.n	80058da <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x652>
							TIM16_final_start_value_oscillation_mode = DO_NOT_OSCILLATE;
 80058c8:	2317      	movs	r3, #23
 80058ca:	18fb      	adds	r3, r7, r3
 80058cc:	2200      	movs	r2, #0
 80058ce:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = DO_NOTHING;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2220      	movs	r2, #32
 80058d4:	2100      	movs	r1, #0
 80058d6:	5499      	strb	r1, [r3, r2]
 80058d8:	e00e      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
						}
						else if(symmetry_type_for_halfcycle == LENGTHEN){
 80058da:	2316      	movs	r3, #22
 80058dc:	18fb      	adds	r3, r7, r3
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d109      	bne.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
							TIM16_final_start_value_oscillation_mode = OSCILLATE_UPWARDS;
 80058e4:	2317      	movs	r3, #23
 80058e6:	18fb      	adds	r3, r7, r3
 80058e8:	2201      	movs	r2, #1
 80058ea:	701a      	strb	r2, [r3, #0]
							params_ptr->prescaler_adjust = MULTIPLY_BY_TWO;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2220      	movs	r2, #32
 80058f0:	2101      	movs	r1, #1
 80058f2:	5499      	strb	r1, [r3, r2]
 80058f4:	e000      	b.n	80058f8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x670>
				if(unsigned_bitwise_modulo(two_fifty_six_minus_TIM16_raw_start_value_multiplied_by_PRC, 8) == 128){
 80058f6:	46c0      	nop			@ (mov r8, r8)
			}

	        //DETERMINE THE TIM16_FINAL_START_VALUE FROM MANIPULATED_PERIOD_LENGTHEN/SHORTEN CALCULATED
	        //NOTE INVERSE RELATIONSHIP BETWEEN TIM16_FINAL_START_VALUE AND MANIPULATED_PERIOD_LENGTHEN/SHORTEN BECAUSE 256-TIM16_FINAL_START_VALUE = MANIPULATED_PERIOD_LENGTHEN/SHORTEN
	        //ODD VALUES OF CURRENT_INDEX WILL FEATURE THE ADJUSTED(OSCILLATED) VALUE
	        if(symmetry_type_for_halfcycle == SHORTEN){
 80058f8:	2316      	movs	r3, #22
 80058fa:	18fb      	adds	r3, r7, r3
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d152      	bne.n	80059a8 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x720>

	            if(TIM16_final_start_value_oscillation_mode == DO_NOT_OSCILLATE){
 8005902:	2317      	movs	r3, #23
 8005904:	18fb      	adds	r3, r7, r3
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d109      	bne.n	8005920 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x698>

	                params_ptr->final_start_value = 256 - manipulated_period_shorten;
 800590c:	2312      	movs	r3, #18
 800590e:	18fb      	adds	r3, r7, r3
 8005910:	881b      	ldrh	r3, [r3, #0]
 8005912:	2280      	movs	r2, #128	@ 0x80
 8005914:	0052      	lsls	r2, r2, #1
 8005916:	1ad3      	subs	r3, r2, r3
 8005918:	b29a      	uxth	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	829a      	strh	r2, [r3, #20]
 800591e:	e099      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	            }
	            else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_UPWARDS){
 8005920:	2317      	movs	r3, #23
 8005922:	18fb      	adds	r3, r7, r3
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d11b      	bne.n	8005962 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x6da>

	                if(unsigned_bitwise_modulo(params_ptr->index, 1) == 0){ //if current index is even
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	89db      	ldrh	r3, [r3, #14]
 800592e:	b29b      	uxth	r3, r3
 8005930:	2101      	movs	r1, #1
 8005932:	0018      	movs	r0, r3
 8005934:	f000 f91a 	bl	8005b6c <unsigned_bitwise_modulo>
 8005938:	1e03      	subs	r3, r0, #0
 800593a:	d109      	bne.n	8005950 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x6c8>

	                    params_ptr->final_start_value = 256 - manipulated_period_shorten;
 800593c:	2312      	movs	r3, #18
 800593e:	18fb      	adds	r3, r7, r3
 8005940:	881b      	ldrh	r3, [r3, #0]
 8005942:	2280      	movs	r2, #128	@ 0x80
 8005944:	0052      	lsls	r2, r2, #1
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	b29a      	uxth	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	829a      	strh	r2, [r3, #20]
 800594e:	e081      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	                }
	                else{ //if current index is odd

	                    params_ptr->final_start_value = 256 - manipulated_period_shorten - 1;
 8005950:	2312      	movs	r3, #18
 8005952:	18fb      	adds	r3, r7, r3
 8005954:	881b      	ldrh	r3, [r3, #0]
 8005956:	22ff      	movs	r2, #255	@ 0xff
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	b29a      	uxth	r2, r3
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	829a      	strh	r2, [r3, #20]
 8005960:	e078      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	                }
	            }
	            else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){
 8005962:	2317      	movs	r3, #23
 8005964:	18fb      	adds	r3, r7, r3
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	2b02      	cmp	r3, #2
 800596a:	d000      	beq.n	800596e <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x6e6>
 800596c:	e072      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>

	                if(unsigned_bitwise_modulo(params_ptr->index, 1) == 0){ //if current index is even
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	89db      	ldrh	r3, [r3, #14]
 8005972:	b29b      	uxth	r3, r3
 8005974:	2101      	movs	r1, #1
 8005976:	0018      	movs	r0, r3
 8005978:	f000 f8f8 	bl	8005b6c <unsigned_bitwise_modulo>
 800597c:	1e03      	subs	r3, r0, #0
 800597e:	d109      	bne.n	8005994 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x70c>

	                    params_ptr->final_start_value = 256 - manipulated_period_shorten;
 8005980:	2312      	movs	r3, #18
 8005982:	18fb      	adds	r3, r7, r3
 8005984:	881b      	ldrh	r3, [r3, #0]
 8005986:	2280      	movs	r2, #128	@ 0x80
 8005988:	0052      	lsls	r2, r2, #1
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	b29a      	uxth	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	829a      	strh	r2, [r3, #20]
 8005992:	e05f      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	                }
	                else{ //if current index is odd

	                    params_ptr->final_start_value = 256 - manipulated_period_shorten + 1;
 8005994:	2312      	movs	r3, #18
 8005996:	18fb      	adds	r3, r7, r3
 8005998:	881b      	ldrh	r3, [r3, #0]
 800599a:	2202      	movs	r2, #2
 800599c:	32ff      	adds	r2, #255	@ 0xff
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	829a      	strh	r2, [r3, #20]
 80059a6:	e055      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	                }
	            }
	        }
	        else if(symmetry_type_for_halfcycle == LENGTHEN){
 80059a8:	2316      	movs	r3, #22
 80059aa:	18fb      	adds	r3, r7, r3
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d150      	bne.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>

	            if(TIM16_final_start_value_oscillation_mode == DO_NOT_OSCILLATE){
 80059b2:	2317      	movs	r3, #23
 80059b4:	18fb      	adds	r3, r7, r3
 80059b6:	781b      	ldrb	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d109      	bne.n	80059d0 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x748>

	                params_ptr->final_start_value = 256 - manipulated_period_lengthen;
 80059bc:	2310      	movs	r3, #16
 80059be:	18fb      	adds	r3, r7, r3
 80059c0:	881b      	ldrh	r3, [r3, #0]
 80059c2:	2280      	movs	r2, #128	@ 0x80
 80059c4:	0052      	lsls	r2, r2, #1
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	829a      	strh	r2, [r3, #20]
 80059ce:	e041      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	            }
	            else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_UPWARDS){
 80059d0:	2317      	movs	r3, #23
 80059d2:	18fb      	adds	r3, r7, r3
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d11b      	bne.n	8005a12 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x78a>

	                if(unsigned_bitwise_modulo(params_ptr->index, 1) == 0){ //if current index is even
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	89db      	ldrh	r3, [r3, #14]
 80059de:	b29b      	uxth	r3, r3
 80059e0:	2101      	movs	r1, #1
 80059e2:	0018      	movs	r0, r3
 80059e4:	f000 f8c2 	bl	8005b6c <unsigned_bitwise_modulo>
 80059e8:	1e03      	subs	r3, r0, #0
 80059ea:	d109      	bne.n	8005a00 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x778>

	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen;
 80059ec:	2310      	movs	r3, #16
 80059ee:	18fb      	adds	r3, r7, r3
 80059f0:	881b      	ldrh	r3, [r3, #0]
 80059f2:	2280      	movs	r2, #128	@ 0x80
 80059f4:	0052      	lsls	r2, r2, #1
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	b29a      	uxth	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	829a      	strh	r2, [r3, #20]
 80059fe:	e029      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	                }
	                else{ //if current index is odd

	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen - 1;
 8005a00:	2310      	movs	r3, #16
 8005a02:	18fb      	adds	r3, r7, r3
 8005a04:	881b      	ldrh	r3, [r3, #0]
 8005a06:	22ff      	movs	r2, #255	@ 0xff
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	b29a      	uxth	r2, r3
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	829a      	strh	r2, [r3, #20]
 8005a10:	e020      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	                }
	            }
	            else if(TIM16_final_start_value_oscillation_mode == OSCILLATE_DOWNWARDS){
 8005a12:	2317      	movs	r3, #23
 8005a14:	18fb      	adds	r3, r7, r3
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d11b      	bne.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>

	                if(unsigned_bitwise_modulo(params_ptr->index, 1) == 0){ //if current index is even
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	89db      	ldrh	r3, [r3, #14]
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2101      	movs	r1, #1
 8005a24:	0018      	movs	r0, r3
 8005a26:	f000 f8a1 	bl	8005b6c <unsigned_bitwise_modulo>
 8005a2a:	1e03      	subs	r3, r0, #0
 8005a2c:	d109      	bne.n	8005a42 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7ba>

	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen;
 8005a2e:	2310      	movs	r3, #16
 8005a30:	18fb      	adds	r3, r7, r3
 8005a32:	881b      	ldrh	r3, [r3, #0]
 8005a34:	2280      	movs	r2, #128	@ 0x80
 8005a36:	0052      	lsls	r2, r2, #1
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	b29a      	uxth	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	829a      	strh	r2, [r3, #20]
 8005a40:	e008      	b.n	8005a54 <Process_TIM16_Final_Start_Value_and_Final_Prescaler+0x7cc>
	                }
	                else{ //if current index is odd

	                    params_ptr->final_start_value = 256 - manipulated_period_lengthen + 1;
 8005a42:	2310      	movs	r3, #16
 8005a44:	18fb      	adds	r3, r7, r3
 8005a46:	881b      	ldrh	r3, [r3, #0]
 8005a48:	2202      	movs	r2, #2
 8005a4a:	32ff      	adds	r2, #255	@ 0xff
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	b29a      	uxth	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	829a      	strh	r2, [r3, #20]
	                }
	            }
	        }

	        Adjust_TIM16_Prescaler(params_ptr);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	0018      	movs	r0, r3
 8005a58:	f7ff fbf4 	bl	8005244 <Adjust_TIM16_Prescaler>
		params_ptr->final_start_value = params_ptr->raw_start_value;
		params_ptr->prescaler_adjust = DO_NOTHING;
        Adjust_TIM16_Prescaler(params_ptr);
    #endif

    params_ptr->final_period = 256 - params_ptr->final_start_value;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	8a9b      	ldrh	r3, [r3, #20]
 8005a60:	b29b      	uxth	r3, r3
 8005a62:	2280      	movs	r2, #128	@ 0x80
 8005a64:	0052      	lsls	r2, r2, #1
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	82da      	strh	r2, [r3, #22]
    params_ptr->final_ARR = params_ptr->final_period - 1;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	8adb      	ldrh	r3, [r3, #22]
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	3b01      	subs	r3, #1
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	831a      	strh	r2, [r3, #24]
    params_ptr->final_prescaler_minus_one = params_ptr->final_prescaler - 1;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	8b9b      	ldrh	r3, [r3, #28]
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	3b01      	subs	r3, #1
 8005a84:	b29a      	uxth	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	83da      	strh	r2, [r3, #30]

    return 1;
 8005a8a:	2301      	movs	r3, #1
}
 8005a8c:	0018      	movs	r0, r3
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	b007      	add	sp, #28
 8005a92:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005a94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005a98:	46c0      	nop			@ (mov r8, r8)
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <Start_OC_TIM>:
//INCLUDES
#include "timers.h"

//FUNCTION DEFINITIONS
uint8_t Start_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){
 8005a9e:	b5b0      	push	{r4, r5, r7, lr}
 8005aa0:	b084      	sub	sp, #16
 8005aa2:	af00      	add	r7, sp, #0
 8005aa4:	6078      	str	r0, [r7, #4]
 8005aa6:	6039      	str	r1, [r7, #0]

	uint8_t ok = HAL_TIM_OC_Start_IT(TIM, OC_TIM_channel); //_IT variant of function
 8005aa8:	250f      	movs	r5, #15
 8005aaa:	197c      	adds	r4, r7, r5
 8005aac:	683a      	ldr	r2, [r7, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	0011      	movs	r1, r2
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	f003 ff32 	bl	800991c <HAL_TIM_OC_Start_IT>
 8005ab8:	0003      	movs	r3, r0
 8005aba:	7023      	strb	r3, [r4, #0]
	//means the timer will generate an interrupt on delay_elapsed (CNT = CCR) condition

	if(ok != HAL_OK){
 8005abc:	197b      	adds	r3, r7, r5
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d001      	beq.n	8005ac8 <Start_OC_TIM+0x2a>

		Error_Handler();
 8005ac4:	f7fc fbe6 	bl	8002294 <Error_Handler>
	}

	return ok;
 8005ac8:	230f      	movs	r3, #15
 8005aca:	18fb      	adds	r3, r7, r3
 8005acc:	781b      	ldrb	r3, [r3, #0]
}
 8005ace:	0018      	movs	r0, r3
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	b004      	add	sp, #16
 8005ad4:	bdb0      	pop	{r4, r5, r7, pc}

08005ad6 <Stop_OC_TIM>:

uint8_t Stop_OC_TIM(TIM_HandleTypeDef *TIM, uint32_t OC_TIM_channel){
 8005ad6:	b5b0      	push	{r4, r5, r7, lr}
 8005ad8:	b084      	sub	sp, #16
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
 8005ade:	6039      	str	r1, [r7, #0]

	uint8_t ok = HAL_TIM_OC_Stop_IT(TIM, OC_TIM_channel);
 8005ae0:	250f      	movs	r5, #15
 8005ae2:	197c      	adds	r4, r7, r5
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	0011      	movs	r1, r2
 8005aea:	0018      	movs	r0, r3
 8005aec:	f004 f83a 	bl	8009b64 <HAL_TIM_OC_Stop_IT>
 8005af0:	0003      	movs	r3, r0
 8005af2:	7023      	strb	r3, [r4, #0]

	if(ok != HAL_OK){
 8005af4:	197b      	adds	r3, r7, r5
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d001      	beq.n	8005b00 <Stop_OC_TIM+0x2a>

		Error_Handler();
 8005afc:	f7fc fbca 	bl	8002294 <Error_Handler>
	}

	return ok;
 8005b00:	230f      	movs	r3, #15
 8005b02:	18fb      	adds	r3, r7, r3
 8005b04:	781b      	ldrb	r3, [r3, #0]
}
 8005b06:	0018      	movs	r0, r3
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	b004      	add	sp, #16
 8005b0c:	bdb0      	pop	{r4, r5, r7, pc}

08005b0e <isPrime>:
#include "utility.h"

enum Validate isPrime(uint16_t x){
 8005b0e:	b580      	push	{r7, lr}
 8005b10:	b084      	sub	sp, #16
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	0002      	movs	r2, r0
 8005b16:	1dbb      	adds	r3, r7, #6
 8005b18:	801a      	strh	r2, [r3, #0]
    for (uint16_t d = 2; d * d <= x; d++) {
 8005b1a:	230e      	movs	r3, #14
 8005b1c:	18fb      	adds	r3, r7, r3
 8005b1e:	2202      	movs	r2, #2
 8005b20:	801a      	strh	r2, [r3, #0]
 8005b22:	e014      	b.n	8005b4e <isPrime+0x40>
        if (x % d == 0)
 8005b24:	1dba      	adds	r2, r7, #6
 8005b26:	230e      	movs	r3, #14
 8005b28:	18fb      	adds	r3, r7, r3
 8005b2a:	8812      	ldrh	r2, [r2, #0]
 8005b2c:	881b      	ldrh	r3, [r3, #0]
 8005b2e:	0019      	movs	r1, r3
 8005b30:	0010      	movs	r0, r2
 8005b32:	f7fa fb6f 	bl	8000214 <__aeabi_uidivmod>
 8005b36:	000b      	movs	r3, r1
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d101      	bne.n	8005b42 <isPrime+0x34>
            return NO;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	e010      	b.n	8005b64 <isPrime+0x56>
    for (uint16_t d = 2; d * d <= x; d++) {
 8005b42:	210e      	movs	r1, #14
 8005b44:	187b      	adds	r3, r7, r1
 8005b46:	881a      	ldrh	r2, [r3, #0]
 8005b48:	187b      	adds	r3, r7, r1
 8005b4a:	3201      	adds	r2, #1
 8005b4c:	801a      	strh	r2, [r3, #0]
 8005b4e:	220e      	movs	r2, #14
 8005b50:	18bb      	adds	r3, r7, r2
 8005b52:	881b      	ldrh	r3, [r3, #0]
 8005b54:	18ba      	adds	r2, r7, r2
 8005b56:	8812      	ldrh	r2, [r2, #0]
 8005b58:	435a      	muls	r2, r3
 8005b5a:	1dbb      	adds	r3, r7, #6
 8005b5c:	881b      	ldrh	r3, [r3, #0]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	dde0      	ble.n	8005b24 <isPrime+0x16>
    }
    return YES;
 8005b62:	2301      	movs	r3, #1
}
 8005b64:	0018      	movs	r0, r3
 8005b66:	46bd      	mov	sp, r7
 8005b68:	b004      	add	sp, #16
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <unsigned_bitwise_modulo>:

uint32_t unsigned_bitwise_modulo(uint32_t dividend, uint8_t base_2_exponent){
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b082      	sub	sp, #8
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	000a      	movs	r2, r1
 8005b76:	1cfb      	adds	r3, r7, #3
 8005b78:	701a      	strb	r2, [r3, #0]

    return dividend & ((1 << base_2_exponent) - 1);
 8005b7a:	1cfb      	adds	r3, r7, #3
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	409a      	lsls	r2, r3
 8005b82:	0013      	movs	r3, r2
 8005b84:	3b01      	subs	r3, #1
 8005b86:	001a      	movs	r2, r3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4013      	ands	r3, r2
}
 8005b8c:	0018      	movs	r0, r3
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	b002      	add	sp, #8
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <Global_Interrupt_Enable>:

uint8_t Global_Interrupt_Enable(void){
 8005b94:	b580      	push	{r7, lr}
 8005b96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 8005b98:	b662      	cpsie	i
}
 8005b9a:	46c0      	nop			@ (mov r8, r8)

	__enable_irq();
	return 1;
 8005b9c:	2301      	movs	r3, #1
}
 8005b9e:	0018      	movs	r0, r3
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <Get_Status_Bit>:

	__disable_irq();
	return 1;
}

enum Validate Get_Status_Bit(volatile uint32_t *bits, enum Status_Bit bit){
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	000a      	movs	r2, r1
 8005bae:	1cbb      	adds	r3, r7, #2
 8005bb0:	801a      	strh	r2, [r3, #0]

    if(*bits & bit){
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	1cba      	adds	r2, r7, #2
 8005bb8:	8812      	ldrh	r2, [r2, #0]
 8005bba:	4013      	ands	r3, r2
 8005bbc:	d001      	beq.n	8005bc2 <Get_Status_Bit+0x1e>

        return (enum Validate) YES;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e000      	b.n	8005bc4 <Get_Status_Bit+0x20>
    }

    else{

        return (enum Validate) NO;
 8005bc2:	2300      	movs	r3, #0
    }
}
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	b002      	add	sp, #8
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <Set_Status_Bit>:

void Set_Status_Bit(volatile uint32_t *bits, enum Status_Bit bit){
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	000a      	movs	r2, r1
 8005bd6:	1cbb      	adds	r3, r7, #2
 8005bd8:	801a      	strh	r2, [r3, #0]

	*bits |= bit;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	1cbb      	adds	r3, r7, #2
 8005be0:	881b      	ldrh	r3, [r3, #0]
 8005be2:	431a      	orrs	r2, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	601a      	str	r2, [r3, #0]
}
 8005be8:	46c0      	nop			@ (mov r8, r8)
 8005bea:	46bd      	mov	sp, r7
 8005bec:	b002      	add	sp, #8
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <Clear_Status_Bit>:

void Clear_Status_Bit(volatile uint32_t *bits, enum Status_Bit bit){
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	000a      	movs	r2, r1
 8005bfa:	1cbb      	adds	r3, r7, #2
 8005bfc:	801a      	strh	r2, [r3, #0]

	*bits &= ~bit;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	1cba      	adds	r2, r7, #2
 8005c04:	8812      	ldrh	r2, [r2, #0]
 8005c06:	43d2      	mvns	r2, r2
 8005c08:	401a      	ands	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	601a      	str	r2, [r3, #0]
}
 8005c0e:	46c0      	nop			@ (mov r8, r8)
 8005c10:	46bd      	mov	sp, r7
 8005c12:	b002      	add	sp, #8
 8005c14:	bd80      	pop	{r7, pc}
	...

08005c18 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005c18:	480d      	ldr	r0, [pc, #52]	@ (8005c50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005c1a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8005c1c:	f7ff ff3a 	bl	8005a94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c20:	480c      	ldr	r0, [pc, #48]	@ (8005c54 <LoopForever+0x6>)
  ldr r1, =_edata
 8005c22:	490d      	ldr	r1, [pc, #52]	@ (8005c58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005c24:	4a0d      	ldr	r2, [pc, #52]	@ (8005c5c <LoopForever+0xe>)
  movs r3, #0
 8005c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c28:	e002      	b.n	8005c30 <LoopCopyDataInit>

08005c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c2e:	3304      	adds	r3, #4

08005c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c34:	d3f9      	bcc.n	8005c2a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c36:	4a0a      	ldr	r2, [pc, #40]	@ (8005c60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005c38:	4c0a      	ldr	r4, [pc, #40]	@ (8005c64 <LoopForever+0x16>)
  movs r3, #0
 8005c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c3c:	e001      	b.n	8005c42 <LoopFillZerobss>

08005c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c40:	3204      	adds	r2, #4

08005c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c44:	d3fb      	bcc.n	8005c3e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005c46:	f007 fb93 	bl	800d370 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005c4a:	f7fe fa9d 	bl	8004188 <main>

08005c4e <LoopForever>:

LoopForever:
  b LoopForever
 8005c4e:	e7fe      	b.n	8005c4e <LoopForever>
  ldr   r0, =_estack
 8005c50:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8005c54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c58:	200004d4 	.word	0x200004d4
  ldr r2, =_sidata
 8005c5c:	0800de90 	.word	0x0800de90
  ldr r2, =_sbss
 8005c60:	200004d4 	.word	0x200004d4
  ldr r4, =_ebss
 8005c64:	20000d80 	.word	0x20000d80

08005c68 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005c68:	e7fe      	b.n	8005c68 <ADC1_IRQHandler>
	...

08005c6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005c72:	1dfb      	adds	r3, r7, #7
 8005c74:	2200      	movs	r2, #0
 8005c76:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005c78:	4b0b      	ldr	r3, [pc, #44]	@ (8005ca8 <HAL_Init+0x3c>)
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca8 <HAL_Init+0x3c>)
 8005c7e:	2180      	movs	r1, #128	@ 0x80
 8005c80:	0049      	lsls	r1, r1, #1
 8005c82:	430a      	orrs	r2, r1
 8005c84:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005c86:	2000      	movs	r0, #0
 8005c88:	f000 f810 	bl	8005cac <HAL_InitTick>
 8005c8c:	1e03      	subs	r3, r0, #0
 8005c8e:	d003      	beq.n	8005c98 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8005c90:	1dfb      	adds	r3, r7, #7
 8005c92:	2201      	movs	r2, #1
 8005c94:	701a      	strb	r2, [r3, #0]
 8005c96:	e001      	b.n	8005c9c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8005c98:	f7fe fef8 	bl	8004a8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005c9c:	1dfb      	adds	r3, r7, #7
 8005c9e:	781b      	ldrb	r3, [r3, #0]
}
 8005ca0:	0018      	movs	r0, r3
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	b002      	add	sp, #8
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	40022000 	.word	0x40022000

08005cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005cac:	b590      	push	{r4, r7, lr}
 8005cae:	b085      	sub	sp, #20
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005cb4:	230f      	movs	r3, #15
 8005cb6:	18fb      	adds	r3, r7, r3
 8005cb8:	2200      	movs	r2, #0
 8005cba:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8005cbc:	4b1d      	ldr	r3, [pc, #116]	@ (8005d34 <HAL_InitTick+0x88>)
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d02b      	beq.n	8005d1c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8005cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8005d38 <HAL_InitTick+0x8c>)
 8005cc6:	681c      	ldr	r4, [r3, #0]
 8005cc8:	4b1a      	ldr	r3, [pc, #104]	@ (8005d34 <HAL_InitTick+0x88>)
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	0019      	movs	r1, r3
 8005cce:	23fa      	movs	r3, #250	@ 0xfa
 8005cd0:	0098      	lsls	r0, r3, #2
 8005cd2:	f7fa fa19 	bl	8000108 <__udivsi3>
 8005cd6:	0003      	movs	r3, r0
 8005cd8:	0019      	movs	r1, r3
 8005cda:	0020      	movs	r0, r4
 8005cdc:	f7fa fa14 	bl	8000108 <__udivsi3>
 8005ce0:	0003      	movs	r3, r0
 8005ce2:	0018      	movs	r0, r3
 8005ce4:	f001 fb75 	bl	80073d2 <HAL_SYSTICK_Config>
 8005ce8:	1e03      	subs	r3, r0, #0
 8005cea:	d112      	bne.n	8005d12 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2b03      	cmp	r3, #3
 8005cf0:	d80a      	bhi.n	8005d08 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005cf2:	6879      	ldr	r1, [r7, #4]
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	425b      	negs	r3, r3
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	0018      	movs	r0, r3
 8005cfc:	f001 fb34 	bl	8007368 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005d00:	4b0e      	ldr	r3, [pc, #56]	@ (8005d3c <HAL_InitTick+0x90>)
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	601a      	str	r2, [r3, #0]
 8005d06:	e00d      	b.n	8005d24 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8005d08:	230f      	movs	r3, #15
 8005d0a:	18fb      	adds	r3, r7, r3
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	701a      	strb	r2, [r3, #0]
 8005d10:	e008      	b.n	8005d24 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005d12:	230f      	movs	r3, #15
 8005d14:	18fb      	adds	r3, r7, r3
 8005d16:	2201      	movs	r2, #1
 8005d18:	701a      	strb	r2, [r3, #0]
 8005d1a:	e003      	b.n	8005d24 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005d1c:	230f      	movs	r3, #15
 8005d1e:	18fb      	adds	r3, r7, r3
 8005d20:	2201      	movs	r2, #1
 8005d22:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8005d24:	230f      	movs	r3, #15
 8005d26:	18fb      	adds	r3, r7, r3
 8005d28:	781b      	ldrb	r3, [r3, #0]
}
 8005d2a:	0018      	movs	r0, r3
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	b005      	add	sp, #20
 8005d30:	bd90      	pop	{r4, r7, pc}
 8005d32:	46c0      	nop			@ (mov r8, r8)
 8005d34:	20000448 	.word	0x20000448
 8005d38:	20000440 	.word	0x20000440
 8005d3c:	20000444 	.word	0x20000444

08005d40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005d44:	4b05      	ldr	r3, [pc, #20]	@ (8005d5c <HAL_IncTick+0x1c>)
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	001a      	movs	r2, r3
 8005d4a:	4b05      	ldr	r3, [pc, #20]	@ (8005d60 <HAL_IncTick+0x20>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	18d2      	adds	r2, r2, r3
 8005d50:	4b03      	ldr	r3, [pc, #12]	@ (8005d60 <HAL_IncTick+0x20>)
 8005d52:	601a      	str	r2, [r3, #0]
}
 8005d54:	46c0      	nop			@ (mov r8, r8)
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	46c0      	nop			@ (mov r8, r8)
 8005d5c:	20000448 	.word	0x20000448
 8005d60:	20000d60 	.word	0x20000d60

08005d64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	af00      	add	r7, sp, #0
  return uwTick;
 8005d68:	4b02      	ldr	r3, [pc, #8]	@ (8005d74 <HAL_GetTick+0x10>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
}
 8005d6c:	0018      	movs	r0, r3
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	46c0      	nop			@ (mov r8, r8)
 8005d74:	20000d60 	.word	0x20000d60

08005d78 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a05      	ldr	r2, [pc, #20]	@ (8005d9c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8005d88:	401a      	ands	r2, r3
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	431a      	orrs	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	601a      	str	r2, [r3, #0]
}
 8005d92:	46c0      	nop			@ (mov r8, r8)
 8005d94:	46bd      	mov	sp, r7
 8005d96:	b002      	add	sp, #8
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	46c0      	nop			@ (mov r8, r8)
 8005d9c:	fe3fffff 	.word	0xfe3fffff

08005da0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	23e0      	movs	r3, #224	@ 0xe0
 8005dae:	045b      	lsls	r3, r3, #17
 8005db0:	4013      	ands	r3, r2
}
 8005db2:	0018      	movs	r0, r3
 8005db4:	46bd      	mov	sp, r7
 8005db6:	b002      	add	sp, #8
 8005db8:	bd80      	pop	{r7, pc}

08005dba <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8005dba:	b580      	push	{r7, lr}
 8005dbc:	b084      	sub	sp, #16
 8005dbe:	af00      	add	r7, sp, #0
 8005dc0:	60f8      	str	r0, [r7, #12]
 8005dc2:	60b9      	str	r1, [r7, #8]
 8005dc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	695b      	ldr	r3, [r3, #20]
 8005dca:	68ba      	ldr	r2, [r7, #8]
 8005dcc:	2104      	movs	r1, #4
 8005dce:	400a      	ands	r2, r1
 8005dd0:	2107      	movs	r1, #7
 8005dd2:	4091      	lsls	r1, r2
 8005dd4:	000a      	movs	r2, r1
 8005dd6:	43d2      	mvns	r2, r2
 8005dd8:	401a      	ands	r2, r3
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	2104      	movs	r1, #4
 8005dde:	400b      	ands	r3, r1
 8005de0:	6879      	ldr	r1, [r7, #4]
 8005de2:	4099      	lsls	r1, r3
 8005de4:	000b      	movs	r3, r1
 8005de6:	431a      	orrs	r2, r3
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8005dec:	46c0      	nop			@ (mov r8, r8)
 8005dee:	46bd      	mov	sp, r7
 8005df0:	b004      	add	sp, #16
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	2104      	movs	r1, #4
 8005e06:	400a      	ands	r2, r1
 8005e08:	2107      	movs	r1, #7
 8005e0a:	4091      	lsls	r1, r2
 8005e0c:	000a      	movs	r2, r1
 8005e0e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	2104      	movs	r1, #4
 8005e14:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005e16:	40da      	lsrs	r2, r3
 8005e18:	0013      	movs	r3, r2
}
 8005e1a:	0018      	movs	r0, r3
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	b002      	add	sp, #8
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b082      	sub	sp, #8
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	68da      	ldr	r2, [r3, #12]
 8005e2e:	23c0      	movs	r3, #192	@ 0xc0
 8005e30:	011b      	lsls	r3, r3, #4
 8005e32:	4013      	ands	r3, r2
 8005e34:	d101      	bne.n	8005e3a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005e36:	2301      	movs	r3, #1
 8005e38:	e000      	b.n	8005e3c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b002      	add	sp, #8
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	60f8      	str	r0, [r7, #12]
 8005e4c:	60b9      	str	r1, [r7, #8]
 8005e4e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e54:	68ba      	ldr	r2, [r7, #8]
 8005e56:	211f      	movs	r1, #31
 8005e58:	400a      	ands	r2, r1
 8005e5a:	210f      	movs	r1, #15
 8005e5c:	4091      	lsls	r1, r2
 8005e5e:	000a      	movs	r2, r1
 8005e60:	43d2      	mvns	r2, r2
 8005e62:	401a      	ands	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	0e9b      	lsrs	r3, r3, #26
 8005e68:	210f      	movs	r1, #15
 8005e6a:	4019      	ands	r1, r3
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	201f      	movs	r0, #31
 8005e70:	4003      	ands	r3, r0
 8005e72:	4099      	lsls	r1, r3
 8005e74:	000b      	movs	r3, r1
 8005e76:	431a      	orrs	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005e7c:	46c0      	nop			@ (mov r8, r8)
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	b004      	add	sp, #16
 8005e82:	bd80      	pop	{r7, pc}

08005e84 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	035b      	lsls	r3, r3, #13
 8005e96:	0b5b      	lsrs	r3, r3, #13
 8005e98:	431a      	orrs	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005e9e:	46c0      	nop			@ (mov r8, r8)
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	b002      	add	sp, #8
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b082      	sub	sp, #8
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
 8005eae:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eb4:	683a      	ldr	r2, [r7, #0]
 8005eb6:	0352      	lsls	r2, r2, #13
 8005eb8:	0b52      	lsrs	r2, r2, #13
 8005eba:	43d2      	mvns	r2, r2
 8005ebc:	401a      	ands	r2, r3
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ec2:	46c0      	nop			@ (mov r8, r8)
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	b002      	add	sp, #8
 8005ec8:	bd80      	pop	{r7, pc}
	...

08005ecc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	60f8      	str	r0, [r7, #12]
 8005ed4:	60b9      	str	r1, [r7, #8]
 8005ed6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	68ba      	ldr	r2, [r7, #8]
 8005ede:	0212      	lsls	r2, r2, #8
 8005ee0:	43d2      	mvns	r2, r2
 8005ee2:	401a      	ands	r2, r3
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	021b      	lsls	r3, r3, #8
 8005ee8:	6879      	ldr	r1, [r7, #4]
 8005eea:	400b      	ands	r3, r1
 8005eec:	4904      	ldr	r1, [pc, #16]	@ (8005f00 <LL_ADC_SetChannelSamplingTime+0x34>)
 8005eee:	400b      	ands	r3, r1
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8005ef6:	46c0      	nop			@ (mov r8, r8)
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	b004      	add	sp, #16
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	46c0      	nop			@ (mov r8, r8)
 8005f00:	07ffff00 	.word	0x07ffff00

08005f04 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	4a05      	ldr	r2, [pc, #20]	@ (8005f28 <LL_ADC_EnableInternalRegulator+0x24>)
 8005f12:	4013      	ands	r3, r2
 8005f14:	2280      	movs	r2, #128	@ 0x80
 8005f16:	0552      	lsls	r2, r2, #21
 8005f18:	431a      	orrs	r2, r3
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005f1e:	46c0      	nop			@ (mov r8, r8)
 8005f20:	46bd      	mov	sp, r7
 8005f22:	b002      	add	sp, #8
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	46c0      	nop			@ (mov r8, r8)
 8005f28:	6fffffe8 	.word	0x6fffffe8

08005f2c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	2380      	movs	r3, #128	@ 0x80
 8005f3a:	055b      	lsls	r3, r3, #21
 8005f3c:	401a      	ands	r2, r3
 8005f3e:	2380      	movs	r3, #128	@ 0x80
 8005f40:	055b      	lsls	r3, r3, #21
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d101      	bne.n	8005f4a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8005f46:	2301      	movs	r3, #1
 8005f48:	e000      	b.n	8005f4c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	b002      	add	sp, #8
 8005f52:	bd80      	pop	{r7, pc}

08005f54 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	4a04      	ldr	r2, [pc, #16]	@ (8005f74 <LL_ADC_Enable+0x20>)
 8005f62:	4013      	ands	r3, r2
 8005f64:	2201      	movs	r2, #1
 8005f66:	431a      	orrs	r2, r3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005f6c:	46c0      	nop			@ (mov r8, r8)
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	b002      	add	sp, #8
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	7fffffe8 	.word	0x7fffffe8

08005f78 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b082      	sub	sp, #8
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	4a04      	ldr	r2, [pc, #16]	@ (8005f98 <LL_ADC_Disable+0x20>)
 8005f86:	4013      	ands	r3, r2
 8005f88:	2202      	movs	r2, #2
 8005f8a:	431a      	orrs	r2, r3
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005f90:	46c0      	nop			@ (mov r8, r8)
 8005f92:	46bd      	mov	sp, r7
 8005f94:	b002      	add	sp, #8
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	7fffffe8 	.word	0x7fffffe8

08005f9c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	2201      	movs	r2, #1
 8005faa:	4013      	ands	r3, r2
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d101      	bne.n	8005fb4 <LL_ADC_IsEnabled+0x18>
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e000      	b.n	8005fb6 <LL_ADC_IsEnabled+0x1a>
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	b002      	add	sp, #8
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b082      	sub	sp, #8
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	4013      	ands	r3, r2
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d101      	bne.n	8005fd6 <LL_ADC_IsDisableOngoing+0x18>
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e000      	b.n	8005fd8 <LL_ADC_IsDisableOngoing+0x1a>
 8005fd6:	2300      	movs	r3, #0
}
 8005fd8:	0018      	movs	r0, r3
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	b002      	add	sp, #8
 8005fde:	bd80      	pop	{r7, pc}

08005fe0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b082      	sub	sp, #8
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	4a04      	ldr	r2, [pc, #16]	@ (8006000 <LL_ADC_REG_StartConversion+0x20>)
 8005fee:	4013      	ands	r3, r2
 8005ff0:	2204      	movs	r2, #4
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005ff8:	46c0      	nop			@ (mov r8, r8)
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	b002      	add	sp, #8
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	7fffffe8 	.word	0x7fffffe8

08006004 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	4a04      	ldr	r2, [pc, #16]	@ (8006024 <LL_ADC_REG_StopConversion+0x20>)
 8006012:	4013      	ands	r3, r2
 8006014:	2210      	movs	r2, #16
 8006016:	431a      	orrs	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800601c:	46c0      	nop			@ (mov r8, r8)
 800601e:	46bd      	mov	sp, r7
 8006020:	b002      	add	sp, #8
 8006022:	bd80      	pop	{r7, pc}
 8006024:	7fffffe8 	.word	0x7fffffe8

08006028 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b082      	sub	sp, #8
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	2204      	movs	r2, #4
 8006036:	4013      	ands	r3, r2
 8006038:	2b04      	cmp	r3, #4
 800603a:	d101      	bne.n	8006040 <LL_ADC_REG_IsConversionOngoing+0x18>
 800603c:	2301      	movs	r3, #1
 800603e:	e000      	b.n	8006042 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006040:	2300      	movs	r3, #0
}
 8006042:	0018      	movs	r0, r3
 8006044:	46bd      	mov	sp, r7
 8006046:	b002      	add	sp, #8
 8006048:	bd80      	pop	{r7, pc}
	...

0800604c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b088      	sub	sp, #32
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006054:	231f      	movs	r3, #31
 8006056:	18fb      	adds	r3, r7, r3
 8006058:	2200      	movs	r2, #0
 800605a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800605c:	2300      	movs	r3, #0
 800605e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8006060:	2300      	movs	r3, #0
 8006062:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006064:	2300      	movs	r3, #0
 8006066:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d101      	bne.n	8006072 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800606e:	2301      	movs	r3, #1
 8006070:	e19f      	b.n	80063b2 <HAL_ADC_Init+0x366>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006076:	2b00      	cmp	r3, #0
 8006078:	d12a      	bne.n	80060d0 <HAL_ADC_Init+0x84>
  {
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    /* Init the ADC Callback settings */
    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4acf      	ldr	r2, [pc, #828]	@ (80063bc <HAL_ADC_Init+0x370>)
 800607e:	665a      	str	r2, [r3, #100]	@ 0x64
    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4acf      	ldr	r2, [pc, #828]	@ (80063c0 <HAL_ADC_Init+0x374>)
 8006084:	669a      	str	r2, [r3, #104]	@ 0x68
    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4ace      	ldr	r2, [pc, #824]	@ (80063c4 <HAL_ADC_Init+0x378>)
 800608a:	66da      	str	r2, [r3, #108]	@ 0x6c
    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4ace      	ldr	r2, [pc, #824]	@ (80063c8 <HAL_ADC_Init+0x37c>)
 8006090:	671a      	str	r2, [r3, #112]	@ 0x70
    hadc->LevelOutOfWindow2Callback     = HAL_ADCEx_LevelOutOfWindow2Callback;      /* Legacy weak callback */
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4acd      	ldr	r2, [pc, #820]	@ (80063cc <HAL_ADC_Init+0x380>)
 8006096:	675a      	str	r2, [r3, #116]	@ 0x74
    hadc->LevelOutOfWindow3Callback     = HAL_ADCEx_LevelOutOfWindow3Callback;      /* Legacy weak callback */
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4acd      	ldr	r2, [pc, #820]	@ (80063d0 <HAL_ADC_Init+0x384>)
 800609c:	679a      	str	r2, [r3, #120]	@ 0x78
    hadc->EndOfSamplingCallback         = HAL_ADCEx_EndOfSamplingCallback;          /* Legacy weak callback */
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4acc      	ldr	r2, [pc, #816]	@ (80063d4 <HAL_ADC_Init+0x388>)
 80060a2:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (hadc->MspInitCallback == NULL)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2280      	movs	r2, #128	@ 0x80
 80060a8:	589b      	ldr	r3, [r3, r2]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d103      	bne.n	80060b6 <HAL_ADC_Init+0x6a>
    {
      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2180      	movs	r1, #128	@ 0x80
 80060b2:	4ac9      	ldr	r2, [pc, #804]	@ (80063d8 <HAL_ADC_Init+0x38c>)
 80060b4:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2280      	movs	r2, #128	@ 0x80
 80060ba:	589b      	ldr	r3, [r3, r2]
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	0010      	movs	r0, r2
 80060c0:	4798      	blx	r3
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2254      	movs	r2, #84	@ 0x54
 80060cc:	2100      	movs	r1, #0
 80060ce:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	0018      	movs	r0, r3
 80060d6:	f7ff ff29 	bl	8005f2c <LL_ADC_IsInternalRegulatorEnabled>
 80060da:	1e03      	subs	r3, r0, #0
 80060dc:	d115      	bne.n	800610a <HAL_ADC_Init+0xbe>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	0018      	movs	r0, r3
 80060e4:	f7ff ff0e 	bl	8005f04 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80060e8:	4bbc      	ldr	r3, [pc, #752]	@ (80063dc <HAL_ADC_Init+0x390>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	49bc      	ldr	r1, [pc, #752]	@ (80063e0 <HAL_ADC_Init+0x394>)
 80060ee:	0018      	movs	r0, r3
 80060f0:	f7fa f80a 	bl	8000108 <__udivsi3>
 80060f4:	0003      	movs	r3, r0
 80060f6:	3301      	adds	r3, #1
 80060f8:	005b      	lsls	r3, r3, #1
 80060fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80060fc:	e002      	b.n	8006104 <HAL_ADC_Init+0xb8>
    {
      wait_loop_index--;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	3b01      	subs	r3, #1
 8006102:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d1f9      	bne.n	80060fe <HAL_ADC_Init+0xb2>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	0018      	movs	r0, r3
 8006110:	f7ff ff0c 	bl	8005f2c <LL_ADC_IsInternalRegulatorEnabled>
 8006114:	1e03      	subs	r3, r0, #0
 8006116:	d10f      	bne.n	8006138 <HAL_ADC_Init+0xec>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800611c:	2210      	movs	r2, #16
 800611e:	431a      	orrs	r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006128:	2201      	movs	r2, #1
 800612a:	431a      	orrs	r2, r3
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006130:	231f      	movs	r3, #31
 8006132:	18fb      	adds	r3, r7, r3
 8006134:	2201      	movs	r2, #1
 8006136:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	0018      	movs	r0, r3
 800613e:	f7ff ff73 	bl	8006028 <LL_ADC_REG_IsConversionOngoing>
 8006142:	0003      	movs	r3, r0
 8006144:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800614a:	2210      	movs	r2, #16
 800614c:	4013      	ands	r3, r2
 800614e:	d000      	beq.n	8006152 <HAL_ADC_Init+0x106>
 8006150:	e122      	b.n	8006398 <HAL_ADC_Init+0x34c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d000      	beq.n	800615a <HAL_ADC_Init+0x10e>
 8006158:	e11e      	b.n	8006398 <HAL_ADC_Init+0x34c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800615e:	4aa1      	ldr	r2, [pc, #644]	@ (80063e4 <HAL_ADC_Init+0x398>)
 8006160:	4013      	ands	r3, r2
 8006162:	2202      	movs	r2, #2
 8006164:	431a      	orrs	r2, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	0018      	movs	r0, r3
 8006170:	f7ff ff14 	bl	8005f9c <LL_ADC_IsEnabled>
 8006174:	1e03      	subs	r3, r0, #0
 8006176:	d000      	beq.n	800617a <HAL_ADC_Init+0x12e>
 8006178:	e0ad      	b.n	80062d6 <HAL_ADC_Init+0x28a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	7e1b      	ldrb	r3, [r3, #24]
 8006182:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006184:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	7e5b      	ldrb	r3, [r3, #25]
 800618a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800618c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	7e9b      	ldrb	r3, [r3, #26]
 8006192:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006194:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_ADC_Init+0x158>
 800619e:	2380      	movs	r3, #128	@ 0x80
 80061a0:	015b      	lsls	r3, r3, #5
 80061a2:	e000      	b.n	80061a6 <HAL_ADC_Init+0x15a>
 80061a4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80061a6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80061ac:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	da04      	bge.n	80061c0 <HAL_ADC_Init+0x174>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	085b      	lsrs	r3, r3, #1
 80061be:	e001      	b.n	80061c4 <HAL_ADC_Init+0x178>
 80061c0:	2380      	movs	r3, #128	@ 0x80
 80061c2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80061c4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	212c      	movs	r1, #44	@ 0x2c
 80061ca:	5c5b      	ldrb	r3, [r3, r1]
 80061cc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80061ce:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80061d0:	69ba      	ldr	r2, [r7, #24]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2220      	movs	r2, #32
 80061da:	5c9b      	ldrb	r3, [r3, r2]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d115      	bne.n	800620c <HAL_ADC_Init+0x1c0>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	7e9b      	ldrb	r3, [r3, #26]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d105      	bne.n	80061f4 <HAL_ADC_Init+0x1a8>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	2280      	movs	r2, #128	@ 0x80
 80061ec:	0252      	lsls	r2, r2, #9
 80061ee:	4313      	orrs	r3, r2
 80061f0:	61bb      	str	r3, [r7, #24]
 80061f2:	e00b      	b.n	800620c <HAL_ADC_Init+0x1c0>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061f8:	2220      	movs	r2, #32
 80061fa:	431a      	orrs	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006204:	2201      	movs	r2, #1
 8006206:	431a      	orrs	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006210:	2b00      	cmp	r3, #0
 8006212:	d00a      	beq.n	800622a <HAL_ADC_Init+0x1de>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006218:	23e0      	movs	r3, #224	@ 0xe0
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006222:	4313      	orrs	r3, r2
 8006224:	69ba      	ldr	r2, [r7, #24]
 8006226:	4313      	orrs	r3, r2
 8006228:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	4a6d      	ldr	r2, [pc, #436]	@ (80063e8 <HAL_ADC_Init+0x39c>)
 8006232:	4013      	ands	r3, r2
 8006234:	0019      	movs	r1, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69ba      	ldr	r2, [r7, #24]
 800623c:	430a      	orrs	r2, r1
 800623e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	0f9b      	lsrs	r3, r3, #30
 8006246:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800624c:	4313      	orrs	r3, r2
 800624e:	697a      	ldr	r2, [r7, #20]
 8006250:	4313      	orrs	r3, r2
 8006252:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	223c      	movs	r2, #60	@ 0x3c
 8006258:	5c9b      	ldrb	r3, [r3, r2]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d111      	bne.n	8006282 <HAL_ADC_Init+0x236>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	0f9b      	lsrs	r3, r3, #30
 8006264:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800626a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8006270:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8006276:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	4313      	orrs	r3, r2
 800627c:	2201      	movs	r2, #1
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	4a58      	ldr	r2, [pc, #352]	@ (80063ec <HAL_ADC_Init+0x3a0>)
 800628a:	4013      	ands	r3, r2
 800628c:	0019      	movs	r1, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	697a      	ldr	r2, [r7, #20]
 8006294:	430a      	orrs	r2, r1
 8006296:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	23c0      	movs	r3, #192	@ 0xc0
 800629e:	061b      	lsls	r3, r3, #24
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d018      	beq.n	80062d6 <HAL_ADC_Init+0x28a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80062a8:	2380      	movs	r3, #128	@ 0x80
 80062aa:	05db      	lsls	r3, r3, #23
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d012      	beq.n	80062d6 <HAL_ADC_Init+0x28a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80062b4:	2380      	movs	r3, #128	@ 0x80
 80062b6:	061b      	lsls	r3, r3, #24
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d00c      	beq.n	80062d6 <HAL_ADC_Init+0x28a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80062bc:	4b4c      	ldr	r3, [pc, #304]	@ (80063f0 <HAL_ADC_Init+0x3a4>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a4c      	ldr	r2, [pc, #304]	@ (80063f4 <HAL_ADC_Init+0x3a8>)
 80062c2:	4013      	ands	r3, r2
 80062c4:	0019      	movs	r1, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	23f0      	movs	r3, #240	@ 0xf0
 80062cc:	039b      	lsls	r3, r3, #14
 80062ce:	401a      	ands	r2, r3
 80062d0:	4b47      	ldr	r3, [pc, #284]	@ (80063f0 <HAL_ADC_Init+0x3a4>)
 80062d2:	430a      	orrs	r2, r1
 80062d4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6818      	ldr	r0, [r3, #0]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062de:	001a      	movs	r2, r3
 80062e0:	2100      	movs	r1, #0
 80062e2:	f7ff fd6a 	bl	8005dba <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6818      	ldr	r0, [r3, #0]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ee:	4942      	ldr	r1, [pc, #264]	@ (80063f8 <HAL_ADC_Init+0x3ac>)
 80062f0:	001a      	movs	r2, r3
 80062f2:	f7ff fd62 	bl	8005dba <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d109      	bne.n	8006312 <HAL_ADC_Init+0x2c6>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2110      	movs	r1, #16
 800630a:	4249      	negs	r1, r1
 800630c:	430a      	orrs	r2, r1
 800630e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006310:	e018      	b.n	8006344 <HAL_ADC_Init+0x2f8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	691a      	ldr	r2, [r3, #16]
 8006316:	2380      	movs	r3, #128	@ 0x80
 8006318:	039b      	lsls	r3, r3, #14
 800631a:	429a      	cmp	r2, r3
 800631c:	d112      	bne.n	8006344 <HAL_ADC_Init+0x2f8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	69db      	ldr	r3, [r3, #28]
 8006328:	3b01      	subs	r3, #1
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	221c      	movs	r2, #28
 800632e:	4013      	ands	r3, r2
 8006330:	2210      	movs	r2, #16
 8006332:	4252      	negs	r2, r2
 8006334:	409a      	lsls	r2, r3
 8006336:	0011      	movs	r1, r2
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	430a      	orrs	r2, r1
 8006342:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2100      	movs	r1, #0
 800634a:	0018      	movs	r0, r3
 800634c:	f7ff fd52 	bl	8005df4 <LL_ADC_GetSamplingTimeCommonChannels>
 8006350:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006356:	429a      	cmp	r2, r3
 8006358:	d10b      	bne.n	8006372 <HAL_ADC_Init+0x326>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006364:	2203      	movs	r2, #3
 8006366:	4393      	bics	r3, r2
 8006368:	2201      	movs	r2, #1
 800636a:	431a      	orrs	r2, r3
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006370:	e01c      	b.n	80063ac <HAL_ADC_Init+0x360>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006376:	2212      	movs	r2, #18
 8006378:	4393      	bics	r3, r2
 800637a:	2210      	movs	r2, #16
 800637c:	431a      	orrs	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006386:	2201      	movs	r2, #1
 8006388:	431a      	orrs	r2, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800638e:	231f      	movs	r3, #31
 8006390:	18fb      	adds	r3, r7, r3
 8006392:	2201      	movs	r2, #1
 8006394:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006396:	e009      	b.n	80063ac <HAL_ADC_Init+0x360>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800639c:	2210      	movs	r2, #16
 800639e:	431a      	orrs	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80063a4:	231f      	movs	r3, #31
 80063a6:	18fb      	adds	r3, r7, r3
 80063a8:	2201      	movs	r2, #1
 80063aa:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80063ac:	231f      	movs	r3, #31
 80063ae:	18fb      	adds	r3, r7, r3
 80063b0:	781b      	ldrb	r3, [r3, #0]
}
 80063b2:	0018      	movs	r0, r3
 80063b4:	46bd      	mov	sp, r7
 80063b6:	b008      	add	sp, #32
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	46c0      	nop			@ (mov r8, r8)
 80063bc:	08006715 	.word	0x08006715
 80063c0:	08006725 	.word	0x08006725
 80063c4:	08006735 	.word	0x08006735
 80063c8:	08006745 	.word	0x08006745
 80063cc:	0800719d 	.word	0x0800719d
 80063d0:	080071ad 	.word	0x080071ad
 80063d4:	080071bd 	.word	0x080071bd
 80063d8:	08004ad5 	.word	0x08004ad5
 80063dc:	20000440 	.word	0x20000440
 80063e0:	00030d40 	.word	0x00030d40
 80063e4:	fffffefd 	.word	0xfffffefd
 80063e8:	ffde0201 	.word	0xffde0201
 80063ec:	1ffffc02 	.word	0x1ffffc02
 80063f0:	40012708 	.word	0x40012708
 80063f4:	ffc3ffff 	.word	0xffc3ffff
 80063f8:	07ffff04 	.word	0x07ffff04

080063fc <HAL_ADC_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID,
                                           pADC_CallbackTypeDef pCallback)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b086      	sub	sp, #24
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	607a      	str	r2, [r7, #4]
 8006406:	230b      	movs	r3, #11
 8006408:	18fb      	adds	r3, r7, r3
 800640a:	1c0a      	adds	r2, r1, #0
 800640c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800640e:	2317      	movs	r3, #23
 8006410:	18fb      	adds	r3, r7, r3
 8006412:	2200      	movs	r2, #0
 8006414:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d107      	bne.n	800642c <HAL_ADC_RegisterCallback+0x30>
  {
    /* Update the error code */
    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006420:	2210      	movs	r2, #16
 8006422:	431a      	orrs	r2, r3
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	65da      	str	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e06d      	b.n	8006508 <HAL_ADC_RegisterCallback+0x10c>
  }

  if ((hadc->State & HAL_ADC_STATE_READY) != 0UL)
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006430:	2201      	movs	r2, #1
 8006432:	4013      	ands	r3, r2
 8006434:	d03a      	beq.n	80064ac <HAL_ADC_RegisterCallback+0xb0>
  {
    switch (CallbackID)
 8006436:	230b      	movs	r3, #11
 8006438:	18fb      	adds	r3, r7, r3
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	2b0a      	cmp	r3, #10
 800643e:	d82a      	bhi.n	8006496 <HAL_ADC_RegisterCallback+0x9a>
 8006440:	009a      	lsls	r2, r3, #2
 8006442:	4b33      	ldr	r3, [pc, #204]	@ (8006510 <HAL_ADC_RegisterCallback+0x114>)
 8006444:	18d3      	adds	r3, r2, r3
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	469f      	mov	pc, r3
    {
      case HAL_ADC_CONVERSION_COMPLETE_CB_ID :
        hadc->ConvCpltCallback = pCallback;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006450:	e057      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_CONVERSION_HALF_CB_ID :
        hadc->ConvHalfCpltCallback = pCallback;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	687a      	ldr	r2, [r7, #4]
 8006456:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006458:	e053      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID :
        hadc->LevelOutOfWindowCallback = pCallback;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006460:	e04f      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_ERROR_CB_ID :
        hadc->ErrorCallback = pCallback;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006468:	e04b      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID :
        hadc->LevelOutOfWindow2Callback = pCallback;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006470:	e047      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID :
        hadc->LevelOutOfWindow3Callback = pCallback;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006478:	e043      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_END_OF_SAMPLING_CB_ID :
        hadc->EndOfSamplingCallback = pCallback;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006480:	e03f      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPINIT_CB_ID :
        hadc->MspInitCallback = pCallback;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2180      	movs	r1, #128	@ 0x80
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	505a      	str	r2, [r3, r1]
        break;
 800648a:	e03a      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPDEINIT_CB_ID :
        hadc->MspDeInitCallback = pCallback;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2184      	movs	r1, #132	@ 0x84
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	505a      	str	r2, [r3, r1]
        break;
 8006494:	e035      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      default :
        /* Update the error code */
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800649a:	2210      	movs	r2, #16
 800649c:	431a      	orrs	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Return error status */
        status = HAL_ERROR;
 80064a2:	2317      	movs	r3, #23
 80064a4:	18fb      	adds	r3, r7, r3
 80064a6:	2201      	movs	r2, #1
 80064a8:	701a      	strb	r2, [r3, #0]
        break;
 80064aa:	e02a      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>
    }
  }
  else if (HAL_ADC_STATE_RESET == hadc->State)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d11c      	bne.n	80064ee <HAL_ADC_RegisterCallback+0xf2>
  {
    switch (CallbackID)
 80064b4:	230b      	movs	r3, #11
 80064b6:	18fb      	adds	r3, r7, r3
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	2b09      	cmp	r3, #9
 80064bc:	d002      	beq.n	80064c4 <HAL_ADC_RegisterCallback+0xc8>
 80064be:	2b0a      	cmp	r3, #10
 80064c0:	d005      	beq.n	80064ce <HAL_ADC_RegisterCallback+0xd2>
 80064c2:	e009      	b.n	80064d8 <HAL_ADC_RegisterCallback+0xdc>
    {
      case HAL_ADC_MSPINIT_CB_ID :
        hadc->MspInitCallback = pCallback;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2180      	movs	r1, #128	@ 0x80
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	505a      	str	r2, [r3, r1]
        break;
 80064cc:	e019      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      case HAL_ADC_MSPDEINIT_CB_ID :
        hadc->MspDeInitCallback = pCallback;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2184      	movs	r1, #132	@ 0x84
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	505a      	str	r2, [r3, r1]
        break;
 80064d6:	e014      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>

      default :
        /* Update the error code */
        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064dc:	2210      	movs	r2, #16
 80064de:	431a      	orrs	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Return error status */
        status = HAL_ERROR;
 80064e4:	2317      	movs	r3, #23
 80064e6:	18fb      	adds	r3, r7, r3
 80064e8:	2201      	movs	r2, #1
 80064ea:	701a      	strb	r2, [r3, #0]
        break;
 80064ec:	e009      	b.n	8006502 <HAL_ADC_RegisterCallback+0x106>
    }
  }
  else
  {
    /* Update the error code */
    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064f2:	2210      	movs	r2, #16
 80064f4:	431a      	orrs	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Return error status */
    status =  HAL_ERROR;
 80064fa:	2317      	movs	r3, #23
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	2201      	movs	r2, #1
 8006500:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8006502:	2317      	movs	r3, #23
 8006504:	18fb      	adds	r3, r7, r3
 8006506:	781b      	ldrb	r3, [r3, #0]
}
 8006508:	0018      	movs	r0, r3
 800650a:	46bd      	mov	sp, r7
 800650c:	b006      	add	sp, #24
 800650e:	bd80      	pop	{r7, pc}
 8006510:	0800dc94 	.word	0x0800dc94

08006514 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8006514:	b5b0      	push	{r4, r5, r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	0018      	movs	r0, r3
 8006526:	f7ff fd7f 	bl	8006028 <LL_ADC_REG_IsConversionOngoing>
 800652a:	1e03      	subs	r3, r0, #0
 800652c:	d16c      	bne.n	8006608 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2254      	movs	r2, #84	@ 0x54
 8006532:	5c9b      	ldrb	r3, [r3, r2]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d101      	bne.n	800653c <HAL_ADC_Start_DMA+0x28>
 8006538:	2302      	movs	r3, #2
 800653a:	e06c      	b.n	8006616 <HAL_ADC_Start_DMA+0x102>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2254      	movs	r2, #84	@ 0x54
 8006540:	2101      	movs	r1, #1
 8006542:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	2201      	movs	r2, #1
 800654c:	4013      	ands	r3, r2
 800654e:	d113      	bne.n	8006578 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	0018      	movs	r0, r3
 8006556:	f7ff fd21 	bl	8005f9c <LL_ADC_IsEnabled>
 800655a:	1e03      	subs	r3, r0, #0
 800655c:	d004      	beq.n	8006568 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	0018      	movs	r0, r3
 8006564:	f7ff fd08 	bl	8005f78 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2101      	movs	r1, #1
 8006574:	430a      	orrs	r2, r1
 8006576:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006578:	2517      	movs	r5, #23
 800657a:	197c      	adds	r4, r7, r5
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	0018      	movs	r0, r3
 8006580:	f000 fb02 	bl	8006b88 <ADC_Enable>
 8006584:	0003      	movs	r3, r0
 8006586:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006588:	002c      	movs	r4, r5
 800658a:	193b      	adds	r3, r7, r4
 800658c:	781b      	ldrb	r3, [r3, #0]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d13e      	bne.n	8006610 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006596:	4a22      	ldr	r2, [pc, #136]	@ (8006620 <HAL_ADC_Start_DMA+0x10c>)
 8006598:	4013      	ands	r3, r2
 800659a:	2280      	movs	r2, #128	@ 0x80
 800659c:	0052      	lsls	r2, r2, #1
 800659e:	431a      	orrs	r2, r3
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2200      	movs	r2, #0
 80065a8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006624 <HAL_ADC_Start_DMA+0x110>)
 80065b0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065b6:	4a1c      	ldr	r2, [pc, #112]	@ (8006628 <HAL_ADC_Start_DMA+0x114>)
 80065b8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065be:	4a1b      	ldr	r2, [pc, #108]	@ (800662c <HAL_ADC_Start_DMA+0x118>)
 80065c0:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	221c      	movs	r2, #28
 80065c8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2254      	movs	r2, #84	@ 0x54
 80065ce:	2100      	movs	r1, #0
 80065d0:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2110      	movs	r1, #16
 80065de:	430a      	orrs	r2, r1
 80065e0:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	3340      	adds	r3, #64	@ 0x40
 80065ec:	0019      	movs	r1, r3
 80065ee:	68ba      	ldr	r2, [r7, #8]
 80065f0:	193c      	adds	r4, r7, r4
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f000 ff84 	bl	8007500 <HAL_DMA_Start_IT>
 80065f8:	0003      	movs	r3, r0
 80065fa:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	0018      	movs	r0, r3
 8006602:	f7ff fced 	bl	8005fe0 <LL_ADC_REG_StartConversion>
 8006606:	e003      	b.n	8006610 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006608:	2317      	movs	r3, #23
 800660a:	18fb      	adds	r3, r7, r3
 800660c:	2202      	movs	r2, #2
 800660e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8006610:	2317      	movs	r3, #23
 8006612:	18fb      	adds	r3, r7, r3
 8006614:	781b      	ldrb	r3, [r3, #0]
}
 8006616:	0018      	movs	r0, r3
 8006618:	46bd      	mov	sp, r7
 800661a:	b006      	add	sp, #24
 800661c:	bdb0      	pop	{r4, r5, r7, pc}
 800661e:	46c0      	nop			@ (mov r8, r8)
 8006620:	fffff0fe 	.word	0xfffff0fe
 8006624:	08006d51 	.word	0x08006d51
 8006628:	08006e1d 	.word	0x08006e1d
 800662c:	08006e3d 	.word	0x08006e3d

08006630 <HAL_ADC_Stop_DMA>:
  *         ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8006630:	b5b0      	push	{r4, r5, r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2254      	movs	r2, #84	@ 0x54
 800663c:	5c9b      	ldrb	r3, [r3, r2]
 800663e:	2b01      	cmp	r3, #1
 8006640:	d101      	bne.n	8006646 <HAL_ADC_Stop_DMA+0x16>
 8006642:	2302      	movs	r3, #2
 8006644:	e05f      	b.n	8006706 <HAL_ADC_Stop_DMA+0xd6>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2254      	movs	r2, #84	@ 0x54
 800664a:	2101      	movs	r1, #1
 800664c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800664e:	250f      	movs	r5, #15
 8006650:	197c      	adds	r4, r7, r5
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	0018      	movs	r0, r3
 8006656:	f000 fa55 	bl	8006b04 <ADC_ConversionStop>
 800665a:	0003      	movs	r3, r0
 800665c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800665e:	0029      	movs	r1, r5
 8006660:	187b      	adds	r3, r7, r1
 8006662:	781b      	ldrb	r3, [r3, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d147      	bne.n	80066f8 <HAL_ADC_Stop_DMA+0xc8>
  {
    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800666c:	2225      	movs	r2, #37	@ 0x25
 800666e:	5c9b      	ldrb	r3, [r3, r2]
 8006670:	b2db      	uxtb	r3, r3
 8006672:	2b02      	cmp	r3, #2
 8006674:	d112      	bne.n	800669c <HAL_ADC_Stop_DMA+0x6c>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800667a:	000d      	movs	r5, r1
 800667c:	187c      	adds	r4, r7, r1
 800667e:	0018      	movs	r0, r3
 8006680:	f000 ffc4 	bl	800760c <HAL_DMA_Abort>
 8006684:	0003      	movs	r3, r0
 8006686:	7023      	strb	r3, [r4, #0]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8006688:	197b      	adds	r3, r7, r5
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d005      	beq.n	800669c <HAL_ADC_Stop_DMA+0x6c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006694:	2240      	movs	r2, #64	@ 0x40
 8006696:	431a      	orrs	r2, r3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	685a      	ldr	r2, [r3, #4]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2110      	movs	r1, #16
 80066a8:	438a      	bics	r2, r1
 80066aa:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 80066ac:	220f      	movs	r2, #15
 80066ae:	18bb      	adds	r3, r7, r2
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d107      	bne.n	80066c6 <HAL_ADC_Stop_DMA+0x96>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80066b6:	18bc      	adds	r4, r7, r2
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	0018      	movs	r0, r3
 80066bc:	f000 faea 	bl	8006c94 <ADC_Disable>
 80066c0:	0003      	movs	r3, r0
 80066c2:	7023      	strb	r3, [r4, #0]
 80066c4:	e003      	b.n	80066ce <HAL_ADC_Stop_DMA+0x9e>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	0018      	movs	r0, r3
 80066ca:	f000 fae3 	bl	8006c94 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80066ce:	230f      	movs	r3, #15
 80066d0:	18fb      	adds	r3, r7, r3
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d107      	bne.n	80066e8 <HAL_ADC_Stop_DMA+0xb8>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066dc:	4a0c      	ldr	r2, [pc, #48]	@ (8006710 <HAL_ADC_Stop_DMA+0xe0>)
 80066de:	4013      	ands	r3, r2
 80066e0:	2201      	movs	r2, #1
 80066e2:	431a      	orrs	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }

    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	68da      	ldr	r2, [r3, #12]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2101      	movs	r1, #1
 80066f4:	438a      	bics	r2, r1
 80066f6:	60da      	str	r2, [r3, #12]
  }

  __HAL_UNLOCK(hadc);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2254      	movs	r2, #84	@ 0x54
 80066fc:	2100      	movs	r1, #0
 80066fe:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8006700:	230f      	movs	r3, #15
 8006702:	18fb      	adds	r3, r7, r3
 8006704:	781b      	ldrb	r3, [r3, #0]
}
 8006706:	0018      	movs	r0, r3
 8006708:	46bd      	mov	sp, r7
 800670a:	b004      	add	sp, #16
 800670c:	bdb0      	pop	{r4, r5, r7, pc}
 800670e:	46c0      	nop			@ (mov r8, r8)
 8006710:	fffffefe 	.word	0xfffffefe

08006714 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800671c:	46c0      	nop			@ (mov r8, r8)
 800671e:	46bd      	mov	sp, r7
 8006720:	b002      	add	sp, #8
 8006722:	bd80      	pop	{r7, pc}

08006724 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800672c:	46c0      	nop			@ (mov r8, r8)
 800672e:	46bd      	mov	sp, r7
 8006730:	b002      	add	sp, #8
 8006732:	bd80      	pop	{r7, pc}

08006734 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b082      	sub	sp, #8
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800673c:	46c0      	nop			@ (mov r8, r8)
 800673e:	46bd      	mov	sp, r7
 8006740:	b002      	add	sp, #8
 8006742:	bd80      	pop	{r7, pc}

08006744 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800674c:	46c0      	nop			@ (mov r8, r8)
 800674e:	46bd      	mov	sp, r7
 8006750:	b002      	add	sp, #8
 8006752:	bd80      	pop	{r7, pc}

08006754 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
 800675c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800675e:	2317      	movs	r3, #23
 8006760:	18fb      	adds	r3, r7, r3
 8006762:	2200      	movs	r2, #0
 8006764:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006766:	2300      	movs	r3, #0
 8006768:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2254      	movs	r2, #84	@ 0x54
 800676e:	5c9b      	ldrb	r3, [r3, r2]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d101      	bne.n	8006778 <HAL_ADC_ConfigChannel+0x24>
 8006774:	2302      	movs	r3, #2
 8006776:	e1c0      	b.n	8006afa <HAL_ADC_ConfigChannel+0x3a6>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2254      	movs	r2, #84	@ 0x54
 800677c:	2101      	movs	r1, #1
 800677e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	0018      	movs	r0, r3
 8006786:	f7ff fc4f 	bl	8006028 <LL_ADC_REG_IsConversionOngoing>
 800678a:	1e03      	subs	r3, r0, #0
 800678c:	d000      	beq.n	8006790 <HAL_ADC_ConfigChannel+0x3c>
 800678e:	e1a3      	b.n	8006ad8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	2b02      	cmp	r3, #2
 8006796:	d100      	bne.n	800679a <HAL_ADC_ConfigChannel+0x46>
 8006798:	e143      	b.n	8006a22 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	691a      	ldr	r2, [r3, #16]
 800679e:	2380      	movs	r3, #128	@ 0x80
 80067a0:	061b      	lsls	r3, r3, #24
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d004      	beq.n	80067b0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80067aa:	4ac1      	ldr	r2, [pc, #772]	@ (8006ab0 <HAL_ADC_ConfigChannel+0x35c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d108      	bne.n	80067c2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	0019      	movs	r1, r3
 80067ba:	0010      	movs	r0, r2
 80067bc:	f7ff fb62 	bl	8005e84 <LL_ADC_REG_SetSequencerChAdd>
 80067c0:	e0c9      	b.n	8006956 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	211f      	movs	r1, #31
 80067cc:	400b      	ands	r3, r1
 80067ce:	210f      	movs	r1, #15
 80067d0:	4099      	lsls	r1, r3
 80067d2:	000b      	movs	r3, r1
 80067d4:	43db      	mvns	r3, r3
 80067d6:	4013      	ands	r3, r2
 80067d8:	0019      	movs	r1, r3
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	035b      	lsls	r3, r3, #13
 80067e0:	0b5b      	lsrs	r3, r3, #13
 80067e2:	d105      	bne.n	80067f0 <HAL_ADC_ConfigChannel+0x9c>
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	0e9b      	lsrs	r3, r3, #26
 80067ea:	221f      	movs	r2, #31
 80067ec:	4013      	ands	r3, r2
 80067ee:	e098      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2201      	movs	r2, #1
 80067f6:	4013      	ands	r3, r2
 80067f8:	d000      	beq.n	80067fc <HAL_ADC_ConfigChannel+0xa8>
 80067fa:	e091      	b.n	8006920 <HAL_ADC_ConfigChannel+0x1cc>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2202      	movs	r2, #2
 8006802:	4013      	ands	r3, r2
 8006804:	d000      	beq.n	8006808 <HAL_ADC_ConfigChannel+0xb4>
 8006806:	e089      	b.n	800691c <HAL_ADC_ConfigChannel+0x1c8>
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2204      	movs	r2, #4
 800680e:	4013      	ands	r3, r2
 8006810:	d000      	beq.n	8006814 <HAL_ADC_ConfigChannel+0xc0>
 8006812:	e081      	b.n	8006918 <HAL_ADC_ConfigChannel+0x1c4>
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2208      	movs	r2, #8
 800681a:	4013      	ands	r3, r2
 800681c:	d000      	beq.n	8006820 <HAL_ADC_ConfigChannel+0xcc>
 800681e:	e079      	b.n	8006914 <HAL_ADC_ConfigChannel+0x1c0>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2210      	movs	r2, #16
 8006826:	4013      	ands	r3, r2
 8006828:	d000      	beq.n	800682c <HAL_ADC_ConfigChannel+0xd8>
 800682a:	e071      	b.n	8006910 <HAL_ADC_ConfigChannel+0x1bc>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2220      	movs	r2, #32
 8006832:	4013      	ands	r3, r2
 8006834:	d000      	beq.n	8006838 <HAL_ADC_ConfigChannel+0xe4>
 8006836:	e069      	b.n	800690c <HAL_ADC_ConfigChannel+0x1b8>
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2240      	movs	r2, #64	@ 0x40
 800683e:	4013      	ands	r3, r2
 8006840:	d000      	beq.n	8006844 <HAL_ADC_ConfigChannel+0xf0>
 8006842:	e061      	b.n	8006908 <HAL_ADC_ConfigChannel+0x1b4>
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2280      	movs	r2, #128	@ 0x80
 800684a:	4013      	ands	r3, r2
 800684c:	d000      	beq.n	8006850 <HAL_ADC_ConfigChannel+0xfc>
 800684e:	e059      	b.n	8006904 <HAL_ADC_ConfigChannel+0x1b0>
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	2380      	movs	r3, #128	@ 0x80
 8006856:	005b      	lsls	r3, r3, #1
 8006858:	4013      	ands	r3, r2
 800685a:	d151      	bne.n	8006900 <HAL_ADC_ConfigChannel+0x1ac>
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	2380      	movs	r3, #128	@ 0x80
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	4013      	ands	r3, r2
 8006866:	d149      	bne.n	80068fc <HAL_ADC_ConfigChannel+0x1a8>
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	2380      	movs	r3, #128	@ 0x80
 800686e:	00db      	lsls	r3, r3, #3
 8006870:	4013      	ands	r3, r2
 8006872:	d141      	bne.n	80068f8 <HAL_ADC_ConfigChannel+0x1a4>
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	2380      	movs	r3, #128	@ 0x80
 800687a:	011b      	lsls	r3, r3, #4
 800687c:	4013      	ands	r3, r2
 800687e:	d139      	bne.n	80068f4 <HAL_ADC_ConfigChannel+0x1a0>
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	2380      	movs	r3, #128	@ 0x80
 8006886:	015b      	lsls	r3, r3, #5
 8006888:	4013      	ands	r3, r2
 800688a:	d131      	bne.n	80068f0 <HAL_ADC_ConfigChannel+0x19c>
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	2380      	movs	r3, #128	@ 0x80
 8006892:	019b      	lsls	r3, r3, #6
 8006894:	4013      	ands	r3, r2
 8006896:	d129      	bne.n	80068ec <HAL_ADC_ConfigChannel+0x198>
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	2380      	movs	r3, #128	@ 0x80
 800689e:	01db      	lsls	r3, r3, #7
 80068a0:	4013      	ands	r3, r2
 80068a2:	d121      	bne.n	80068e8 <HAL_ADC_ConfigChannel+0x194>
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	681a      	ldr	r2, [r3, #0]
 80068a8:	2380      	movs	r3, #128	@ 0x80
 80068aa:	021b      	lsls	r3, r3, #8
 80068ac:	4013      	ands	r3, r2
 80068ae:	d119      	bne.n	80068e4 <HAL_ADC_ConfigChannel+0x190>
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	2380      	movs	r3, #128	@ 0x80
 80068b6:	025b      	lsls	r3, r3, #9
 80068b8:	4013      	ands	r3, r2
 80068ba:	d111      	bne.n	80068e0 <HAL_ADC_ConfigChannel+0x18c>
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	2380      	movs	r3, #128	@ 0x80
 80068c2:	029b      	lsls	r3, r3, #10
 80068c4:	4013      	ands	r3, r2
 80068c6:	d109      	bne.n	80068dc <HAL_ADC_ConfigChannel+0x188>
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	2380      	movs	r3, #128	@ 0x80
 80068ce:	02db      	lsls	r3, r3, #11
 80068d0:	4013      	ands	r3, r2
 80068d2:	d001      	beq.n	80068d8 <HAL_ADC_ConfigChannel+0x184>
 80068d4:	2312      	movs	r3, #18
 80068d6:	e024      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068d8:	2300      	movs	r3, #0
 80068da:	e022      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068dc:	2311      	movs	r3, #17
 80068de:	e020      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068e0:	2310      	movs	r3, #16
 80068e2:	e01e      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068e4:	230f      	movs	r3, #15
 80068e6:	e01c      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068e8:	230e      	movs	r3, #14
 80068ea:	e01a      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068ec:	230d      	movs	r3, #13
 80068ee:	e018      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068f0:	230c      	movs	r3, #12
 80068f2:	e016      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068f4:	230b      	movs	r3, #11
 80068f6:	e014      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068f8:	230a      	movs	r3, #10
 80068fa:	e012      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 80068fc:	2309      	movs	r3, #9
 80068fe:	e010      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 8006900:	2308      	movs	r3, #8
 8006902:	e00e      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 8006904:	2307      	movs	r3, #7
 8006906:	e00c      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 8006908:	2306      	movs	r3, #6
 800690a:	e00a      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 800690c:	2305      	movs	r3, #5
 800690e:	e008      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 8006910:	2304      	movs	r3, #4
 8006912:	e006      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 8006914:	2303      	movs	r3, #3
 8006916:	e004      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 8006918:	2302      	movs	r3, #2
 800691a:	e002      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 800691c:	2301      	movs	r3, #1
 800691e:	e000      	b.n	8006922 <HAL_ADC_ConfigChannel+0x1ce>
 8006920:	2300      	movs	r3, #0
 8006922:	683a      	ldr	r2, [r7, #0]
 8006924:	6852      	ldr	r2, [r2, #4]
 8006926:	201f      	movs	r0, #31
 8006928:	4002      	ands	r2, r0
 800692a:	4093      	lsls	r3, r2
 800692c:	000a      	movs	r2, r1
 800692e:	431a      	orrs	r2, r3
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	089b      	lsrs	r3, r3, #2
 800693a:	1c5a      	adds	r2, r3, #1
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	69db      	ldr	r3, [r3, #28]
 8006940:	429a      	cmp	r2, r3
 8006942:	d808      	bhi.n	8006956 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6818      	ldr	r0, [r3, #0]
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	6859      	ldr	r1, [r3, #4]
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	001a      	movs	r2, r3
 8006952:	f7ff fa77 	bl	8005e44 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6818      	ldr	r0, [r3, #0]
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	6819      	ldr	r1, [r3, #0]
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	001a      	movs	r2, r3
 8006964:	f7ff fab2 	bl	8005ecc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	db00      	blt.n	8006972 <HAL_ADC_ConfigChannel+0x21e>
 8006970:	e0bc      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006972:	4b50      	ldr	r3, [pc, #320]	@ (8006ab4 <HAL_ADC_ConfigChannel+0x360>)
 8006974:	0018      	movs	r0, r3
 8006976:	f7ff fa13 	bl	8005da0 <LL_ADC_GetCommonPathInternalCh>
 800697a:	0003      	movs	r3, r0
 800697c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	4a4d      	ldr	r2, [pc, #308]	@ (8006ab8 <HAL_ADC_ConfigChannel+0x364>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d122      	bne.n	80069ce <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	2380      	movs	r3, #128	@ 0x80
 800698c:	041b      	lsls	r3, r3, #16
 800698e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006990:	d11d      	bne.n	80069ce <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	2280      	movs	r2, #128	@ 0x80
 8006996:	0412      	lsls	r2, r2, #16
 8006998:	4313      	orrs	r3, r2
 800699a:	4a46      	ldr	r2, [pc, #280]	@ (8006ab4 <HAL_ADC_ConfigChannel+0x360>)
 800699c:	0019      	movs	r1, r3
 800699e:	0010      	movs	r0, r2
 80069a0:	f7ff f9ea 	bl	8005d78 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80069a4:	4b45      	ldr	r3, [pc, #276]	@ (8006abc <HAL_ADC_ConfigChannel+0x368>)
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	4945      	ldr	r1, [pc, #276]	@ (8006ac0 <HAL_ADC_ConfigChannel+0x36c>)
 80069aa:	0018      	movs	r0, r3
 80069ac:	f7f9 fbac 	bl	8000108 <__udivsi3>
 80069b0:	0003      	movs	r3, r0
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	0013      	movs	r3, r2
 80069b6:	005b      	lsls	r3, r3, #1
 80069b8:	189b      	adds	r3, r3, r2
 80069ba:	009b      	lsls	r3, r3, #2
 80069bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80069be:	e002      	b.n	80069c6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	3b01      	subs	r3, #1
 80069c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1f9      	bne.n	80069c0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80069cc:	e08e      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a3c      	ldr	r2, [pc, #240]	@ (8006ac4 <HAL_ADC_ConfigChannel+0x370>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d10e      	bne.n	80069f6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80069d8:	693a      	ldr	r2, [r7, #16]
 80069da:	2380      	movs	r3, #128	@ 0x80
 80069dc:	045b      	lsls	r3, r3, #17
 80069de:	4013      	ands	r3, r2
 80069e0:	d109      	bne.n	80069f6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	2280      	movs	r2, #128	@ 0x80
 80069e6:	0452      	lsls	r2, r2, #17
 80069e8:	4313      	orrs	r3, r2
 80069ea:	4a32      	ldr	r2, [pc, #200]	@ (8006ab4 <HAL_ADC_ConfigChannel+0x360>)
 80069ec:	0019      	movs	r1, r3
 80069ee:	0010      	movs	r0, r2
 80069f0:	f7ff f9c2 	bl	8005d78 <LL_ADC_SetCommonPathInternalCh>
 80069f4:	e07a      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a33      	ldr	r2, [pc, #204]	@ (8006ac8 <HAL_ADC_ConfigChannel+0x374>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d000      	beq.n	8006a02 <HAL_ADC_ConfigChannel+0x2ae>
 8006a00:	e074      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	2380      	movs	r3, #128	@ 0x80
 8006a06:	03db      	lsls	r3, r3, #15
 8006a08:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006a0a:	d000      	beq.n	8006a0e <HAL_ADC_ConfigChannel+0x2ba>
 8006a0c:	e06e      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	2280      	movs	r2, #128	@ 0x80
 8006a12:	03d2      	lsls	r2, r2, #15
 8006a14:	4313      	orrs	r3, r2
 8006a16:	4a27      	ldr	r2, [pc, #156]	@ (8006ab4 <HAL_ADC_ConfigChannel+0x360>)
 8006a18:	0019      	movs	r1, r3
 8006a1a:	0010      	movs	r0, r2
 8006a1c:	f7ff f9ac 	bl	8005d78 <LL_ADC_SetCommonPathInternalCh>
 8006a20:	e064      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	691a      	ldr	r2, [r3, #16]
 8006a26:	2380      	movs	r3, #128	@ 0x80
 8006a28:	061b      	lsls	r3, r3, #24
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d004      	beq.n	8006a38 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006a32:	4a1f      	ldr	r2, [pc, #124]	@ (8006ab0 <HAL_ADC_ConfigChannel+0x35c>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d107      	bne.n	8006a48 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	0019      	movs	r1, r3
 8006a42:	0010      	movs	r0, r2
 8006a44:	f7ff fa2f 	bl	8005ea6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	da4d      	bge.n	8006aec <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a50:	4b18      	ldr	r3, [pc, #96]	@ (8006ab4 <HAL_ADC_ConfigChannel+0x360>)
 8006a52:	0018      	movs	r0, r3
 8006a54:	f7ff f9a4 	bl	8005da0 <LL_ADC_GetCommonPathInternalCh>
 8006a58:	0003      	movs	r3, r0
 8006a5a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a15      	ldr	r2, [pc, #84]	@ (8006ab8 <HAL_ADC_ConfigChannel+0x364>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d108      	bne.n	8006a78 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	4a18      	ldr	r2, [pc, #96]	@ (8006acc <HAL_ADC_ConfigChannel+0x378>)
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	4a11      	ldr	r2, [pc, #68]	@ (8006ab4 <HAL_ADC_ConfigChannel+0x360>)
 8006a6e:	0019      	movs	r1, r3
 8006a70:	0010      	movs	r0, r2
 8006a72:	f7ff f981 	bl	8005d78 <LL_ADC_SetCommonPathInternalCh>
 8006a76:	e039      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a11      	ldr	r2, [pc, #68]	@ (8006ac4 <HAL_ADC_ConfigChannel+0x370>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d108      	bne.n	8006a94 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	4a12      	ldr	r2, [pc, #72]	@ (8006ad0 <HAL_ADC_ConfigChannel+0x37c>)
 8006a86:	4013      	ands	r3, r2
 8006a88:	4a0a      	ldr	r2, [pc, #40]	@ (8006ab4 <HAL_ADC_ConfigChannel+0x360>)
 8006a8a:	0019      	movs	r1, r3
 8006a8c:	0010      	movs	r0, r2
 8006a8e:	f7ff f973 	bl	8005d78 <LL_ADC_SetCommonPathInternalCh>
 8006a92:	e02b      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a0b      	ldr	r2, [pc, #44]	@ (8006ac8 <HAL_ADC_ConfigChannel+0x374>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d126      	bne.n	8006aec <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	4a0c      	ldr	r2, [pc, #48]	@ (8006ad4 <HAL_ADC_ConfigChannel+0x380>)
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	4a03      	ldr	r2, [pc, #12]	@ (8006ab4 <HAL_ADC_ConfigChannel+0x360>)
 8006aa6:	0019      	movs	r1, r3
 8006aa8:	0010      	movs	r0, r2
 8006aaa:	f7ff f965 	bl	8005d78 <LL_ADC_SetCommonPathInternalCh>
 8006aae:	e01d      	b.n	8006aec <HAL_ADC_ConfigChannel+0x398>
 8006ab0:	80000004 	.word	0x80000004
 8006ab4:	40012708 	.word	0x40012708
 8006ab8:	b0001000 	.word	0xb0001000
 8006abc:	20000440 	.word	0x20000440
 8006ac0:	00030d40 	.word	0x00030d40
 8006ac4:	b8004000 	.word	0xb8004000
 8006ac8:	b4002000 	.word	0xb4002000
 8006acc:	ff7fffff 	.word	0xff7fffff
 8006ad0:	feffffff 	.word	0xfeffffff
 8006ad4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006adc:	2220      	movs	r2, #32
 8006ade:	431a      	orrs	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006ae4:	2317      	movs	r3, #23
 8006ae6:	18fb      	adds	r3, r7, r3
 8006ae8:	2201      	movs	r2, #1
 8006aea:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2254      	movs	r2, #84	@ 0x54
 8006af0:	2100      	movs	r1, #0
 8006af2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8006af4:	2317      	movs	r3, #23
 8006af6:	18fb      	adds	r3, r7, r3
 8006af8:	781b      	ldrb	r3, [r3, #0]
}
 8006afa:	0018      	movs	r0, r3
 8006afc:	46bd      	mov	sp, r7
 8006afe:	b006      	add	sp, #24
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	46c0      	nop			@ (mov r8, r8)

08006b04 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	0018      	movs	r0, r3
 8006b12:	f7ff fa89 	bl	8006028 <LL_ADC_REG_IsConversionOngoing>
 8006b16:	1e03      	subs	r3, r0, #0
 8006b18:	d031      	beq.n	8006b7e <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	0018      	movs	r0, r3
 8006b20:	f7ff fa4d 	bl	8005fbe <LL_ADC_IsDisableOngoing>
 8006b24:	1e03      	subs	r3, r0, #0
 8006b26:	d104      	bne.n	8006b32 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	0018      	movs	r0, r3
 8006b2e:	f7ff fa69 	bl	8006004 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006b32:	f7ff f917 	bl	8005d64 <HAL_GetTick>
 8006b36:	0003      	movs	r3, r0
 8006b38:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006b3a:	e01a      	b.n	8006b72 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006b3c:	f7ff f912 	bl	8005d64 <HAL_GetTick>
 8006b40:	0002      	movs	r2, r0
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	2b02      	cmp	r3, #2
 8006b48:	d913      	bls.n	8006b72 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	2204      	movs	r2, #4
 8006b52:	4013      	ands	r3, r2
 8006b54:	d00d      	beq.n	8006b72 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b5a:	2210      	movs	r2, #16
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b66:	2201      	movs	r2, #1
 8006b68:	431a      	orrs	r2, r3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e006      	b.n	8006b80 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	2204      	movs	r2, #4
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	d1de      	bne.n	8006b3c <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	0018      	movs	r0, r3
 8006b82:	46bd      	mov	sp, r7
 8006b84:	b004      	add	sp, #16
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006b90:	2300      	movs	r3, #0
 8006b92:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	0018      	movs	r0, r3
 8006b9a:	f7ff f9ff 	bl	8005f9c <LL_ADC_IsEnabled>
 8006b9e:	1e03      	subs	r3, r0, #0
 8006ba0:	d000      	beq.n	8006ba4 <ADC_Enable+0x1c>
 8006ba2:	e069      	b.n	8006c78 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	4a36      	ldr	r2, [pc, #216]	@ (8006c84 <ADC_Enable+0xfc>)
 8006bac:	4013      	ands	r3, r2
 8006bae:	d00d      	beq.n	8006bcc <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bb4:	2210      	movs	r2, #16
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	431a      	orrs	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e056      	b.n	8006c7a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	0018      	movs	r0, r3
 8006bd2:	f7ff f9bf 	bl	8005f54 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8006bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8006c88 <ADC_Enable+0x100>)
 8006bd8:	0018      	movs	r0, r3
 8006bda:	f7ff f8e1 	bl	8005da0 <LL_ADC_GetCommonPathInternalCh>
 8006bde:	0002      	movs	r2, r0
 8006be0:	2380      	movs	r3, #128	@ 0x80
 8006be2:	041b      	lsls	r3, r3, #16
 8006be4:	4013      	ands	r3, r2
 8006be6:	d00f      	beq.n	8006c08 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006be8:	4b28      	ldr	r3, [pc, #160]	@ (8006c8c <ADC_Enable+0x104>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4928      	ldr	r1, [pc, #160]	@ (8006c90 <ADC_Enable+0x108>)
 8006bee:	0018      	movs	r0, r3
 8006bf0:	f7f9 fa8a 	bl	8000108 <__udivsi3>
 8006bf4:	0003      	movs	r3, r0
 8006bf6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8006bf8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006bfa:	e002      	b.n	8006c02 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1f9      	bne.n	8006bfc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	7e5b      	ldrb	r3, [r3, #25]
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	d033      	beq.n	8006c78 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8006c10:	f7ff f8a8 	bl	8005d64 <HAL_GetTick>
 8006c14:	0003      	movs	r3, r0
 8006c16:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006c18:	e027      	b.n	8006c6a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	0018      	movs	r0, r3
 8006c20:	f7ff f9bc 	bl	8005f9c <LL_ADC_IsEnabled>
 8006c24:	1e03      	subs	r3, r0, #0
 8006c26:	d104      	bne.n	8006c32 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	0018      	movs	r0, r3
 8006c2e:	f7ff f991 	bl	8005f54 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006c32:	f7ff f897 	bl	8005d64 <HAL_GetTick>
 8006c36:	0002      	movs	r2, r0
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d914      	bls.n	8006c6a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	2201      	movs	r2, #1
 8006c48:	4013      	ands	r3, r2
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d00d      	beq.n	8006c6a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c52:	2210      	movs	r2, #16
 8006c54:	431a      	orrs	r2, r3
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c5e:	2201      	movs	r2, #1
 8006c60:	431a      	orrs	r2, r3
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e007      	b.n	8006c7a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	2201      	movs	r2, #1
 8006c72:	4013      	ands	r3, r2
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d1d0      	bne.n	8006c1a <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	0018      	movs	r0, r3
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	b004      	add	sp, #16
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	46c0      	nop			@ (mov r8, r8)
 8006c84:	80000017 	.word	0x80000017
 8006c88:	40012708 	.word	0x40012708
 8006c8c:	20000440 	.word	0x20000440
 8006c90:	00030d40 	.word	0x00030d40

08006c94 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b084      	sub	sp, #16
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	0018      	movs	r0, r3
 8006ca2:	f7ff f98c 	bl	8005fbe <LL_ADC_IsDisableOngoing>
 8006ca6:	0003      	movs	r3, r0
 8006ca8:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	0018      	movs	r0, r3
 8006cb0:	f7ff f974 	bl	8005f9c <LL_ADC_IsEnabled>
 8006cb4:	1e03      	subs	r3, r0, #0
 8006cb6:	d046      	beq.n	8006d46 <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d143      	bne.n	8006d46 <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	2205      	movs	r2, #5
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	2b01      	cmp	r3, #1
 8006cca:	d10d      	bne.n	8006ce8 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	0018      	movs	r0, r3
 8006cd2:	f7ff f951 	bl	8005f78 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2203      	movs	r2, #3
 8006cdc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006cde:	f7ff f841 	bl	8005d64 <HAL_GetTick>
 8006ce2:	0003      	movs	r3, r0
 8006ce4:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006ce6:	e028      	b.n	8006d3a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cec:	2210      	movs	r2, #16
 8006cee:	431a      	orrs	r2, r3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	e021      	b.n	8006d48 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006d04:	f7ff f82e 	bl	8005d64 <HAL_GetTick>
 8006d08:	0002      	movs	r2, r0
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	2b02      	cmp	r3, #2
 8006d10:	d913      	bls.n	8006d3a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	d00d      	beq.n	8006d3a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d22:	2210      	movs	r2, #16
 8006d24:	431a      	orrs	r2, r3
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d2e:	2201      	movs	r2, #1
 8006d30:	431a      	orrs	r2, r3
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e006      	b.n	8006d48 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	2201      	movs	r2, #1
 8006d42:	4013      	ands	r3, r2
 8006d44:	d1de      	bne.n	8006d04 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006d46:	2300      	movs	r3, #0
}
 8006d48:	0018      	movs	r0, r3
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	b004      	add	sp, #16
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b084      	sub	sp, #16
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d5c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d62:	2250      	movs	r2, #80	@ 0x50
 8006d64:	4013      	ands	r3, r2
 8006d66:	d142      	bne.n	8006dee <ADC_DMAConvCplt+0x9e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d6c:	2280      	movs	r2, #128	@ 0x80
 8006d6e:	0092      	lsls	r2, r2, #2
 8006d70:	431a      	orrs	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	0018      	movs	r0, r3
 8006d7c:	f7ff f851 	bl	8005e22 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006d80:	1e03      	subs	r3, r0, #0
 8006d82:	d02e      	beq.n	8006de2 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	7e9b      	ldrb	r3, [r3, #26]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d12a      	bne.n	8006de2 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2208      	movs	r2, #8
 8006d94:	4013      	ands	r3, r2
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d123      	bne.n	8006de2 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	0018      	movs	r0, r3
 8006da0:	f7ff f942 	bl	8006028 <LL_ADC_REG_IsConversionOngoing>
 8006da4:	1e03      	subs	r3, r0, #0
 8006da6:	d110      	bne.n	8006dca <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	210c      	movs	r1, #12
 8006db4:	438a      	bics	r2, r1
 8006db6:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dbc:	4a16      	ldr	r2, [pc, #88]	@ (8006e18 <ADC_DMAConvCplt+0xc8>)
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	431a      	orrs	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	659a      	str	r2, [r3, #88]	@ 0x58
 8006dc8:	e00b      	b.n	8006de2 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dce:	2220      	movs	r2, #32
 8006dd0:	431a      	orrs	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dda:	2201      	movs	r2, #1
 8006ddc:	431a      	orrs	r2, r3
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
    }

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	0010      	movs	r0, r2
 8006dea:	4798      	blx	r3
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006dec:	e010      	b.n	8006e10 <ADC_DMAConvCplt+0xc0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006df2:	2210      	movs	r2, #16
 8006df4:	4013      	ands	r3, r2
 8006df6:	d005      	beq.n	8006e04 <ADC_DMAConvCplt+0xb4>
      hadc->ErrorCallback(hadc);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	0010      	movs	r0, r2
 8006e00:	4798      	blx	r3
}
 8006e02:	e005      	b.n	8006e10 <ADC_DMAConvCplt+0xc0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	0010      	movs	r0, r2
 8006e0e:	4798      	blx	r3
}
 8006e10:	46c0      	nop			@ (mov r8, r8)
 8006e12:	46bd      	mov	sp, r7
 8006e14:	b004      	add	sp, #16
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	fffffefe 	.word	0xfffffefe

08006e1c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b084      	sub	sp, #16
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e28:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	0010      	movs	r0, r2
 8006e32:	4798      	blx	r3
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006e34:	46c0      	nop			@ (mov r8, r8)
 8006e36:	46bd      	mov	sp, r7
 8006e38:	b004      	add	sp, #16
 8006e3a:	bd80      	pop	{r7, pc}

08006e3c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e48:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e4e:	2240      	movs	r2, #64	@ 0x40
 8006e50:	431a      	orrs	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e5a:	2204      	movs	r2, #4
 8006e5c:	431a      	orrs	r2, r3
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	0010      	movs	r0, r2
 8006e6a:	4798      	blx	r3
#else
  HAL_ADC_ErrorCallback(hadc);
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006e6c:	46c0      	nop			@ (mov r8, r8)
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	b004      	add	sp, #16
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <LL_ADC_GetCommonClock>:
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b082      	sub	sp, #8
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	23f0      	movs	r3, #240	@ 0xf0
 8006e82:	039b      	lsls	r3, r3, #14
 8006e84:	4013      	ands	r3, r2
}
 8006e86:	0018      	movs	r0, r3
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	b002      	add	sp, #8
 8006e8c:	bd80      	pop	{r7, pc}

08006e8e <LL_ADC_GetClock>:
{
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b082      	sub	sp, #8
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	0f9b      	lsrs	r3, r3, #30
 8006e9c:	079b      	lsls	r3, r3, #30
}
 8006e9e:	0018      	movs	r0, r3
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	b002      	add	sp, #8
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <LL_ADC_SetCalibrationFactor>:
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b082      	sub	sp, #8
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	22b4      	movs	r2, #180	@ 0xb4
 8006eb4:	589b      	ldr	r3, [r3, r2]
 8006eb6:	227f      	movs	r2, #127	@ 0x7f
 8006eb8:	4393      	bics	r3, r2
 8006eba:	001a      	movs	r2, r3
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	431a      	orrs	r2, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	21b4      	movs	r1, #180	@ 0xb4
 8006ec4:	505a      	str	r2, [r3, r1]
}
 8006ec6:	46c0      	nop			@ (mov r8, r8)
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	b002      	add	sp, #8
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <LL_ADC_GetCalibrationFactor>:
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b082      	sub	sp, #8
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	22b4      	movs	r2, #180	@ 0xb4
 8006eda:	589b      	ldr	r3, [r3, r2]
 8006edc:	227f      	movs	r2, #127	@ 0x7f
 8006ede:	4013      	ands	r3, r2
}
 8006ee0:	0018      	movs	r0, r3
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	b002      	add	sp, #8
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <LL_ADC_Enable>:
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	4a04      	ldr	r2, [pc, #16]	@ (8006f08 <LL_ADC_Enable+0x20>)
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	2201      	movs	r2, #1
 8006efa:	431a      	orrs	r2, r3
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	609a      	str	r2, [r3, #8]
}
 8006f00:	46c0      	nop			@ (mov r8, r8)
 8006f02:	46bd      	mov	sp, r7
 8006f04:	b002      	add	sp, #8
 8006f06:	bd80      	pop	{r7, pc}
 8006f08:	7fffffe8 	.word	0x7fffffe8

08006f0c <LL_ADC_Disable>:
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b082      	sub	sp, #8
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	4a04      	ldr	r2, [pc, #16]	@ (8006f2c <LL_ADC_Disable+0x20>)
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	431a      	orrs	r2, r3
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	609a      	str	r2, [r3, #8]
}
 8006f24:	46c0      	nop			@ (mov r8, r8)
 8006f26:	46bd      	mov	sp, r7
 8006f28:	b002      	add	sp, #8
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	7fffffe8 	.word	0x7fffffe8

08006f30 <LL_ADC_IsEnabled>:
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	4013      	ands	r3, r2
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d101      	bne.n	8006f48 <LL_ADC_IsEnabled+0x18>
 8006f44:	2301      	movs	r3, #1
 8006f46:	e000      	b.n	8006f4a <LL_ADC_IsEnabled+0x1a>
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	0018      	movs	r0, r3
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	b002      	add	sp, #8
 8006f50:	bd80      	pop	{r7, pc}
	...

08006f54 <LL_ADC_StartCalibration>:
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	4a05      	ldr	r2, [pc, #20]	@ (8006f78 <LL_ADC_StartCalibration+0x24>)
 8006f62:	4013      	ands	r3, r2
 8006f64:	2280      	movs	r2, #128	@ 0x80
 8006f66:	0612      	lsls	r2, r2, #24
 8006f68:	431a      	orrs	r2, r3
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	609a      	str	r2, [r3, #8]
}
 8006f6e:	46c0      	nop			@ (mov r8, r8)
 8006f70:	46bd      	mov	sp, r7
 8006f72:	b002      	add	sp, #8
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	46c0      	nop			@ (mov r8, r8)
 8006f78:	7fffffe8 	.word	0x7fffffe8

08006f7c <LL_ADC_IsCalibrationOnGoing>:
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	0fdb      	lsrs	r3, r3, #31
 8006f8a:	07da      	lsls	r2, r3, #31
 8006f8c:	2380      	movs	r3, #128	@ 0x80
 8006f8e:	061b      	lsls	r3, r3, #24
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d101      	bne.n	8006f98 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006f94:	2301      	movs	r3, #1
 8006f96:	e000      	b.n	8006f9a <LL_ADC_IsCalibrationOnGoing+0x1e>
 8006f98:	2300      	movs	r3, #0
}
 8006f9a:	0018      	movs	r0, r3
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	b002      	add	sp, #8
 8006fa0:	bd80      	pop	{r7, pc}
	...

08006fa4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8006fa4:	b590      	push	{r4, r7, lr}
 8006fa6:	b08b      	sub	sp, #44	@ 0x2c
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006fac:	2300      	movs	r3, #0
 8006fae:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2254      	movs	r2, #84	@ 0x54
 8006fb8:	5c9b      	ldrb	r3, [r3, r2]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d101      	bne.n	8006fc2 <HAL_ADCEx_Calibration_Start+0x1e>
 8006fbe:	2302      	movs	r3, #2
 8006fc0:	e0dd      	b.n	800717e <HAL_ADCEx_Calibration_Start+0x1da>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2254      	movs	r2, #84	@ 0x54
 8006fc6:	2101      	movs	r1, #1
 8006fc8:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006fca:	231f      	movs	r3, #31
 8006fcc:	18fc      	adds	r4, r7, r3
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	0018      	movs	r0, r3
 8006fd2:	f7ff fe5f 	bl	8006c94 <ADC_Disable>
 8006fd6:	0003      	movs	r3, r0
 8006fd8:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	0018      	movs	r0, r3
 8006fe0:	f7ff ffa6 	bl	8006f30 <LL_ADC_IsEnabled>
 8006fe4:	1e03      	subs	r3, r0, #0
 8006fe6:	d000      	beq.n	8006fea <HAL_ADCEx_Calibration_Start+0x46>
 8006fe8:	e0bc      	b.n	8007164 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fee:	4a66      	ldr	r2, [pc, #408]	@ (8007188 <HAL_ADCEx_Calibration_Start+0x1e4>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	2202      	movs	r2, #2
 8006ff4:	431a      	orrs	r2, r3
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	4a62      	ldr	r2, [pc, #392]	@ (800718c <HAL_ADCEx_Calibration_Start+0x1e8>)
 8007002:	4013      	ands	r3, r2
 8007004:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68da      	ldr	r2, [r3, #12]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	495f      	ldr	r1, [pc, #380]	@ (8007190 <HAL_ADCEx_Calibration_Start+0x1ec>)
 8007012:	400a      	ands	r2, r1
 8007014:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8007016:	2300      	movs	r3, #0
 8007018:	627b      	str	r3, [r7, #36]	@ 0x24
 800701a:	e02d      	b.n	8007078 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	0018      	movs	r0, r3
 8007022:	f7ff ff97 	bl	8006f54 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007026:	e014      	b.n	8007052 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	3301      	adds	r3, #1
 800702c:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	4a58      	ldr	r2, [pc, #352]	@ (8007194 <HAL_ADCEx_Calibration_Start+0x1f0>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d90d      	bls.n	8007052 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800703a:	2212      	movs	r2, #18
 800703c:	4393      	bics	r3, r2
 800703e:	2210      	movs	r2, #16
 8007040:	431a      	orrs	r2, r3
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2254      	movs	r2, #84	@ 0x54
 800704a:	2100      	movs	r1, #0
 800704c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e095      	b.n	800717e <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	0018      	movs	r0, r3
 8007058:	f7ff ff90 	bl	8006f7c <LL_ADC_IsCalibrationOnGoing>
 800705c:	1e03      	subs	r3, r0, #0
 800705e:	d1e3      	bne.n	8007028 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	0018      	movs	r0, r3
 8007066:	f7ff ff32 	bl	8006ece <LL_ADC_GetCalibrationFactor>
 800706a:	0002      	movs	r2, r0
 800706c:	6a3b      	ldr	r3, [r7, #32]
 800706e:	189b      	adds	r3, r3, r2
 8007070:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8007072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007074:	3301      	adds	r3, #1
 8007076:	627b      	str	r3, [r7, #36]	@ 0x24
 8007078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707a:	2b07      	cmp	r3, #7
 800707c:	d9ce      	bls.n	800701c <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800707e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007080:	6a38      	ldr	r0, [r7, #32]
 8007082:	f7f9 f841 	bl	8000108 <__udivsi3>
 8007086:	0003      	movs	r3, r0
 8007088:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	0018      	movs	r0, r3
 8007090:	f7ff ff2a 	bl	8006ee8 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	0018      	movs	r0, r3
 800709a:	f7ff fef8 	bl	8006e8e <LL_ADC_GetClock>
 800709e:	1e03      	subs	r3, r0, #0
 80070a0:	d11b      	bne.n	80070da <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80070a2:	4b3d      	ldr	r3, [pc, #244]	@ (8007198 <HAL_ADCEx_Calibration_Start+0x1f4>)
 80070a4:	0018      	movs	r0, r3
 80070a6:	f7ff fee5 	bl	8006e74 <LL_ADC_GetCommonClock>
 80070aa:	0003      	movs	r3, r0
 80070ac:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 80070ae:	697a      	ldr	r2, [r7, #20]
 80070b0:	23e0      	movs	r3, #224	@ 0xe0
 80070b2:	035b      	lsls	r3, r3, #13
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d310      	bcc.n	80070da <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	0c9b      	lsrs	r3, r3, #18
 80070bc:	3b03      	subs	r3, #3
 80070be:	2201      	movs	r2, #1
 80070c0:	409a      	lsls	r2, r3
 80070c2:	0013      	movs	r3, r2
 80070c4:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	085b      	lsrs	r3, r3, #1
 80070ca:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 80070cc:	e002      	b.n	80070d4 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	3b01      	subs	r3, #1
 80070d2:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1f9      	bne.n	80070ce <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	6a3a      	ldr	r2, [r7, #32]
 80070e0:	0011      	movs	r1, r2
 80070e2:	0018      	movs	r0, r3
 80070e4:	f7ff fedf 	bl	8006ea6 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	0018      	movs	r0, r3
 80070ee:	f7ff ff0d 	bl	8006f0c <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80070f2:	f7fe fe37 	bl	8005d64 <HAL_GetTick>
 80070f6:	0003      	movs	r3, r0
 80070f8:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80070fa:	e01b      	b.n	8007134 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80070fc:	f7fe fe32 	bl	8005d64 <HAL_GetTick>
 8007100:	0002      	movs	r2, r0
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	2b02      	cmp	r3, #2
 8007108:	d914      	bls.n	8007134 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	0018      	movs	r0, r3
 8007110:	f7ff ff0e 	bl	8006f30 <LL_ADC_IsEnabled>
 8007114:	1e03      	subs	r3, r0, #0
 8007116:	d00d      	beq.n	8007134 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800711c:	2210      	movs	r2, #16
 800711e:	431a      	orrs	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007128:	2201      	movs	r2, #1
 800712a:	431a      	orrs	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e024      	b.n	800717e <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	0018      	movs	r0, r3
 800713a:	f7ff fef9 	bl	8006f30 <LL_ADC_IsEnabled>
 800713e:	1e03      	subs	r3, r0, #0
 8007140:	d1dc      	bne.n	80070fc <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	68d9      	ldr	r1, [r3, #12]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	69ba      	ldr	r2, [r7, #24]
 800714e:	430a      	orrs	r2, r1
 8007150:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007156:	2203      	movs	r2, #3
 8007158:	4393      	bics	r3, r2
 800715a:	2201      	movs	r2, #1
 800715c:	431a      	orrs	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	659a      	str	r2, [r3, #88]	@ 0x58
 8007162:	e005      	b.n	8007170 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007168:	2210      	movs	r2, #16
 800716a:	431a      	orrs	r2, r3
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2254      	movs	r2, #84	@ 0x54
 8007174:	2100      	movs	r1, #0
 8007176:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8007178:	231f      	movs	r3, #31
 800717a:	18fb      	adds	r3, r7, r3
 800717c:	781b      	ldrb	r3, [r3, #0]
}
 800717e:	0018      	movs	r0, r3
 8007180:	46bd      	mov	sp, r7
 8007182:	b00b      	add	sp, #44	@ 0x2c
 8007184:	bd90      	pop	{r4, r7, pc}
 8007186:	46c0      	nop			@ (mov r8, r8)
 8007188:	fffffefd 	.word	0xfffffefd
 800718c:	00008003 	.word	0x00008003
 8007190:	ffff7ffc 	.word	0xffff7ffc
 8007194:	0002f1ff 	.word	0x0002f1ff
 8007198:	40012708 	.word	0x40012708

0800719c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80071a4:	46c0      	nop			@ (mov r8, r8)
 80071a6:	46bd      	mov	sp, r7
 80071a8:	b002      	add	sp, #8
 80071aa:	bd80      	pop	{r7, pc}

080071ac <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b082      	sub	sp, #8
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80071b4:	46c0      	nop			@ (mov r8, r8)
 80071b6:	46bd      	mov	sp, r7
 80071b8:	b002      	add	sp, #8
 80071ba:	bd80      	pop	{r7, pc}

080071bc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b082      	sub	sp, #8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80071c4:	46c0      	nop			@ (mov r8, r8)
 80071c6:	46bd      	mov	sp, r7
 80071c8:	b002      	add	sp, #8
 80071ca:	bd80      	pop	{r7, pc}

080071cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	0002      	movs	r2, r0
 80071d4:	1dfb      	adds	r3, r7, #7
 80071d6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80071d8:	1dfb      	adds	r3, r7, #7
 80071da:	781b      	ldrb	r3, [r3, #0]
 80071dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80071de:	d809      	bhi.n	80071f4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071e0:	1dfb      	adds	r3, r7, #7
 80071e2:	781b      	ldrb	r3, [r3, #0]
 80071e4:	001a      	movs	r2, r3
 80071e6:	231f      	movs	r3, #31
 80071e8:	401a      	ands	r2, r3
 80071ea:	4b04      	ldr	r3, [pc, #16]	@ (80071fc <__NVIC_EnableIRQ+0x30>)
 80071ec:	2101      	movs	r1, #1
 80071ee:	4091      	lsls	r1, r2
 80071f0:	000a      	movs	r2, r1
 80071f2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80071f4:	46c0      	nop			@ (mov r8, r8)
 80071f6:	46bd      	mov	sp, r7
 80071f8:	b002      	add	sp, #8
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	e000e100 	.word	0xe000e100

08007200 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	0002      	movs	r2, r0
 8007208:	1dfb      	adds	r3, r7, #7
 800720a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800720c:	1dfb      	adds	r3, r7, #7
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	2b7f      	cmp	r3, #127	@ 0x7f
 8007212:	d810      	bhi.n	8007236 <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007214:	1dfb      	adds	r3, r7, #7
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	001a      	movs	r2, r3
 800721a:	231f      	movs	r3, #31
 800721c:	4013      	ands	r3, r2
 800721e:	4908      	ldr	r1, [pc, #32]	@ (8007240 <__NVIC_DisableIRQ+0x40>)
 8007220:	2201      	movs	r2, #1
 8007222:	409a      	lsls	r2, r3
 8007224:	0013      	movs	r3, r2
 8007226:	2280      	movs	r2, #128	@ 0x80
 8007228:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800722a:	f3bf 8f4f 	dsb	sy
}
 800722e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8007230:	f3bf 8f6f 	isb	sy
}
 8007234:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 8007236:	46c0      	nop			@ (mov r8, r8)
 8007238:	46bd      	mov	sp, r7
 800723a:	b002      	add	sp, #8
 800723c:	bd80      	pop	{r7, pc}
 800723e:	46c0      	nop			@ (mov r8, r8)
 8007240:	e000e100 	.word	0xe000e100

08007244 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007244:	b590      	push	{r4, r7, lr}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	0002      	movs	r2, r0
 800724c:	6039      	str	r1, [r7, #0]
 800724e:	1dfb      	adds	r3, r7, #7
 8007250:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007252:	1dfb      	adds	r3, r7, #7
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	2b7f      	cmp	r3, #127	@ 0x7f
 8007258:	d828      	bhi.n	80072ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800725a:	4a2f      	ldr	r2, [pc, #188]	@ (8007318 <__NVIC_SetPriority+0xd4>)
 800725c:	1dfb      	adds	r3, r7, #7
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	b25b      	sxtb	r3, r3
 8007262:	089b      	lsrs	r3, r3, #2
 8007264:	33c0      	adds	r3, #192	@ 0xc0
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	589b      	ldr	r3, [r3, r2]
 800726a:	1dfa      	adds	r2, r7, #7
 800726c:	7812      	ldrb	r2, [r2, #0]
 800726e:	0011      	movs	r1, r2
 8007270:	2203      	movs	r2, #3
 8007272:	400a      	ands	r2, r1
 8007274:	00d2      	lsls	r2, r2, #3
 8007276:	21ff      	movs	r1, #255	@ 0xff
 8007278:	4091      	lsls	r1, r2
 800727a:	000a      	movs	r2, r1
 800727c:	43d2      	mvns	r2, r2
 800727e:	401a      	ands	r2, r3
 8007280:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	019b      	lsls	r3, r3, #6
 8007286:	22ff      	movs	r2, #255	@ 0xff
 8007288:	401a      	ands	r2, r3
 800728a:	1dfb      	adds	r3, r7, #7
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	0018      	movs	r0, r3
 8007290:	2303      	movs	r3, #3
 8007292:	4003      	ands	r3, r0
 8007294:	00db      	lsls	r3, r3, #3
 8007296:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007298:	481f      	ldr	r0, [pc, #124]	@ (8007318 <__NVIC_SetPriority+0xd4>)
 800729a:	1dfb      	adds	r3, r7, #7
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	b25b      	sxtb	r3, r3
 80072a0:	089b      	lsrs	r3, r3, #2
 80072a2:	430a      	orrs	r2, r1
 80072a4:	33c0      	adds	r3, #192	@ 0xc0
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80072aa:	e031      	b.n	8007310 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80072ac:	4a1b      	ldr	r2, [pc, #108]	@ (800731c <__NVIC_SetPriority+0xd8>)
 80072ae:	1dfb      	adds	r3, r7, #7
 80072b0:	781b      	ldrb	r3, [r3, #0]
 80072b2:	0019      	movs	r1, r3
 80072b4:	230f      	movs	r3, #15
 80072b6:	400b      	ands	r3, r1
 80072b8:	3b08      	subs	r3, #8
 80072ba:	089b      	lsrs	r3, r3, #2
 80072bc:	3306      	adds	r3, #6
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	18d3      	adds	r3, r2, r3
 80072c2:	3304      	adds	r3, #4
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	1dfa      	adds	r2, r7, #7
 80072c8:	7812      	ldrb	r2, [r2, #0]
 80072ca:	0011      	movs	r1, r2
 80072cc:	2203      	movs	r2, #3
 80072ce:	400a      	ands	r2, r1
 80072d0:	00d2      	lsls	r2, r2, #3
 80072d2:	21ff      	movs	r1, #255	@ 0xff
 80072d4:	4091      	lsls	r1, r2
 80072d6:	000a      	movs	r2, r1
 80072d8:	43d2      	mvns	r2, r2
 80072da:	401a      	ands	r2, r3
 80072dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	019b      	lsls	r3, r3, #6
 80072e2:	22ff      	movs	r2, #255	@ 0xff
 80072e4:	401a      	ands	r2, r3
 80072e6:	1dfb      	adds	r3, r7, #7
 80072e8:	781b      	ldrb	r3, [r3, #0]
 80072ea:	0018      	movs	r0, r3
 80072ec:	2303      	movs	r3, #3
 80072ee:	4003      	ands	r3, r0
 80072f0:	00db      	lsls	r3, r3, #3
 80072f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80072f4:	4809      	ldr	r0, [pc, #36]	@ (800731c <__NVIC_SetPriority+0xd8>)
 80072f6:	1dfb      	adds	r3, r7, #7
 80072f8:	781b      	ldrb	r3, [r3, #0]
 80072fa:	001c      	movs	r4, r3
 80072fc:	230f      	movs	r3, #15
 80072fe:	4023      	ands	r3, r4
 8007300:	3b08      	subs	r3, #8
 8007302:	089b      	lsrs	r3, r3, #2
 8007304:	430a      	orrs	r2, r1
 8007306:	3306      	adds	r3, #6
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	18c3      	adds	r3, r0, r3
 800730c:	3304      	adds	r3, #4
 800730e:	601a      	str	r2, [r3, #0]
}
 8007310:	46c0      	nop			@ (mov r8, r8)
 8007312:	46bd      	mov	sp, r7
 8007314:	b003      	add	sp, #12
 8007316:	bd90      	pop	{r4, r7, pc}
 8007318:	e000e100 	.word	0xe000e100
 800731c:	e000ed00 	.word	0xe000ed00

08007320 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	1e5a      	subs	r2, r3, #1
 800732c:	2380      	movs	r3, #128	@ 0x80
 800732e:	045b      	lsls	r3, r3, #17
 8007330:	429a      	cmp	r2, r3
 8007332:	d301      	bcc.n	8007338 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007334:	2301      	movs	r3, #1
 8007336:	e010      	b.n	800735a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007338:	4b0a      	ldr	r3, [pc, #40]	@ (8007364 <SysTick_Config+0x44>)
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	3a01      	subs	r2, #1
 800733e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007340:	2301      	movs	r3, #1
 8007342:	425b      	negs	r3, r3
 8007344:	2103      	movs	r1, #3
 8007346:	0018      	movs	r0, r3
 8007348:	f7ff ff7c 	bl	8007244 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800734c:	4b05      	ldr	r3, [pc, #20]	@ (8007364 <SysTick_Config+0x44>)
 800734e:	2200      	movs	r2, #0
 8007350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007352:	4b04      	ldr	r3, [pc, #16]	@ (8007364 <SysTick_Config+0x44>)
 8007354:	2207      	movs	r2, #7
 8007356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007358:	2300      	movs	r3, #0
}
 800735a:	0018      	movs	r0, r3
 800735c:	46bd      	mov	sp, r7
 800735e:	b002      	add	sp, #8
 8007360:	bd80      	pop	{r7, pc}
 8007362:	46c0      	nop			@ (mov r8, r8)
 8007364:	e000e010 	.word	0xe000e010

08007368 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	60b9      	str	r1, [r7, #8]
 8007370:	607a      	str	r2, [r7, #4]
 8007372:	210f      	movs	r1, #15
 8007374:	187b      	adds	r3, r7, r1
 8007376:	1c02      	adds	r2, r0, #0
 8007378:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	187b      	adds	r3, r7, r1
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	b25b      	sxtb	r3, r3
 8007382:	0011      	movs	r1, r2
 8007384:	0018      	movs	r0, r3
 8007386:	f7ff ff5d 	bl	8007244 <__NVIC_SetPriority>
}
 800738a:	46c0      	nop			@ (mov r8, r8)
 800738c:	46bd      	mov	sp, r7
 800738e:	b004      	add	sp, #16
 8007390:	bd80      	pop	{r7, pc}

08007392 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b082      	sub	sp, #8
 8007396:	af00      	add	r7, sp, #0
 8007398:	0002      	movs	r2, r0
 800739a:	1dfb      	adds	r3, r7, #7
 800739c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800739e:	1dfb      	adds	r3, r7, #7
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	b25b      	sxtb	r3, r3
 80073a4:	0018      	movs	r0, r3
 80073a6:	f7ff ff11 	bl	80071cc <__NVIC_EnableIRQ>
}
 80073aa:	46c0      	nop			@ (mov r8, r8)
 80073ac:	46bd      	mov	sp, r7
 80073ae:	b002      	add	sp, #8
 80073b0:	bd80      	pop	{r7, pc}

080073b2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80073b2:	b580      	push	{r7, lr}
 80073b4:	b082      	sub	sp, #8
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	0002      	movs	r2, r0
 80073ba:	1dfb      	adds	r3, r7, #7
 80073bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80073be:	1dfb      	adds	r3, r7, #7
 80073c0:	781b      	ldrb	r3, [r3, #0]
 80073c2:	b25b      	sxtb	r3, r3
 80073c4:	0018      	movs	r0, r3
 80073c6:	f7ff ff1b 	bl	8007200 <__NVIC_DisableIRQ>
}
 80073ca:	46c0      	nop			@ (mov r8, r8)
 80073cc:	46bd      	mov	sp, r7
 80073ce:	b002      	add	sp, #8
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b082      	sub	sp, #8
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	0018      	movs	r0, r3
 80073de:	f7ff ff9f 	bl	8007320 <SysTick_Config>
 80073e2:	0003      	movs	r3, r0
}
 80073e4:	0018      	movs	r0, r3
 80073e6:	46bd      	mov	sp, r7
 80073e8:	b002      	add	sp, #8
 80073ea:	bd80      	pop	{r7, pc}

080073ec <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d101      	bne.n	80073fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	e077      	b.n	80074ee <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a3d      	ldr	r2, [pc, #244]	@ (80074f8 <HAL_DMA_Init+0x10c>)
 8007404:	4694      	mov	ip, r2
 8007406:	4463      	add	r3, ip
 8007408:	2114      	movs	r1, #20
 800740a:	0018      	movs	r0, r3
 800740c:	f7f8 fe7c 	bl	8000108 <__udivsi3>
 8007410:	0003      	movs	r3, r0
 8007412:	009a      	lsls	r2, r3, #2
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2225      	movs	r2, #37	@ 0x25
 800741c:	2102      	movs	r1, #2
 800741e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4934      	ldr	r1, [pc, #208]	@ (80074fc <HAL_DMA_Init+0x110>)
 800742c:	400a      	ands	r2, r1
 800742e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6819      	ldr	r1, [r3, #0]
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	689a      	ldr	r2, [r3, #8]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	431a      	orrs	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	431a      	orrs	r2, r3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	431a      	orrs	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	699b      	ldr	r3, [r3, #24]
 8007450:	431a      	orrs	r2, r3
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	69db      	ldr	r3, [r3, #28]
 8007456:	431a      	orrs	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6a1b      	ldr	r3, [r3, #32]
 800745c:	431a      	orrs	r2, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	430a      	orrs	r2, r1
 8007464:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	0018      	movs	r0, r3
 800746a:	f000 fa8d 	bl	8007988 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	689a      	ldr	r2, [r3, #8]
 8007472:	2380      	movs	r3, #128	@ 0x80
 8007474:	01db      	lsls	r3, r3, #7
 8007476:	429a      	cmp	r2, r3
 8007478:	d102      	bne.n	8007480 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	685a      	ldr	r2, [r3, #4]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007488:	213f      	movs	r1, #63	@ 0x3f
 800748a:	400a      	ands	r2, r1
 800748c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007496:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d011      	beq.n	80074c4 <HAL_DMA_Init+0xd8>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	2b04      	cmp	r3, #4
 80074a6:	d80d      	bhi.n	80074c4 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	0018      	movs	r0, r3
 80074ac:	f000 fa98 	bl	80079e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074b4:	2200      	movs	r2, #0
 80074b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80074c0:	605a      	str	r2, [r3, #4]
 80074c2:	e008      	b.n	80074d6 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2225      	movs	r2, #37	@ 0x25
 80074e0:	2101      	movs	r1, #1
 80074e2:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2224      	movs	r2, #36	@ 0x24
 80074e8:	2100      	movs	r1, #0
 80074ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	0018      	movs	r0, r3
 80074f0:	46bd      	mov	sp, r7
 80074f2:	b002      	add	sp, #8
 80074f4:	bd80      	pop	{r7, pc}
 80074f6:	46c0      	nop			@ (mov r8, r8)
 80074f8:	bffdfff8 	.word	0xbffdfff8
 80074fc:	ffff800f 	.word	0xffff800f

08007500 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b086      	sub	sp, #24
 8007504:	af00      	add	r7, sp, #0
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	607a      	str	r2, [r7, #4]
 800750c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800750e:	2317      	movs	r3, #23
 8007510:	18fb      	adds	r3, r7, r3
 8007512:	2200      	movs	r2, #0
 8007514:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2224      	movs	r2, #36	@ 0x24
 800751a:	5c9b      	ldrb	r3, [r3, r2]
 800751c:	2b01      	cmp	r3, #1
 800751e:	d101      	bne.n	8007524 <HAL_DMA_Start_IT+0x24>
 8007520:	2302      	movs	r3, #2
 8007522:	e06f      	b.n	8007604 <HAL_DMA_Start_IT+0x104>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2224      	movs	r2, #36	@ 0x24
 8007528:	2101      	movs	r1, #1
 800752a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2225      	movs	r2, #37	@ 0x25
 8007530:	5c9b      	ldrb	r3, [r3, r2]
 8007532:	b2db      	uxtb	r3, r3
 8007534:	2b01      	cmp	r3, #1
 8007536:	d157      	bne.n	80075e8 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2225      	movs	r2, #37	@ 0x25
 800753c:	2102      	movs	r1, #2
 800753e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2101      	movs	r1, #1
 8007552:	438a      	bics	r2, r1
 8007554:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	687a      	ldr	r2, [r7, #4]
 800755a:	68b9      	ldr	r1, [r7, #8]
 800755c:	68f8      	ldr	r0, [r7, #12]
 800755e:	f000 f9d3 	bl	8007908 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007566:	2b00      	cmp	r3, #0
 8007568:	d008      	beq.n	800757c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	210e      	movs	r1, #14
 8007576:	430a      	orrs	r2, r1
 8007578:	601a      	str	r2, [r3, #0]
 800757a:	e00f      	b.n	800759c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2104      	movs	r1, #4
 8007588:	438a      	bics	r2, r1
 800758a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	210a      	movs	r1, #10
 8007598:	430a      	orrs	r2, r1
 800759a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	2380      	movs	r3, #128	@ 0x80
 80075a4:	025b      	lsls	r3, r3, #9
 80075a6:	4013      	ands	r3, r2
 80075a8:	d008      	beq.n	80075bc <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075b4:	2180      	movs	r1, #128	@ 0x80
 80075b6:	0049      	lsls	r1, r1, #1
 80075b8:	430a      	orrs	r2, r1
 80075ba:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d008      	beq.n	80075d6 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075ce:	2180      	movs	r1, #128	@ 0x80
 80075d0:	0049      	lsls	r1, r1, #1
 80075d2:	430a      	orrs	r2, r1
 80075d4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2101      	movs	r1, #1
 80075e2:	430a      	orrs	r2, r1
 80075e4:	601a      	str	r2, [r3, #0]
 80075e6:	e00a      	b.n	80075fe <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2280      	movs	r2, #128	@ 0x80
 80075ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2224      	movs	r2, #36	@ 0x24
 80075f2:	2100      	movs	r1, #0
 80075f4:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80075f6:	2317      	movs	r3, #23
 80075f8:	18fb      	adds	r3, r7, r3
 80075fa:	2201      	movs	r2, #1
 80075fc:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80075fe:	2317      	movs	r3, #23
 8007600:	18fb      	adds	r3, r7, r3
 8007602:	781b      	ldrb	r3, [r3, #0]
}
 8007604:	0018      	movs	r0, r3
 8007606:	46bd      	mov	sp, r7
 8007608:	b006      	add	sp, #24
 800760a:	bd80      	pop	{r7, pc}

0800760c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b082      	sub	sp, #8
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d101      	bne.n	800761e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e050      	b.n	80076c0 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2225      	movs	r2, #37	@ 0x25
 8007622:	5c9b      	ldrb	r3, [r3, r2]
 8007624:	b2db      	uxtb	r3, r3
 8007626:	2b02      	cmp	r3, #2
 8007628:	d008      	beq.n	800763c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2204      	movs	r2, #4
 800762e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2224      	movs	r2, #36	@ 0x24
 8007634:	2100      	movs	r1, #0
 8007636:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	e041      	b.n	80076c0 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	210e      	movs	r1, #14
 8007648:	438a      	bics	r2, r1
 800764a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007650:	681a      	ldr	r2, [r3, #0]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007656:	491c      	ldr	r1, [pc, #112]	@ (80076c8 <HAL_DMA_Abort+0xbc>)
 8007658:	400a      	ands	r2, r1
 800765a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	2101      	movs	r1, #1
 8007668:	438a      	bics	r2, r1
 800766a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800766c:	4b17      	ldr	r3, [pc, #92]	@ (80076cc <HAL_DMA_Abort+0xc0>)
 800766e:	6859      	ldr	r1, [r3, #4]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007674:	221c      	movs	r2, #28
 8007676:	4013      	ands	r3, r2
 8007678:	2201      	movs	r2, #1
 800767a:	409a      	lsls	r2, r3
 800767c:	4b13      	ldr	r3, [pc, #76]	@ (80076cc <HAL_DMA_Abort+0xc0>)
 800767e:	430a      	orrs	r2, r1
 8007680:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800768a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007690:	2b00      	cmp	r3, #0
 8007692:	d00c      	beq.n	80076ae <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800769e:	490a      	ldr	r1, [pc, #40]	@ (80076c8 <HAL_DMA_Abort+0xbc>)
 80076a0:	400a      	ands	r2, r1
 80076a2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80076ac:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2225      	movs	r2, #37	@ 0x25
 80076b2:	2101      	movs	r1, #1
 80076b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2224      	movs	r2, #36	@ 0x24
 80076ba:	2100      	movs	r1, #0
 80076bc:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	0018      	movs	r0, r3
 80076c2:	46bd      	mov	sp, r7
 80076c4:	b002      	add	sp, #8
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	fffffeff 	.word	0xfffffeff
 80076cc:	40020000 	.word	0x40020000

080076d0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b084      	sub	sp, #16
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076d8:	210f      	movs	r1, #15
 80076da:	187b      	adds	r3, r7, r1
 80076dc:	2200      	movs	r2, #0
 80076de:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2225      	movs	r2, #37	@ 0x25
 80076e4:	5c9b      	ldrb	r3, [r3, r2]
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d006      	beq.n	80076fa <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2204      	movs	r2, #4
 80076f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80076f2:	187b      	adds	r3, r7, r1
 80076f4:	2201      	movs	r2, #1
 80076f6:	701a      	strb	r2, [r3, #0]
 80076f8:	e049      	b.n	800778e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	210e      	movs	r1, #14
 8007706:	438a      	bics	r2, r1
 8007708:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2101      	movs	r1, #1
 8007716:	438a      	bics	r2, r1
 8007718:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007724:	491d      	ldr	r1, [pc, #116]	@ (800779c <HAL_DMA_Abort_IT+0xcc>)
 8007726:	400a      	ands	r2, r1
 8007728:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800772a:	4b1d      	ldr	r3, [pc, #116]	@ (80077a0 <HAL_DMA_Abort_IT+0xd0>)
 800772c:	6859      	ldr	r1, [r3, #4]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007732:	221c      	movs	r2, #28
 8007734:	4013      	ands	r3, r2
 8007736:	2201      	movs	r2, #1
 8007738:	409a      	lsls	r2, r3
 800773a:	4b19      	ldr	r3, [pc, #100]	@ (80077a0 <HAL_DMA_Abort_IT+0xd0>)
 800773c:	430a      	orrs	r2, r1
 800773e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007748:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800774e:	2b00      	cmp	r3, #0
 8007750:	d00c      	beq.n	800776c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800775c:	490f      	ldr	r1, [pc, #60]	@ (800779c <HAL_DMA_Abort_IT+0xcc>)
 800775e:	400a      	ands	r2, r1
 8007760:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800776a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2225      	movs	r2, #37	@ 0x25
 8007770:	2101      	movs	r1, #1
 8007772:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2224      	movs	r2, #36	@ 0x24
 8007778:	2100      	movs	r1, #0
 800777a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007780:	2b00      	cmp	r3, #0
 8007782:	d004      	beq.n	800778e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007788:	687a      	ldr	r2, [r7, #4]
 800778a:	0010      	movs	r0, r2
 800778c:	4798      	blx	r3
    }
  }
  return status;
 800778e:	230f      	movs	r3, #15
 8007790:	18fb      	adds	r3, r7, r3
 8007792:	781b      	ldrb	r3, [r3, #0]
}
 8007794:	0018      	movs	r0, r3
 8007796:	46bd      	mov	sp, r7
 8007798:	b004      	add	sp, #16
 800779a:	bd80      	pop	{r7, pc}
 800779c:	fffffeff 	.word	0xfffffeff
 80077a0:	40020000 	.word	0x40020000

080077a4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80077ac:	4b55      	ldr	r3, [pc, #340]	@ (8007904 <HAL_DMA_IRQHandler+0x160>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077be:	221c      	movs	r2, #28
 80077c0:	4013      	ands	r3, r2
 80077c2:	2204      	movs	r2, #4
 80077c4:	409a      	lsls	r2, r3
 80077c6:	0013      	movs	r3, r2
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	4013      	ands	r3, r2
 80077cc:	d027      	beq.n	800781e <HAL_DMA_IRQHandler+0x7a>
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	2204      	movs	r2, #4
 80077d2:	4013      	ands	r3, r2
 80077d4:	d023      	beq.n	800781e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2220      	movs	r2, #32
 80077de:	4013      	ands	r3, r2
 80077e0:	d107      	bne.n	80077f2 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2104      	movs	r1, #4
 80077ee:	438a      	bics	r2, r1
 80077f0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 80077f2:	4b44      	ldr	r3, [pc, #272]	@ (8007904 <HAL_DMA_IRQHandler+0x160>)
 80077f4:	6859      	ldr	r1, [r3, #4]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077fa:	221c      	movs	r2, #28
 80077fc:	4013      	ands	r3, r2
 80077fe:	2204      	movs	r2, #4
 8007800:	409a      	lsls	r2, r3
 8007802:	4b40      	ldr	r3, [pc, #256]	@ (8007904 <HAL_DMA_IRQHandler+0x160>)
 8007804:	430a      	orrs	r2, r1
 8007806:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800780c:	2b00      	cmp	r3, #0
 800780e:	d100      	bne.n	8007812 <HAL_DMA_IRQHandler+0x6e>
 8007810:	e073      	b.n	80078fa <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	0010      	movs	r0, r2
 800781a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800781c:	e06d      	b.n	80078fa <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007822:	221c      	movs	r2, #28
 8007824:	4013      	ands	r3, r2
 8007826:	2202      	movs	r2, #2
 8007828:	409a      	lsls	r2, r3
 800782a:	0013      	movs	r3, r2
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	4013      	ands	r3, r2
 8007830:	d02e      	beq.n	8007890 <HAL_DMA_IRQHandler+0xec>
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	2202      	movs	r2, #2
 8007836:	4013      	ands	r3, r2
 8007838:	d02a      	beq.n	8007890 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2220      	movs	r2, #32
 8007842:	4013      	ands	r3, r2
 8007844:	d10b      	bne.n	800785e <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	210a      	movs	r1, #10
 8007852:	438a      	bics	r2, r1
 8007854:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2225      	movs	r2, #37	@ 0x25
 800785a:	2101      	movs	r1, #1
 800785c:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800785e:	4b29      	ldr	r3, [pc, #164]	@ (8007904 <HAL_DMA_IRQHandler+0x160>)
 8007860:	6859      	ldr	r1, [r3, #4]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007866:	221c      	movs	r2, #28
 8007868:	4013      	ands	r3, r2
 800786a:	2202      	movs	r2, #2
 800786c:	409a      	lsls	r2, r3
 800786e:	4b25      	ldr	r3, [pc, #148]	@ (8007904 <HAL_DMA_IRQHandler+0x160>)
 8007870:	430a      	orrs	r2, r1
 8007872:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2224      	movs	r2, #36	@ 0x24
 8007878:	2100      	movs	r1, #0
 800787a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007880:	2b00      	cmp	r3, #0
 8007882:	d03a      	beq.n	80078fa <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	0010      	movs	r0, r2
 800788c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800788e:	e034      	b.n	80078fa <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007894:	221c      	movs	r2, #28
 8007896:	4013      	ands	r3, r2
 8007898:	2208      	movs	r2, #8
 800789a:	409a      	lsls	r2, r3
 800789c:	0013      	movs	r3, r2
 800789e:	68fa      	ldr	r2, [r7, #12]
 80078a0:	4013      	ands	r3, r2
 80078a2:	d02b      	beq.n	80078fc <HAL_DMA_IRQHandler+0x158>
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	2208      	movs	r2, #8
 80078a8:	4013      	ands	r3, r2
 80078aa:	d027      	beq.n	80078fc <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	210e      	movs	r1, #14
 80078b8:	438a      	bics	r2, r1
 80078ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80078bc:	4b11      	ldr	r3, [pc, #68]	@ (8007904 <HAL_DMA_IRQHandler+0x160>)
 80078be:	6859      	ldr	r1, [r3, #4]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c4:	221c      	movs	r2, #28
 80078c6:	4013      	ands	r3, r2
 80078c8:	2201      	movs	r2, #1
 80078ca:	409a      	lsls	r2, r3
 80078cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007904 <HAL_DMA_IRQHandler+0x160>)
 80078ce:	430a      	orrs	r2, r1
 80078d0:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2225      	movs	r2, #37	@ 0x25
 80078dc:	2101      	movs	r1, #1
 80078de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2224      	movs	r2, #36	@ 0x24
 80078e4:	2100      	movs	r1, #0
 80078e6:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d005      	beq.n	80078fc <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	0010      	movs	r0, r2
 80078f8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80078fa:	46c0      	nop			@ (mov r8, r8)
 80078fc:	46c0      	nop			@ (mov r8, r8)
}
 80078fe:	46bd      	mov	sp, r7
 8007900:	b004      	add	sp, #16
 8007902:	bd80      	pop	{r7, pc}
 8007904:	40020000 	.word	0x40020000

08007908 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	607a      	str	r2, [r7, #4]
 8007914:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800791e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007924:	2b00      	cmp	r3, #0
 8007926:	d004      	beq.n	8007932 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007930:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8007932:	4b14      	ldr	r3, [pc, #80]	@ (8007984 <DMA_SetConfig+0x7c>)
 8007934:	6859      	ldr	r1, [r3, #4]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800793a:	221c      	movs	r2, #28
 800793c:	4013      	ands	r3, r2
 800793e:	2201      	movs	r2, #1
 8007940:	409a      	lsls	r2, r3
 8007942:	4b10      	ldr	r3, [pc, #64]	@ (8007984 <DMA_SetConfig+0x7c>)
 8007944:	430a      	orrs	r2, r1
 8007946:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	683a      	ldr	r2, [r7, #0]
 800794e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	2b10      	cmp	r3, #16
 8007956:	d108      	bne.n	800796a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68ba      	ldr	r2, [r7, #8]
 8007966:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007968:	e007      	b.n	800797a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	60da      	str	r2, [r3, #12]
}
 800797a:	46c0      	nop			@ (mov r8, r8)
 800797c:	46bd      	mov	sp, r7
 800797e:	b004      	add	sp, #16
 8007980:	bd80      	pop	{r7, pc}
 8007982:	46c0      	nop			@ (mov r8, r8)
 8007984:	40020000 	.word	0x40020000

08007988 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007994:	089b      	lsrs	r3, r3, #2
 8007996:	4a10      	ldr	r2, [pc, #64]	@ (80079d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8007998:	4694      	mov	ip, r2
 800799a:	4463      	add	r3, ip
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	001a      	movs	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	001a      	movs	r2, r3
 80079aa:	23ff      	movs	r3, #255	@ 0xff
 80079ac:	4013      	ands	r3, r2
 80079ae:	3b08      	subs	r3, #8
 80079b0:	2114      	movs	r1, #20
 80079b2:	0018      	movs	r0, r3
 80079b4:	f7f8 fba8 	bl	8000108 <__udivsi3>
 80079b8:	0003      	movs	r3, r0
 80079ba:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a07      	ldr	r2, [pc, #28]	@ (80079dc <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80079c0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	221f      	movs	r2, #31
 80079c6:	4013      	ands	r3, r2
 80079c8:	2201      	movs	r2, #1
 80079ca:	409a      	lsls	r2, r3
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80079d0:	46c0      	nop			@ (mov r8, r8)
 80079d2:	46bd      	mov	sp, r7
 80079d4:	b004      	add	sp, #16
 80079d6:	bd80      	pop	{r7, pc}
 80079d8:	10008200 	.word	0x10008200
 80079dc:	40020880 	.word	0x40020880

080079e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b084      	sub	sp, #16
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	223f      	movs	r2, #63	@ 0x3f
 80079ee:	4013      	ands	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	4a0a      	ldr	r2, [pc, #40]	@ (8007a20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80079f6:	4694      	mov	ip, r2
 80079f8:	4463      	add	r3, ip
 80079fa:	009b      	lsls	r3, r3, #2
 80079fc:	001a      	movs	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	4a07      	ldr	r2, [pc, #28]	@ (8007a24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007a06:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	3b01      	subs	r3, #1
 8007a0c:	2203      	movs	r2, #3
 8007a0e:	4013      	ands	r3, r2
 8007a10:	2201      	movs	r2, #1
 8007a12:	409a      	lsls	r2, r3
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8007a18:	46c0      	nop			@ (mov r8, r8)
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	b004      	add	sp, #16
 8007a1e:	bd80      	pop	{r7, pc}
 8007a20:	1000823f 	.word	0x1000823f
 8007a24:	40020940 	.word	0x40020940

08007a28 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007a28:	b5b0      	push	{r4, r5, r7, lr}
 8007a2a:	b086      	sub	sp, #24
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	603a      	str	r2, [r7, #0]
 8007a34:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007a36:	4b21      	ldr	r3, [pc, #132]	@ (8007abc <HAL_FLASH_Program+0x94>)
 8007a38:	781b      	ldrb	r3, [r3, #0]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d101      	bne.n	8007a42 <HAL_FLASH_Program+0x1a>
 8007a3e:	2302      	movs	r3, #2
 8007a40:	e038      	b.n	8007ab4 <HAL_FLASH_Program+0x8c>
 8007a42:	4b1e      	ldr	r3, [pc, #120]	@ (8007abc <HAL_FLASH_Program+0x94>)
 8007a44:	2201      	movs	r2, #1
 8007a46:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007a48:	4b1c      	ldr	r3, [pc, #112]	@ (8007abc <HAL_FLASH_Program+0x94>)
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007a4e:	2517      	movs	r5, #23
 8007a50:	197c      	adds	r4, r7, r5
 8007a52:	23fa      	movs	r3, #250	@ 0xfa
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	0018      	movs	r0, r3
 8007a58:	f000 f87a 	bl	8007b50 <FLASH_WaitForLastOperation>
 8007a5c:	0003      	movs	r3, r0
 8007a5e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8007a60:	197b      	adds	r3, r7, r5
 8007a62:	781b      	ldrb	r3, [r3, #0]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d11f      	bne.n	8007aa8 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d106      	bne.n	8007a7c <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	68b9      	ldr	r1, [r7, #8]
 8007a74:	0008      	movs	r0, r1
 8007a76:	f000 f8b9 	bl	8007bec <FLASH_Program_DoubleWord>
 8007a7a:	e005      	b.n	8007a88 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8007a7c:	683a      	ldr	r2, [r7, #0]
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	0011      	movs	r1, r2
 8007a82:	0018      	movs	r0, r3
 8007a84:	f005 fcb0 	bl	800d3e8 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007a88:	2317      	movs	r3, #23
 8007a8a:	18fc      	adds	r4, r7, r3
 8007a8c:	23fa      	movs	r3, #250	@ 0xfa
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	0018      	movs	r0, r3
 8007a92:	f000 f85d 	bl	8007b50 <FLASH_WaitForLastOperation>
 8007a96:	0003      	movs	r3, r0
 8007a98:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8007a9a:	4b09      	ldr	r3, [pc, #36]	@ (8007ac0 <HAL_FLASH_Program+0x98>)
 8007a9c:	695a      	ldr	r2, [r3, #20]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	43d9      	mvns	r1, r3
 8007aa2:	4b07      	ldr	r3, [pc, #28]	@ (8007ac0 <HAL_FLASH_Program+0x98>)
 8007aa4:	400a      	ands	r2, r1
 8007aa6:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007aa8:	4b04      	ldr	r3, [pc, #16]	@ (8007abc <HAL_FLASH_Program+0x94>)
 8007aaa:	2200      	movs	r2, #0
 8007aac:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8007aae:	2317      	movs	r3, #23
 8007ab0:	18fb      	adds	r3, r7, r3
 8007ab2:	781b      	ldrb	r3, [r3, #0]
}
 8007ab4:	0018      	movs	r0, r3
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	b006      	add	sp, #24
 8007aba:	bdb0      	pop	{r4, r5, r7, pc}
 8007abc:	20000d64 	.word	0x20000d64
 8007ac0:	40022000 	.word	0x40022000

08007ac4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007aca:	1dfb      	adds	r3, r7, #7
 8007acc:	2200      	movs	r2, #0
 8007ace:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8007ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8007b00 <HAL_FLASH_Unlock+0x3c>)
 8007ad2:	695b      	ldr	r3, [r3, #20]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	da0c      	bge.n	8007af2 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8007ad8:	4b09      	ldr	r3, [pc, #36]	@ (8007b00 <HAL_FLASH_Unlock+0x3c>)
 8007ada:	4a0a      	ldr	r2, [pc, #40]	@ (8007b04 <HAL_FLASH_Unlock+0x40>)
 8007adc:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007ade:	4b08      	ldr	r3, [pc, #32]	@ (8007b00 <HAL_FLASH_Unlock+0x3c>)
 8007ae0:	4a09      	ldr	r2, [pc, #36]	@ (8007b08 <HAL_FLASH_Unlock+0x44>)
 8007ae2:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8007ae4:	4b06      	ldr	r3, [pc, #24]	@ (8007b00 <HAL_FLASH_Unlock+0x3c>)
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	da02      	bge.n	8007af2 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8007aec:	1dfb      	adds	r3, r7, #7
 8007aee:	2201      	movs	r2, #1
 8007af0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8007af2:	1dfb      	adds	r3, r7, #7
 8007af4:	781b      	ldrb	r3, [r3, #0]
}
 8007af6:	0018      	movs	r0, r3
 8007af8:	46bd      	mov	sp, r7
 8007afa:	b002      	add	sp, #8
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	46c0      	nop			@ (mov r8, r8)
 8007b00:	40022000 	.word	0x40022000
 8007b04:	45670123 	.word	0x45670123
 8007b08:	cdef89ab 	.word	0xcdef89ab

08007b0c <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8007b12:	1dfb      	adds	r3, r7, #7
 8007b14:	2201      	movs	r2, #1
 8007b16:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007b18:	23fa      	movs	r3, #250	@ 0xfa
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	0018      	movs	r0, r3
 8007b1e:	f000 f817 	bl	8007b50 <FLASH_WaitForLastOperation>

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8007b22:	4b0a      	ldr	r3, [pc, #40]	@ (8007b4c <HAL_FLASH_Lock+0x40>)
 8007b24:	695a      	ldr	r2, [r3, #20]
 8007b26:	4b09      	ldr	r3, [pc, #36]	@ (8007b4c <HAL_FLASH_Lock+0x40>)
 8007b28:	2180      	movs	r1, #128	@ 0x80
 8007b2a:	0609      	lsls	r1, r1, #24
 8007b2c:	430a      	orrs	r2, r1
 8007b2e:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8007b30:	4b06      	ldr	r3, [pc, #24]	@ (8007b4c <HAL_FLASH_Lock+0x40>)
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	da02      	bge.n	8007b3e <HAL_FLASH_Lock+0x32>
  {
    status = HAL_OK;
 8007b38:	1dfb      	adds	r3, r7, #7
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8007b3e:	1dfb      	adds	r3, r7, #7
 8007b40:	781b      	ldrb	r3, [r3, #0]
}
 8007b42:	0018      	movs	r0, r3
 8007b44:	46bd      	mov	sp, r7
 8007b46:	b002      	add	sp, #8
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	46c0      	nop			@ (mov r8, r8)
 8007b4c:	40022000 	.word	0x40022000

08007b50 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b084      	sub	sp, #16
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8007b58:	f7fe f904 	bl	8005d64 <HAL_GetTick>
 8007b5c:	0003      	movs	r3, r0
 8007b5e:	60fb      	str	r3, [r7, #12]
     flag will be set */

#if defined(FLASH_DBANK_SUPPORT)
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
 8007b60:	2380      	movs	r3, #128	@ 0x80
 8007b62:	025b      	lsls	r3, r3, #9
 8007b64:	60bb      	str	r3, [r7, #8]
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 8007b66:	e00c      	b.n	8007b82 <FLASH_WaitForLastOperation+0x32>
  {
    if(Timeout != HAL_MAX_DELAY)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	d009      	beq.n	8007b82 <FLASH_WaitForLastOperation+0x32>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8007b6e:	f7fe f8f9 	bl	8005d64 <HAL_GetTick>
 8007b72:	0002      	movs	r2, r0
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	1ad3      	subs	r3, r2, r3
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d801      	bhi.n	8007b82 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8007b7e:	2303      	movs	r3, #3
 8007b80:	e028      	b.n	8007bd4 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & error) != 0x00U)
 8007b82:	4b16      	ldr	r3, [pc, #88]	@ (8007bdc <FLASH_WaitForLastOperation+0x8c>)
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	68ba      	ldr	r2, [r7, #8]
 8007b88:	4013      	ands	r3, r2
 8007b8a:	d1ed      	bne.n	8007b68 <FLASH_WaitForLastOperation+0x18>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8007b8c:	4b13      	ldr	r3, [pc, #76]	@ (8007bdc <FLASH_WaitForLastOperation+0x8c>)
 8007b8e:	691b      	ldr	r3, [r3, #16]
 8007b90:	4a13      	ldr	r2, [pc, #76]	@ (8007be0 <FLASH_WaitForLastOperation+0x90>)
 8007b92:	4013      	ands	r3, r2
 8007b94:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8007b96:	4b11      	ldr	r3, [pc, #68]	@ (8007bdc <FLASH_WaitForLastOperation+0x8c>)
 8007b98:	4a12      	ldr	r2, [pc, #72]	@ (8007be4 <FLASH_WaitForLastOperation+0x94>)
 8007b9a:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d011      	beq.n	8007bc6 <FLASH_WaitForLastOperation+0x76>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8007ba2:	4b11      	ldr	r3, [pc, #68]	@ (8007be8 <FLASH_WaitForLastOperation+0x98>)
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e013      	b.n	8007bd4 <FLASH_WaitForLastOperation+0x84>
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
  {
    if(Timeout != HAL_MAX_DELAY)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	3301      	adds	r3, #1
 8007bb0:	d009      	beq.n	8007bc6 <FLASH_WaitForLastOperation+0x76>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8007bb2:	f7fe f8d7 	bl	8005d64 <HAL_GetTick>
 8007bb6:	0002      	movs	r2, r0
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	1ad3      	subs	r3, r2, r3
 8007bbc:	687a      	ldr	r2, [r7, #4]
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d801      	bhi.n	8007bc6 <FLASH_WaitForLastOperation+0x76>
      {
        return HAL_TIMEOUT;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	e006      	b.n	8007bd4 <FLASH_WaitForLastOperation+0x84>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8007bc6:	4b05      	ldr	r3, [pc, #20]	@ (8007bdc <FLASH_WaitForLastOperation+0x8c>)
 8007bc8:	691a      	ldr	r2, [r3, #16]
 8007bca:	2380      	movs	r3, #128	@ 0x80
 8007bcc:	02db      	lsls	r3, r3, #11
 8007bce:	4013      	ands	r3, r2
 8007bd0:	d1ec      	bne.n	8007bac <FLASH_WaitForLastOperation+0x5c>
      }
    }
  }

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	0018      	movs	r0, r3
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	b004      	add	sp, #16
 8007bda:	bd80      	pop	{r7, pc}
 8007bdc:	40022000 	.word	0x40022000
 8007be0:	0000c3fa 	.word	0x0000c3fa
 8007be4:	0000c3fb 	.word	0x0000c3fb
 8007be8:	20000d64 	.word	0x20000d64

08007bec <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8007bec:	b5b0      	push	{r4, r5, r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	603a      	str	r2, [r7, #0]
 8007bf6:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8007bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8007c28 <FLASH_Program_DoubleWord+0x3c>)
 8007bfa:	695a      	ldr	r2, [r3, #20]
 8007bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8007c28 <FLASH_Program_DoubleWord+0x3c>)
 8007bfe:	2101      	movs	r1, #1
 8007c00:	430a      	orrs	r2, r1
 8007c02:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	683a      	ldr	r2, [r7, #0]
 8007c08:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8007c0a:	f3bf 8f6f 	isb	sy
}
 8007c0e:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	001c      	movs	r4, r3
 8007c14:	2300      	movs	r3, #0
 8007c16:	001d      	movs	r5, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	3304      	adds	r3, #4
 8007c1c:	0022      	movs	r2, r4
 8007c1e:	601a      	str	r2, [r3, #0]
}
 8007c20:	46c0      	nop			@ (mov r8, r8)
 8007c22:	46bd      	mov	sp, r7
 8007c24:	b004      	add	sp, #16
 8007c26:	bdb0      	pop	{r4, r5, r7, pc}
 8007c28:	40022000 	.word	0x40022000

08007c2c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8007c2c:	b5b0      	push	{r4, r5, r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007c36:	4b35      	ldr	r3, [pc, #212]	@ (8007d0c <HAL_FLASHEx_Erase+0xe0>)
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d101      	bne.n	8007c42 <HAL_FLASHEx_Erase+0x16>
 8007c3e:	2302      	movs	r3, #2
 8007c40:	e05f      	b.n	8007d02 <HAL_FLASHEx_Erase+0xd6>
 8007c42:	4b32      	ldr	r3, [pc, #200]	@ (8007d0c <HAL_FLASHEx_Erase+0xe0>)
 8007c44:	2201      	movs	r2, #1
 8007c46:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007c48:	4b30      	ldr	r3, [pc, #192]	@ (8007d0c <HAL_FLASHEx_Erase+0xe0>)
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007c4e:	250f      	movs	r5, #15
 8007c50:	197c      	adds	r4, r7, r5
 8007c52:	23fa      	movs	r3, #250	@ 0xfa
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	0018      	movs	r0, r3
 8007c58:	f7ff ff7a 	bl	8007b50 <FLASH_WaitForLastOperation>
 8007c5c:	0003      	movs	r3, r0
 8007c5e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8007c60:	002c      	movs	r4, r5
 8007c62:	193b      	adds	r3, r7, r4
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d145      	bne.n	8007cf6 <HAL_FLASHEx_Erase+0xca>
  {
#if !defined(FLASH_DBANK_SUPPORT)
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2204      	movs	r2, #4
 8007c6e:	605a      	str	r2, [r3, #4]
#endif /* FLASH_DBANK_SUPPORT */

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2b04      	cmp	r3, #4
 8007c76:	d10d      	bne.n	8007c94 <HAL_FLASHEx_Erase+0x68>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase(pEraseInit->Banks);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	685b      	ldr	r3, [r3, #4]
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f000 f849 	bl	8007d14 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007c82:	193c      	adds	r4, r7, r4
 8007c84:	23fa      	movs	r3, #250	@ 0xfa
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	0018      	movs	r0, r3
 8007c8a:	f7ff ff61 	bl	8007b50 <FLASH_WaitForLastOperation>
 8007c8e:	0003      	movs	r3, r0
 8007c90:	7023      	strb	r3, [r4, #0]
 8007c92:	e030      	b.n	8007cf6 <HAL_FLASHEx_Erase+0xca>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	2201      	movs	r2, #1
 8007c98:	4252      	negs	r2, r2
 8007c9a:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	60bb      	str	r3, [r7, #8]
 8007ca2:	e01a      	b.n	8007cda <HAL_FLASHEx_Erase+0xae>
      {
        /* Start erase page */
        FLASH_PageErase(pEraseInit->Banks, index);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	68ba      	ldr	r2, [r7, #8]
 8007caa:	0011      	movs	r1, r2
 8007cac:	0018      	movs	r0, r3
 8007cae:	f000 f845 	bl	8007d3c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007cb2:	250f      	movs	r5, #15
 8007cb4:	197c      	adds	r4, r7, r5
 8007cb6:	23fa      	movs	r3, #250	@ 0xfa
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	0018      	movs	r0, r3
 8007cbc:	f7ff ff48 	bl	8007b50 <FLASH_WaitForLastOperation>
 8007cc0:	0003      	movs	r3, r0
 8007cc2:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 8007cc4:	197b      	adds	r3, r7, r5
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d003      	beq.n	8007cd4 <HAL_FLASHEx_Erase+0xa8>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	68ba      	ldr	r2, [r7, #8]
 8007cd0:	601a      	str	r2, [r3, #0]
          break;
 8007cd2:	e00a      	b.n	8007cea <HAL_FLASHEx_Erase+0xbe>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	3301      	adds	r3, #1
 8007cd8:	60bb      	str	r3, [r7, #8]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	689a      	ldr	r2, [r3, #8]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	68db      	ldr	r3, [r3, #12]
 8007ce2:	18d3      	adds	r3, r2, r3
 8007ce4:	68ba      	ldr	r2, [r7, #8]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d3dc      	bcc.n	8007ca4 <HAL_FLASHEx_Erase+0x78>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8007cea:	4b09      	ldr	r3, [pc, #36]	@ (8007d10 <HAL_FLASHEx_Erase+0xe4>)
 8007cec:	695a      	ldr	r2, [r3, #20]
 8007cee:	4b08      	ldr	r3, [pc, #32]	@ (8007d10 <HAL_FLASHEx_Erase+0xe4>)
 8007cf0:	2102      	movs	r1, #2
 8007cf2:	438a      	bics	r2, r1
 8007cf4:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007cf6:	4b05      	ldr	r3, [pc, #20]	@ (8007d0c <HAL_FLASHEx_Erase+0xe0>)
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8007cfc:	230f      	movs	r3, #15
 8007cfe:	18fb      	adds	r3, r7, r3
 8007d00:	781b      	ldrb	r3, [r3, #0]
}
 8007d02:	0018      	movs	r0, r3
 8007d04:	46bd      	mov	sp, r7
 8007d06:	b004      	add	sp, #16
 8007d08:	bdb0      	pop	{r4, r5, r7, pc}
 8007d0a:	46c0      	nop			@ (mov r8, r8)
 8007d0c:	20000d64 	.word	0x20000d64
 8007d10:	40022000 	.word	0x40022000

08007d14 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased*
  * @note (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b082      	sub	sp, #8
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 8007d1c:	4b06      	ldr	r3, [pc, #24]	@ (8007d38 <FLASH_MassErase+0x24>)
 8007d1e:	695a      	ldr	r2, [r3, #20]
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	431a      	orrs	r2, r3
 8007d24:	4b04      	ldr	r3, [pc, #16]	@ (8007d38 <FLASH_MassErase+0x24>)
 8007d26:	2180      	movs	r1, #128	@ 0x80
 8007d28:	0249      	lsls	r1, r1, #9
 8007d2a:	430a      	orrs	r2, r1
 8007d2c:	615a      	str	r2, [r3, #20]
}
 8007d2e:	46c0      	nop			@ (mov r8, r8)
 8007d30:	46bd      	mov	sp, r7
 8007d32:	b002      	add	sp, #8
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	46c0      	nop			@ (mov r8, r8)
 8007d38:	40022000 	.word	0x40022000

08007d3c <FLASH_PageErase>:
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @note (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Banks, uint32_t Page)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8007d46:	4b08      	ldr	r3, [pc, #32]	@ (8007d68 <FLASH_PageErase+0x2c>)
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	4a08      	ldr	r2, [pc, #32]	@ (8007d6c <FLASH_PageErase+0x30>)
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	60fb      	str	r3, [r7, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	00da      	lsls	r2, r3, #3
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	431a      	orrs	r2, r3
 8007d58:	4b03      	ldr	r3, [pc, #12]	@ (8007d68 <FLASH_PageErase+0x2c>)
 8007d5a:	4905      	ldr	r1, [pc, #20]	@ (8007d70 <FLASH_PageErase+0x34>)
 8007d5c:	430a      	orrs	r2, r1
 8007d5e:	615a      	str	r2, [r3, #20]
}
 8007d60:	46c0      	nop			@ (mov r8, r8)
 8007d62:	46bd      	mov	sp, r7
 8007d64:	b004      	add	sp, #16
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	40022000 	.word	0x40022000
 8007d6c:	ffffe007 	.word	0xffffe007
 8007d70:	00010002 	.word	0x00010002

08007d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b086      	sub	sp, #24
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007d82:	e147      	b.n	8008014 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2101      	movs	r1, #1
 8007d8a:	697a      	ldr	r2, [r7, #20]
 8007d8c:	4091      	lsls	r1, r2
 8007d8e:	000a      	movs	r2, r1
 8007d90:	4013      	ands	r3, r2
 8007d92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d100      	bne.n	8007d9c <HAL_GPIO_Init+0x28>
 8007d9a:	e138      	b.n	800800e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	685b      	ldr	r3, [r3, #4]
 8007da0:	2203      	movs	r2, #3
 8007da2:	4013      	ands	r3, r2
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	d005      	beq.n	8007db4 <HAL_GPIO_Init+0x40>
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	2203      	movs	r2, #3
 8007dae:	4013      	ands	r3, r2
 8007db0:	2b02      	cmp	r3, #2
 8007db2:	d130      	bne.n	8007e16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	005b      	lsls	r3, r3, #1
 8007dbe:	2203      	movs	r2, #3
 8007dc0:	409a      	lsls	r2, r3
 8007dc2:	0013      	movs	r3, r2
 8007dc4:	43da      	mvns	r2, r3
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	4013      	ands	r3, r2
 8007dca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	68da      	ldr	r2, [r3, #12]
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	005b      	lsls	r3, r3, #1
 8007dd4:	409a      	lsls	r2, r3
 8007dd6:	0013      	movs	r3, r2
 8007dd8:	693a      	ldr	r2, [r7, #16]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	693a      	ldr	r2, [r7, #16]
 8007de2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	685b      	ldr	r3, [r3, #4]
 8007de8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007dea:	2201      	movs	r2, #1
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	409a      	lsls	r2, r3
 8007df0:	0013      	movs	r3, r2
 8007df2:	43da      	mvns	r2, r3
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	4013      	ands	r3, r2
 8007df8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	091b      	lsrs	r3, r3, #4
 8007e00:	2201      	movs	r2, #1
 8007e02:	401a      	ands	r2, r3
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	409a      	lsls	r2, r3
 8007e08:	0013      	movs	r3, r2
 8007e0a:	693a      	ldr	r2, [r7, #16]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	693a      	ldr	r2, [r7, #16]
 8007e14:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2203      	movs	r2, #3
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	2b03      	cmp	r3, #3
 8007e20:	d017      	beq.n	8007e52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	005b      	lsls	r3, r3, #1
 8007e2c:	2203      	movs	r2, #3
 8007e2e:	409a      	lsls	r2, r3
 8007e30:	0013      	movs	r3, r2
 8007e32:	43da      	mvns	r2, r3
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	4013      	ands	r3, r2
 8007e38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	689a      	ldr	r2, [r3, #8]
 8007e3e:	697b      	ldr	r3, [r7, #20]
 8007e40:	005b      	lsls	r3, r3, #1
 8007e42:	409a      	lsls	r2, r3
 8007e44:	0013      	movs	r3, r2
 8007e46:	693a      	ldr	r2, [r7, #16]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	693a      	ldr	r2, [r7, #16]
 8007e50:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	2203      	movs	r2, #3
 8007e58:	4013      	ands	r3, r2
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d123      	bne.n	8007ea6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	08da      	lsrs	r2, r3, #3
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	3208      	adds	r2, #8
 8007e66:	0092      	lsls	r2, r2, #2
 8007e68:	58d3      	ldr	r3, [r2, r3]
 8007e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	2207      	movs	r2, #7
 8007e70:	4013      	ands	r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	220f      	movs	r2, #15
 8007e76:	409a      	lsls	r2, r3
 8007e78:	0013      	movs	r3, r2
 8007e7a:	43da      	mvns	r2, r3
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	4013      	ands	r3, r2
 8007e80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	691a      	ldr	r2, [r3, #16]
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	2107      	movs	r1, #7
 8007e8a:	400b      	ands	r3, r1
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	409a      	lsls	r2, r3
 8007e90:	0013      	movs	r3, r2
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	4313      	orrs	r3, r2
 8007e96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	08da      	lsrs	r2, r3, #3
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	3208      	adds	r2, #8
 8007ea0:	0092      	lsls	r2, r2, #2
 8007ea2:	6939      	ldr	r1, [r7, #16]
 8007ea4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	005b      	lsls	r3, r3, #1
 8007eb0:	2203      	movs	r2, #3
 8007eb2:	409a      	lsls	r2, r3
 8007eb4:	0013      	movs	r3, r2
 8007eb6:	43da      	mvns	r2, r3
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	4013      	ands	r3, r2
 8007ebc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	2203      	movs	r2, #3
 8007ec4:	401a      	ands	r2, r3
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	005b      	lsls	r3, r3, #1
 8007eca:	409a      	lsls	r2, r3
 8007ecc:	0013      	movs	r3, r2
 8007ece:	693a      	ldr	r2, [r7, #16]
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	685a      	ldr	r2, [r3, #4]
 8007ede:	23c0      	movs	r3, #192	@ 0xc0
 8007ee0:	029b      	lsls	r3, r3, #10
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	d100      	bne.n	8007ee8 <HAL_GPIO_Init+0x174>
 8007ee6:	e092      	b.n	800800e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8007ee8:	4a50      	ldr	r2, [pc, #320]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	089b      	lsrs	r3, r3, #2
 8007eee:	3318      	adds	r3, #24
 8007ef0:	009b      	lsls	r3, r3, #2
 8007ef2:	589b      	ldr	r3, [r3, r2]
 8007ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	2203      	movs	r2, #3
 8007efa:	4013      	ands	r3, r2
 8007efc:	00db      	lsls	r3, r3, #3
 8007efe:	220f      	movs	r2, #15
 8007f00:	409a      	lsls	r2, r3
 8007f02:	0013      	movs	r3, r2
 8007f04:	43da      	mvns	r2, r3
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	4013      	ands	r3, r2
 8007f0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	23a0      	movs	r3, #160	@ 0xa0
 8007f10:	05db      	lsls	r3, r3, #23
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d013      	beq.n	8007f3e <HAL_GPIO_Init+0x1ca>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4a45      	ldr	r2, [pc, #276]	@ (8008030 <HAL_GPIO_Init+0x2bc>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d00d      	beq.n	8007f3a <HAL_GPIO_Init+0x1c6>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a44      	ldr	r2, [pc, #272]	@ (8008034 <HAL_GPIO_Init+0x2c0>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d007      	beq.n	8007f36 <HAL_GPIO_Init+0x1c2>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4a43      	ldr	r2, [pc, #268]	@ (8008038 <HAL_GPIO_Init+0x2c4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d101      	bne.n	8007f32 <HAL_GPIO_Init+0x1be>
 8007f2e:	2303      	movs	r3, #3
 8007f30:	e006      	b.n	8007f40 <HAL_GPIO_Init+0x1cc>
 8007f32:	2305      	movs	r3, #5
 8007f34:	e004      	b.n	8007f40 <HAL_GPIO_Init+0x1cc>
 8007f36:	2302      	movs	r3, #2
 8007f38:	e002      	b.n	8007f40 <HAL_GPIO_Init+0x1cc>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e000      	b.n	8007f40 <HAL_GPIO_Init+0x1cc>
 8007f3e:	2300      	movs	r3, #0
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	2103      	movs	r1, #3
 8007f44:	400a      	ands	r2, r1
 8007f46:	00d2      	lsls	r2, r2, #3
 8007f48:	4093      	lsls	r3, r2
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8007f50:	4936      	ldr	r1, [pc, #216]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	089b      	lsrs	r3, r3, #2
 8007f56:	3318      	adds	r3, #24
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	693a      	ldr	r2, [r7, #16]
 8007f5c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007f5e:	4b33      	ldr	r3, [pc, #204]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	43da      	mvns	r2, r3
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	685a      	ldr	r2, [r3, #4]
 8007f72:	2380      	movs	r3, #128	@ 0x80
 8007f74:	035b      	lsls	r3, r3, #13
 8007f76:	4013      	ands	r3, r2
 8007f78:	d003      	beq.n	8007f82 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007f82:	4b2a      	ldr	r3, [pc, #168]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007f84:	693a      	ldr	r2, [r7, #16]
 8007f86:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8007f88:	4b28      	ldr	r3, [pc, #160]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	43da      	mvns	r2, r3
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	4013      	ands	r3, r2
 8007f96:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	685a      	ldr	r2, [r3, #4]
 8007f9c:	2380      	movs	r3, #128	@ 0x80
 8007f9e:	039b      	lsls	r3, r3, #14
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	d003      	beq.n	8007fac <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	4313      	orrs	r3, r2
 8007faa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007fac:	4b1f      	ldr	r3, [pc, #124]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007fb2:	4a1e      	ldr	r2, [pc, #120]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007fb4:	2384      	movs	r3, #132	@ 0x84
 8007fb6:	58d3      	ldr	r3, [r2, r3]
 8007fb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	43da      	mvns	r2, r3
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	685a      	ldr	r2, [r3, #4]
 8007fc8:	2380      	movs	r3, #128	@ 0x80
 8007fca:	029b      	lsls	r3, r3, #10
 8007fcc:	4013      	ands	r3, r2
 8007fce:	d003      	beq.n	8007fd8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007fd8:	4914      	ldr	r1, [pc, #80]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007fda:	2284      	movs	r2, #132	@ 0x84
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8007fe0:	4a12      	ldr	r2, [pc, #72]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8007fe2:	2380      	movs	r3, #128	@ 0x80
 8007fe4:	58d3      	ldr	r3, [r2, r3]
 8007fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	43da      	mvns	r2, r3
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	4013      	ands	r3, r2
 8007ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	685a      	ldr	r2, [r3, #4]
 8007ff6:	2380      	movs	r3, #128	@ 0x80
 8007ff8:	025b      	lsls	r3, r3, #9
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	d003      	beq.n	8008006 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8007ffe:	693a      	ldr	r2, [r7, #16]
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	4313      	orrs	r3, r2
 8008004:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008006:	4909      	ldr	r1, [pc, #36]	@ (800802c <HAL_GPIO_Init+0x2b8>)
 8008008:	2280      	movs	r2, #128	@ 0x80
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	3301      	adds	r3, #1
 8008012:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	40da      	lsrs	r2, r3
 800801c:	1e13      	subs	r3, r2, #0
 800801e:	d000      	beq.n	8008022 <HAL_GPIO_Init+0x2ae>
 8008020:	e6b0      	b.n	8007d84 <HAL_GPIO_Init+0x10>
  }
}
 8008022:	46c0      	nop			@ (mov r8, r8)
 8008024:	46c0      	nop			@ (mov r8, r8)
 8008026:	46bd      	mov	sp, r7
 8008028:	b006      	add	sp, #24
 800802a:	bd80      	pop	{r7, pc}
 800802c:	40021800 	.word	0x40021800
 8008030:	50000400 	.word	0x50000400
 8008034:	50000800 	.word	0x50000800
 8008038:	50000c00 	.word	0x50000c00

0800803c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b084      	sub	sp, #16
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
 8008044:	000a      	movs	r2, r1
 8008046:	1cbb      	adds	r3, r7, #2
 8008048:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	1cba      	adds	r2, r7, #2
 8008050:	8812      	ldrh	r2, [r2, #0]
 8008052:	4013      	ands	r3, r2
 8008054:	d004      	beq.n	8008060 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8008056:	230f      	movs	r3, #15
 8008058:	18fb      	adds	r3, r7, r3
 800805a:	2201      	movs	r2, #1
 800805c:	701a      	strb	r2, [r3, #0]
 800805e:	e003      	b.n	8008068 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008060:	230f      	movs	r3, #15
 8008062:	18fb      	adds	r3, r7, r3
 8008064:	2200      	movs	r2, #0
 8008066:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8008068:	230f      	movs	r3, #15
 800806a:	18fb      	adds	r3, r7, r3
 800806c:	781b      	ldrb	r3, [r3, #0]
}
 800806e:	0018      	movs	r0, r3
 8008070:	46bd      	mov	sp, r7
 8008072:	b004      	add	sp, #16
 8008074:	bd80      	pop	{r7, pc}

08008076 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	0008      	movs	r0, r1
 8008080:	0011      	movs	r1, r2
 8008082:	1cbb      	adds	r3, r7, #2
 8008084:	1c02      	adds	r2, r0, #0
 8008086:	801a      	strh	r2, [r3, #0]
 8008088:	1c7b      	adds	r3, r7, #1
 800808a:	1c0a      	adds	r2, r1, #0
 800808c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800808e:	1c7b      	adds	r3, r7, #1
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d004      	beq.n	80080a0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008096:	1cbb      	adds	r3, r7, #2
 8008098:	881a      	ldrh	r2, [r3, #0]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800809e:	e003      	b.n	80080a8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80080a0:	1cbb      	adds	r3, r7, #2
 80080a2:	881a      	ldrh	r2, [r3, #0]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80080a8:	46c0      	nop			@ (mov r8, r8)
 80080aa:	46bd      	mov	sp, r7
 80080ac:	b002      	add	sp, #8
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b082      	sub	sp, #8
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	0002      	movs	r2, r0
 80080b8:	1dbb      	adds	r3, r7, #6
 80080ba:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80080bc:	4b10      	ldr	r3, [pc, #64]	@ (8008100 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80080be:	68db      	ldr	r3, [r3, #12]
 80080c0:	1dba      	adds	r2, r7, #6
 80080c2:	8812      	ldrh	r2, [r2, #0]
 80080c4:	4013      	ands	r3, r2
 80080c6:	d008      	beq.n	80080da <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80080c8:	4b0d      	ldr	r3, [pc, #52]	@ (8008100 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80080ca:	1dba      	adds	r2, r7, #6
 80080cc:	8812      	ldrh	r2, [r2, #0]
 80080ce:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80080d0:	1dbb      	adds	r3, r7, #6
 80080d2:	881b      	ldrh	r3, [r3, #0]
 80080d4:	0018      	movs	r0, r3
 80080d6:	f7fb fc8f 	bl	80039f8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80080da:	4b09      	ldr	r3, [pc, #36]	@ (8008100 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80080dc:	691b      	ldr	r3, [r3, #16]
 80080de:	1dba      	adds	r2, r7, #6
 80080e0:	8812      	ldrh	r2, [r2, #0]
 80080e2:	4013      	ands	r3, r2
 80080e4:	d008      	beq.n	80080f8 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80080e6:	4b06      	ldr	r3, [pc, #24]	@ (8008100 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80080e8:	1dba      	adds	r2, r7, #6
 80080ea:	8812      	ldrh	r2, [r2, #0]
 80080ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80080ee:	1dbb      	adds	r3, r7, #6
 80080f0:	881b      	ldrh	r3, [r3, #0]
 80080f2:	0018      	movs	r0, r3
 80080f4:	f7fb fc56 	bl	80039a4 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80080f8:	46c0      	nop			@ (mov r8, r8)
 80080fa:	46bd      	mov	sp, r7
 80080fc:	b002      	add	sp, #8
 80080fe:	bd80      	pop	{r7, pc}
 8008100:	40021800 	.word	0x40021800

08008104 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b084      	sub	sp, #16
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d101      	bne.n	8008116 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	e097      	b.n	8008246 <HAL_LPTIM_Init+0x142>
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2236      	movs	r2, #54	@ 0x36
 800811a:	5c9b      	ldrb	r3, [r3, r2]
 800811c:	b2db      	uxtb	r3, r3
 800811e:	2b00      	cmp	r3, #0
 8008120:	d113      	bne.n	800814a <HAL_LPTIM_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2235      	movs	r2, #53	@ 0x35
 8008126:	2100      	movs	r1, #0
 8008128:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    LPTIM_ResetCallback(hlptim);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	0018      	movs	r0, r3
 800812e:	f000 fa8f 	bl	8008650 <LPTIM_ResetCallback>

    if (hlptim->MspInitCallback == NULL)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008136:	2b00      	cmp	r3, #0
 8008138:	d102      	bne.n	8008140 <HAL_LPTIM_Init+0x3c>
    {
      hlptim->MspInitCallback = HAL_LPTIM_MspInit;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	4a44      	ldr	r2, [pc, #272]	@ (8008250 <HAL_LPTIM_Init+0x14c>)
 800813e:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	0010      	movs	r0, r2
 8008148:	4798      	blx	r3
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2236      	movs	r2, #54	@ 0x36
 800814e:	2102      	movs	r1, #2
 8008150:	5499      	strb	r1, [r3, r2]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	2b01      	cmp	r3, #1
 8008160:	d005      	beq.n	800816e <HAL_LPTIM_Init+0x6a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008166:	2380      	movs	r3, #128	@ 0x80
 8008168:	041b      	lsls	r3, r3, #16
 800816a:	429a      	cmp	r2, r3
 800816c:	d103      	bne.n	8008176 <HAL_LPTIM_Init+0x72>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	221e      	movs	r2, #30
 8008172:	4393      	bics	r3, r2
 8008174:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	695b      	ldr	r3, [r3, #20]
 800817a:	4a36      	ldr	r2, [pc, #216]	@ (8008254 <HAL_LPTIM_Init+0x150>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d003      	beq.n	8008188 <HAL_LPTIM_Init+0x84>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	4a35      	ldr	r2, [pc, #212]	@ (8008258 <HAL_LPTIM_Init+0x154>)
 8008184:	4013      	ands	r3, r2
 8008186:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	4a34      	ldr	r2, [pc, #208]	@ (800825c <HAL_LPTIM_Init+0x158>)
 800818c:	4013      	ands	r3, r2
 800818e:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008198:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 800819e:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 80081a4:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 80081aa:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80081ac:	68fa      	ldr	r2, [r7, #12]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d107      	bne.n	80081ca <HAL_LPTIM_Init+0xc6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80081c2:	4313      	orrs	r3, r2
 80081c4:	68fa      	ldr	r2, [r7, #12]
 80081c6:	4313      	orrs	r3, r2
 80081c8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d005      	beq.n	80081de <HAL_LPTIM_Init+0xda>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80081d6:	2380      	movs	r3, #128	@ 0x80
 80081d8:	041b      	lsls	r3, r3, #16
 80081da:	429a      	cmp	r2, r3
 80081dc:	d107      	bne.n	80081ee <HAL_LPTIM_Init+0xea>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80081e6:	4313      	orrs	r3, r2
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	4313      	orrs	r3, r2
 80081ec:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	695b      	ldr	r3, [r3, #20]
 80081f2:	4a18      	ldr	r2, [pc, #96]	@ (8008254 <HAL_LPTIM_Init+0x150>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d00a      	beq.n	800820e <HAL_LPTIM_Init+0x10a>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008200:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8008206:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8008208:	68fa      	ldr	r2, [r7, #12]
 800820a:	4313      	orrs	r3, r2
 800820c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a11      	ldr	r2, [pc, #68]	@ (8008260 <HAL_LPTIM_Init+0x15c>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d108      	bne.n	8008232 <HAL_LPTIM_Init+0x12e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	430a      	orrs	r2, r1
 800822e:	625a      	str	r2, [r3, #36]	@ 0x24
 8008230:	e004      	b.n	800823c <HAL_LPTIM_Init+0x138>
  {
    /* Check LPTIM Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM Input1 source */
    hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800823a:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2236      	movs	r2, #54	@ 0x36
 8008240:	2101      	movs	r1, #1
 8008242:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8008244:	2300      	movs	r3, #0
}
 8008246:	0018      	movs	r0, r3
 8008248:	46bd      	mov	sp, r7
 800824a:	b004      	add	sp, #16
 800824c:	bd80      	pop	{r7, pc}
 800824e:	46c0      	nop			@ (mov r8, r8)
 8008250:	08004bbd 	.word	0x08004bbd
 8008254:	0000ffff 	.word	0x0000ffff
 8008258:	ffff1f3f 	.word	0xffff1f3f
 800825c:	ff19f1fe 	.word	0xff19f1fe
 8008260:	40007c00 	.word	0x40007c00

08008264 <HAL_LPTIM_SetOnce_Start_IT>:
  * @param  Pulse Specifies the compare value.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Pulse));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2236      	movs	r2, #54	@ 0x36
 8008274:	2102      	movs	r1, #2
 8008276:	5499      	strb	r1, [r3, r2]

  /* Set WAVE bit to enable the set once mode */
  hlptim->Instance->CFGR |= LPTIM_CFGR_WAVE;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68da      	ldr	r2, [r3, #12]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2180      	movs	r1, #128	@ 0x80
 8008284:	0349      	lsls	r1, r1, #13
 8008286:	430a      	orrs	r2, r1
 8008288:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	691a      	ldr	r2, [r3, #16]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2101      	movs	r1, #1
 8008296:	430a      	orrs	r2, r1
 8008298:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2210      	movs	r2, #16
 80082a0:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	68ba      	ldr	r2, [r7, #8]
 80082a8:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2110      	movs	r1, #16
 80082ae:	0018      	movs	r0, r3
 80082b0:	f000 f9fa 	bl	80086a8 <LPTIM_WaitForFlag>
 80082b4:	0003      	movs	r3, r0
 80082b6:	2b03      	cmp	r3, #3
 80082b8:	d101      	bne.n	80082be <HAL_LPTIM_SetOnce_Start_IT+0x5a>
  {
    return HAL_TIMEOUT;
 80082ba:	2303      	movs	r3, #3
 80082bc:	e060      	b.n	8008380 <HAL_LPTIM_SetOnce_Start_IT+0x11c>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	2208      	movs	r2, #8
 80082c4:	605a      	str	r2, [r3, #4]

  /* Load the pulse value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2108      	movs	r1, #8
 80082d2:	0018      	movs	r0, r3
 80082d4:	f000 f9e8 	bl	80086a8 <LPTIM_WaitForFlag>
 80082d8:	0003      	movs	r3, r0
 80082da:	2b03      	cmp	r3, #3
 80082dc:	d101      	bne.n	80082e2 <HAL_LPTIM_SetOnce_Start_IT+0x7e>
  {
    return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e04e      	b.n	8008380 <HAL_LPTIM_SetOnce_Start_IT+0x11c>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	0018      	movs	r0, r3
 80082e6:	f000 fa17 	bl	8008718 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	0018      	movs	r0, r3
 80082ee:	f000 f9a3 	bl	8008638 <HAL_LPTIM_GetState>
 80082f2:	0003      	movs	r3, r0
 80082f4:	2b03      	cmp	r3, #3
 80082f6:	d101      	bne.n	80082fc <HAL_LPTIM_SetOnce_Start_IT+0x98>
  {
    return HAL_TIMEOUT;
 80082f8:	2303      	movs	r3, #3
 80082fa:	e041      	b.n	8008380 <HAL_LPTIM_SetOnce_Start_IT+0x11c>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	689a      	ldr	r2, [r3, #8]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2110      	movs	r1, #16
 8008308:	430a      	orrs	r2, r1
 800830a:	609a      	str	r2, [r3, #8]

  /* Enable Compare write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	689a      	ldr	r2, [r3, #8]
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2108      	movs	r1, #8
 8008318:	430a      	orrs	r2, r1
 800831a:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	689a      	ldr	r2, [r3, #8]
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2102      	movs	r1, #2
 8008328:	430a      	orrs	r2, r1
 800832a:	609a      	str	r2, [r3, #8]

  /* Enable Compare match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	689a      	ldr	r2, [r3, #8]
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2101      	movs	r1, #1
 8008338:	430a      	orrs	r2, r1
 800833a:	609a      	str	r2, [r3, #8]

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	695b      	ldr	r3, [r3, #20]
 8008340:	4a11      	ldr	r2, [pc, #68]	@ (8008388 <HAL_LPTIM_SetOnce_Start_IT+0x124>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d007      	beq.n	8008356 <HAL_LPTIM_SetOnce_Start_IT+0xf2>
  {
    /* Enable external trigger interrupt */
    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	689a      	ldr	r2, [r3, #8]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2104      	movs	r1, #4
 8008352:	430a      	orrs	r2, r1
 8008354:	609a      	str	r2, [r3, #8]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	691a      	ldr	r2, [r3, #16]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	2101      	movs	r1, #1
 8008362:	430a      	orrs	r2, r1
 8008364:	611a      	str	r2, [r3, #16]

  /* Start timer in single (one shot) mode */
  __HAL_LPTIM_START_SINGLE(hlptim);
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	691a      	ldr	r2, [r3, #16]
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2102      	movs	r1, #2
 8008372:	430a      	orrs	r2, r1
 8008374:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2236      	movs	r2, #54	@ 0x36
 800837a:	2101      	movs	r1, #1
 800837c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	0018      	movs	r0, r3
 8008382:	46bd      	mov	sp, r7
 8008384:	b004      	add	sp, #16
 8008386:	bd80      	pop	{r7, pc}
 8008388:	0000ffff 	.word	0x0000ffff

0800838c <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b082      	sub	sp, #8
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2201      	movs	r2, #1
 800839c:	4013      	ands	r3, r2
 800839e:	2b01      	cmp	r3, #1
 80083a0:	d10f      	bne.n	80083c2 <HAL_LPTIM_IRQHandler+0x36>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	2201      	movs	r2, #1
 80083aa:	4013      	ands	r3, r2
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d108      	bne.n	80083c2 <HAL_LPTIM_IRQHandler+0x36>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2201      	movs	r2, #1
 80083b6:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	0010      	movs	r0, r2
 80083c0:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2202      	movs	r2, #2
 80083ca:	4013      	ands	r3, r2
 80083cc:	2b02      	cmp	r3, #2
 80083ce:	d10f      	bne.n	80083f0 <HAL_LPTIM_IRQHandler+0x64>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	689b      	ldr	r3, [r3, #8]
 80083d6:	2202      	movs	r2, #2
 80083d8:	4013      	ands	r3, r2
 80083da:	2b02      	cmp	r3, #2
 80083dc:	d108      	bne.n	80083f0 <HAL_LPTIM_IRQHandler+0x64>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	2202      	movs	r2, #2
 80083e4:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	0010      	movs	r0, r2
 80083ee:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	2204      	movs	r2, #4
 80083f8:	4013      	ands	r3, r2
 80083fa:	2b04      	cmp	r3, #4
 80083fc:	d10f      	bne.n	800841e <HAL_LPTIM_IRQHandler+0x92>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	2204      	movs	r2, #4
 8008406:	4013      	ands	r3, r2
 8008408:	2b04      	cmp	r3, #4
 800840a:	d108      	bne.n	800841e <HAL_LPTIM_IRQHandler+0x92>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	2204      	movs	r2, #4
 8008412:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	0010      	movs	r0, r2
 800841c:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2208      	movs	r2, #8
 8008426:	4013      	ands	r3, r2
 8008428:	2b08      	cmp	r3, #8
 800842a:	d10f      	bne.n	800844c <HAL_LPTIM_IRQHandler+0xc0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	2208      	movs	r2, #8
 8008434:	4013      	ands	r3, r2
 8008436:	2b08      	cmp	r3, #8
 8008438:	d108      	bne.n	800844c <HAL_LPTIM_IRQHandler+0xc0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2208      	movs	r2, #8
 8008440:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	0010      	movs	r0, r2
 800844a:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2210      	movs	r2, #16
 8008454:	4013      	ands	r3, r2
 8008456:	2b10      	cmp	r3, #16
 8008458:	d10f      	bne.n	800847a <HAL_LPTIM_IRQHandler+0xee>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	2210      	movs	r2, #16
 8008462:	4013      	ands	r3, r2
 8008464:	2b10      	cmp	r3, #16
 8008466:	d108      	bne.n	800847a <HAL_LPTIM_IRQHandler+0xee>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	2210      	movs	r2, #16
 800846e:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	0010      	movs	r0, r2
 8008478:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	2220      	movs	r2, #32
 8008482:	4013      	ands	r3, r2
 8008484:	2b20      	cmp	r3, #32
 8008486:	d10f      	bne.n	80084a8 <HAL_LPTIM_IRQHandler+0x11c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	2220      	movs	r2, #32
 8008490:	4013      	ands	r3, r2
 8008492:	2b20      	cmp	r3, #32
 8008494:	d108      	bne.n	80084a8 <HAL_LPTIM_IRQHandler+0x11c>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	2220      	movs	r2, #32
 800849c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084a2:	687a      	ldr	r2, [r7, #4]
 80084a4:	0010      	movs	r0, r2
 80084a6:	4798      	blx	r3
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2240      	movs	r2, #64	@ 0x40
 80084b0:	4013      	ands	r3, r2
 80084b2:	2b40      	cmp	r3, #64	@ 0x40
 80084b4:	d10f      	bne.n	80084d6 <HAL_LPTIM_IRQHandler+0x14a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	2240      	movs	r2, #64	@ 0x40
 80084be:	4013      	ands	r3, r2
 80084c0:	2b40      	cmp	r3, #64	@ 0x40
 80084c2:	d108      	bne.n	80084d6 <HAL_LPTIM_IRQHandler+0x14a>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2240      	movs	r2, #64	@ 0x40
 80084ca:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084d0:	687a      	ldr	r2, [r7, #4]
 80084d2:	0010      	movs	r0, r2
 80084d4:	4798      	blx	r3
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80084d6:	46c0      	nop			@ (mov r8, r8)
 80084d8:	46bd      	mov	sp, r7
 80084da:	b002      	add	sp, #8
 80084dc:	bd80      	pop	{r7, pc}

080084de <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80084de:	b580      	push	{r7, lr}
 80084e0:	b082      	sub	sp, #8
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80084e6:	46c0      	nop			@ (mov r8, r8)
 80084e8:	46bd      	mov	sp, r7
 80084ea:	b002      	add	sp, #8
 80084ec:	bd80      	pop	{r7, pc}

080084ee <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b082      	sub	sp, #8
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 80084f6:	46c0      	nop			@ (mov r8, r8)
 80084f8:	46bd      	mov	sp, r7
 80084fa:	b002      	add	sp, #8
 80084fc:	bd80      	pop	{r7, pc}

080084fe <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80084fe:	b580      	push	{r7, lr}
 8008500:	b082      	sub	sp, #8
 8008502:	af00      	add	r7, sp, #0
 8008504:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8008506:	46c0      	nop			@ (mov r8, r8)
 8008508:	46bd      	mov	sp, r7
 800850a:	b002      	add	sp, #8
 800850c:	bd80      	pop	{r7, pc}

0800850e <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800850e:	b580      	push	{r7, lr}
 8008510:	b082      	sub	sp, #8
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8008516:	46c0      	nop			@ (mov r8, r8)
 8008518:	46bd      	mov	sp, r7
 800851a:	b002      	add	sp, #8
 800851c:	bd80      	pop	{r7, pc}

0800851e <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800851e:	b580      	push	{r7, lr}
 8008520:	b082      	sub	sp, #8
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8008526:	46c0      	nop			@ (mov r8, r8)
 8008528:	46bd      	mov	sp, r7
 800852a:	b002      	add	sp, #8
 800852c:	bd80      	pop	{r7, pc}

0800852e <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b082      	sub	sp, #8
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8008536:	46c0      	nop			@ (mov r8, r8)
 8008538:	46bd      	mov	sp, r7
 800853a:	b002      	add	sp, #8
 800853c:	bd80      	pop	{r7, pc}

0800853e <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 800853e:	b580      	push	{r7, lr}
 8008540:	b082      	sub	sp, #8
 8008542:	af00      	add	r7, sp, #0
 8008544:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8008546:	46c0      	nop			@ (mov r8, r8)
 8008548:	46bd      	mov	sp, r7
 800854a:	b002      	add	sp, #8
 800854c:	bd80      	pop	{r7, pc}
	...

08008550 <HAL_LPTIM_RegisterCallback>:
  * @retval status
  */
HAL_StatusTypeDef HAL_LPTIM_RegisterCallback(LPTIM_HandleTypeDef        *hlptim,
                                             HAL_LPTIM_CallbackIDTypeDef CallbackID,
                                             pLPTIM_CallbackTypeDef      pCallback)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b086      	sub	sp, #24
 8008554:	af00      	add	r7, sp, #0
 8008556:	60f8      	str	r0, [r7, #12]
 8008558:	607a      	str	r2, [r7, #4]
 800855a:	230b      	movs	r3, #11
 800855c:	18fb      	adds	r3, r7, r3
 800855e:	1c0a      	adds	r2, r1, #0
 8008560:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008562:	2317      	movs	r3, #23
 8008564:	18fb      	adds	r3, r7, r3
 8008566:	2200      	movs	r2, #0
 8008568:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d101      	bne.n	8008574 <HAL_LPTIM_RegisterCallback+0x24>
  {
    return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e05a      	b.n	800862a <HAL_LPTIM_RegisterCallback+0xda>
  }

  if (hlptim->State == HAL_LPTIM_STATE_READY)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2236      	movs	r2, #54	@ 0x36
 8008578:	5c9b      	ldrb	r3, [r3, r2]
 800857a:	b2db      	uxtb	r3, r3
 800857c:	2b01      	cmp	r3, #1
 800857e:	d132      	bne.n	80085e6 <HAL_LPTIM_RegisterCallback+0x96>
  {
    switch (CallbackID)
 8008580:	230b      	movs	r3, #11
 8008582:	18fb      	adds	r3, r7, r3
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	2b08      	cmp	r3, #8
 8008588:	d828      	bhi.n	80085dc <HAL_LPTIM_RegisterCallback+0x8c>
 800858a:	009a      	lsls	r2, r3, #2
 800858c:	4b29      	ldr	r3, [pc, #164]	@ (8008634 <HAL_LPTIM_RegisterCallback+0xe4>)
 800858e:	18d3      	adds	r3, r2, r3
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	469f      	mov	pc, r3
    {
      case HAL_LPTIM_MSPINIT_CB_ID :
        hlptim->MspInitCallback = pCallback;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 800859a:	e043      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_MSPDEINIT_CB_ID :
        hlptim->MspDeInitCallback = pCallback;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 80085a2:	e03f      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_COMPARE_MATCH_CB_ID :
        hlptim->CompareMatchCallback = pCallback;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 80085aa:	e03b      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_AUTORELOAD_MATCH_CB_ID :
        hlptim->AutoReloadMatchCallback = pCallback;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	645a      	str	r2, [r3, #68]	@ 0x44
        break;
 80085b2:	e037      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_TRIGGER_CB_ID :
        hlptim->TriggerCallback = pCallback;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 80085ba:	e033      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_COMPARE_WRITE_CB_ID :
        hlptim->CompareWriteCallback = pCallback;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80085c2:	e02f      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_AUTORELOAD_WRITE_CB_ID :
        hlptim->AutoReloadWriteCallback = pCallback;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80085ca:	e02b      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_DIRECTION_UP_CB_ID :
        hlptim->DirectionUpCallback = pCallback;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80085d2:	e027      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_DIRECTION_DOWN_CB_ID :
        hlptim->DirectionDownCallback = pCallback;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80085da:	e023      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      default :
        /* Return error status */
        status =  HAL_ERROR;
 80085dc:	2317      	movs	r3, #23
 80085de:	18fb      	adds	r3, r7, r3
 80085e0:	2201      	movs	r2, #1
 80085e2:	701a      	strb	r2, [r3, #0]
        break;
 80085e4:	e01e      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>
    }
  }
  else if (hlptim->State == HAL_LPTIM_STATE_RESET)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2236      	movs	r2, #54	@ 0x36
 80085ea:	5c9b      	ldrb	r3, [r3, r2]
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d114      	bne.n	800861c <HAL_LPTIM_RegisterCallback+0xcc>
  {
    switch (CallbackID)
 80085f2:	230b      	movs	r3, #11
 80085f4:	18fb      	adds	r3, r7, r3
 80085f6:	781b      	ldrb	r3, [r3, #0]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d002      	beq.n	8008602 <HAL_LPTIM_RegisterCallback+0xb2>
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d004      	beq.n	800860a <HAL_LPTIM_RegisterCallback+0xba>
 8008600:	e007      	b.n	8008612 <HAL_LPTIM_RegisterCallback+0xc2>
    {
      case HAL_LPTIM_MSPINIT_CB_ID :
        hlptim->MspInitCallback = pCallback;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8008608:	e00c      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      case HAL_LPTIM_MSPDEINIT_CB_ID :
        hlptim->MspDeInitCallback = pCallback;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	63da      	str	r2, [r3, #60]	@ 0x3c
        break;
 8008610:	e008      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>

      default :
        /* Return error status */
        status =  HAL_ERROR;
 8008612:	2317      	movs	r3, #23
 8008614:	18fb      	adds	r3, r7, r3
 8008616:	2201      	movs	r2, #1
 8008618:	701a      	strb	r2, [r3, #0]
        break;
 800861a:	e003      	b.n	8008624 <HAL_LPTIM_RegisterCallback+0xd4>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 800861c:	2317      	movs	r3, #23
 800861e:	18fb      	adds	r3, r7, r3
 8008620:	2201      	movs	r2, #1
 8008622:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8008624:	2317      	movs	r3, #23
 8008626:	18fb      	adds	r3, r7, r3
 8008628:	781b      	ldrb	r3, [r3, #0]
}
 800862a:	0018      	movs	r0, r3
 800862c:	46bd      	mov	sp, r7
 800862e:	b006      	add	sp, #24
 8008630:	bd80      	pop	{r7, pc}
 8008632:	46c0      	nop			@ (mov r8, r8)
 8008634:	0800dcc0 	.word	0x0800dcc0

08008638 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b082      	sub	sp, #8
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2236      	movs	r2, #54	@ 0x36
 8008644:	5c9b      	ldrb	r3, [r3, r2]
 8008646:	b2db      	uxtb	r3, r3
}
 8008648:	0018      	movs	r0, r3
 800864a:	46bd      	mov	sp, r7
 800864c:	b002      	add	sp, #8
 800864e:	bd80      	pop	{r7, pc}

08008650 <LPTIM_ResetCallback>:
  * @param  lptim pointer to a LPTIM_HandleTypeDef structure that contains
  *                the configuration information for LPTIM module.
  * @retval None
  */
static void LPTIM_ResetCallback(LPTIM_HandleTypeDef *lptim)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b082      	sub	sp, #8
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  /* Reset the LPTIM callback to the legacy weak callbacks */
  lptim->CompareMatchCallback    = HAL_LPTIM_CompareMatchCallback;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4a0c      	ldr	r2, [pc, #48]	@ (800868c <LPTIM_ResetCallback+0x3c>)
 800865c:	641a      	str	r2, [r3, #64]	@ 0x40
  lptim->AutoReloadMatchCallback = HAL_LPTIM_AutoReloadMatchCallback;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	4a0b      	ldr	r2, [pc, #44]	@ (8008690 <LPTIM_ResetCallback+0x40>)
 8008662:	645a      	str	r2, [r3, #68]	@ 0x44
  lptim->TriggerCallback         = HAL_LPTIM_TriggerCallback;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	4a0b      	ldr	r2, [pc, #44]	@ (8008694 <LPTIM_ResetCallback+0x44>)
 8008668:	649a      	str	r2, [r3, #72]	@ 0x48
  lptim->CompareWriteCallback    = HAL_LPTIM_CompareWriteCallback;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a0a      	ldr	r2, [pc, #40]	@ (8008698 <LPTIM_ResetCallback+0x48>)
 800866e:	64da      	str	r2, [r3, #76]	@ 0x4c
  lptim->AutoReloadWriteCallback = HAL_LPTIM_AutoReloadWriteCallback;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	4a0a      	ldr	r2, [pc, #40]	@ (800869c <LPTIM_ResetCallback+0x4c>)
 8008674:	651a      	str	r2, [r3, #80]	@ 0x50
  lptim->DirectionUpCallback     = HAL_LPTIM_DirectionUpCallback;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	4a09      	ldr	r2, [pc, #36]	@ (80086a0 <LPTIM_ResetCallback+0x50>)
 800867a:	655a      	str	r2, [r3, #84]	@ 0x54
  lptim->DirectionDownCallback   = HAL_LPTIM_DirectionDownCallback;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	4a09      	ldr	r2, [pc, #36]	@ (80086a4 <LPTIM_ResetCallback+0x54>)
 8008680:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8008682:	46c0      	nop			@ (mov r8, r8)
 8008684:	46bd      	mov	sp, r7
 8008686:	b002      	add	sp, #8
 8008688:	bd80      	pop	{r7, pc}
 800868a:	46c0      	nop			@ (mov r8, r8)
 800868c:	080084df 	.word	0x080084df
 8008690:	080084ef 	.word	0x080084ef
 8008694:	080084ff 	.word	0x080084ff
 8008698:	0800850f 	.word	0x0800850f
 800869c:	0800851f 	.word	0x0800851f
 80086a0:	0800852f 	.word	0x0800852f
 80086a4:	0800853f 	.word	0x0800853f

080086a8 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b084      	sub	sp, #16
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 80086b2:	230f      	movs	r3, #15
 80086b4:	18fb      	adds	r3, r7, r3
 80086b6:	2200      	movs	r2, #0
 80086b8:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80086ba:	4b15      	ldr	r3, [pc, #84]	@ (8008710 <LPTIM_WaitForFlag+0x68>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4915      	ldr	r1, [pc, #84]	@ (8008714 <LPTIM_WaitForFlag+0x6c>)
 80086c0:	0018      	movs	r0, r3
 80086c2:	f7f7 fd21 	bl	8000108 <__udivsi3>
 80086c6:	0003      	movs	r3, r0
 80086c8:	001a      	movs	r2, r3
 80086ca:	0013      	movs	r3, r2
 80086cc:	015b      	lsls	r3, r3, #5
 80086ce:	1a9b      	subs	r3, r3, r2
 80086d0:	009b      	lsls	r3, r3, #2
 80086d2:	189b      	adds	r3, r3, r2
 80086d4:	00db      	lsls	r3, r3, #3
 80086d6:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	3b01      	subs	r3, #1
 80086dc:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d103      	bne.n	80086ec <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 80086e4:	230f      	movs	r3, #15
 80086e6:	18fb      	adds	r3, r7, r3
 80086e8:	2203      	movs	r2, #3
 80086ea:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	683a      	ldr	r2, [r7, #0]
 80086f4:	4013      	ands	r3, r2
 80086f6:	683a      	ldr	r2, [r7, #0]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d002      	beq.n	8008702 <LPTIM_WaitForFlag+0x5a>
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1ea      	bne.n	80086d8 <LPTIM_WaitForFlag+0x30>

  return result;
 8008702:	230f      	movs	r3, #15
 8008704:	18fb      	adds	r3, r7, r3
 8008706:	781b      	ldrb	r3, [r3, #0]
}
 8008708:	0018      	movs	r0, r3
 800870a:	46bd      	mov	sp, r7
 800870c:	b004      	add	sp, #16
 800870e:	bd80      	pop	{r7, pc}
 8008710:	20000440 	.word	0x20000440
 8008714:	00004e20 	.word	0x00004e20

08008718 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b08c      	sub	sp, #48	@ 0x30
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8008720:	2300      	movs	r3, #0
 8008722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008724:	f3ef 8310 	mrs	r3, PRIMASK
 8008728:	60fb      	str	r3, [r7, #12]
  return(result);
 800872a:	68fb      	ldr	r3, [r7, #12]
  uint32_t tmpARR;
  uint32_t primask_bit;
  uint32_t tmpCFGR2;

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 800872c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800872e:	2301      	movs	r3, #1
 8008730:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	f383 8810 	msr	PRIMASK, r3
}
 8008738:	46c0      	nop			@ (mov r8, r8)
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a72      	ldr	r2, [pc, #456]	@ (8008908 <LPTIM_Disable+0x1f0>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d003      	beq.n	800874c <LPTIM_Disable+0x34>
 8008744:	4a71      	ldr	r2, [pc, #452]	@ (800890c <LPTIM_Disable+0x1f4>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d007      	beq.n	800875a <LPTIM_Disable+0x42>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 800874a:	e00d      	b.n	8008768 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800874c:	4b70      	ldr	r3, [pc, #448]	@ (8008910 <LPTIM_Disable+0x1f8>)
 800874e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008750:	23c0      	movs	r3, #192	@ 0xc0
 8008752:	031b      	lsls	r3, r3, #12
 8008754:	4013      	ands	r3, r2
 8008756:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8008758:	e006      	b.n	8008768 <LPTIM_Disable+0x50>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 800875a:	4b6d      	ldr	r3, [pc, #436]	@ (8008910 <LPTIM_Disable+0x1f8>)
 800875c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800875e:	23c0      	movs	r3, #192	@ 0xc0
 8008760:	039b      	lsls	r3, r3, #14
 8008762:	4013      	ands	r3, r2
 8008764:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8008766:	46c0      	nop			@ (mov r8, r8)
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68db      	ldr	r3, [r3, #12]
 8008776:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	695b      	ldr	r3, [r3, #20]
 800877e:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	699b      	ldr	r3, [r3, #24]
 8008786:	61bb      	str	r3, [r7, #24]
  tmpCFGR2 = hlptim->Instance->CFGR2;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800878e:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a5c      	ldr	r2, [pc, #368]	@ (8008908 <LPTIM_Disable+0x1f0>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d003      	beq.n	80087a2 <LPTIM_Disable+0x8a>
 800879a:	4a5c      	ldr	r2, [pc, #368]	@ (800890c <LPTIM_Disable+0x1f4>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d00e      	beq.n	80087be <LPTIM_Disable+0xa6>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80087a0:	e01b      	b.n	80087da <LPTIM_Disable+0xc2>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 80087a2:	4b5b      	ldr	r3, [pc, #364]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087a6:	4b5a      	ldr	r3, [pc, #360]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087a8:	2180      	movs	r1, #128	@ 0x80
 80087aa:	0609      	lsls	r1, r1, #24
 80087ac:	430a      	orrs	r2, r1
 80087ae:	62da      	str	r2, [r3, #44]	@ 0x2c
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 80087b0:	4b57      	ldr	r3, [pc, #348]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087b4:	4b56      	ldr	r3, [pc, #344]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087b6:	0052      	lsls	r2, r2, #1
 80087b8:	0852      	lsrs	r2, r2, #1
 80087ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
 80087bc:	e00d      	b.n	80087da <LPTIM_Disable+0xc2>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 80087be:	4b54      	ldr	r3, [pc, #336]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087c2:	4b53      	ldr	r3, [pc, #332]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087c4:	2180      	movs	r1, #128	@ 0x80
 80087c6:	05c9      	lsls	r1, r1, #23
 80087c8:	430a      	orrs	r2, r1
 80087ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 80087cc:	4b50      	ldr	r3, [pc, #320]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087d0:	4b4f      	ldr	r3, [pc, #316]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087d2:	4950      	ldr	r1, [pc, #320]	@ (8008914 <LPTIM_Disable+0x1fc>)
 80087d4:	400a      	ands	r2, r1
 80087d6:	62da      	str	r2, [r3, #44]	@ 0x2c
      break;
 80087d8:	46c0      	nop			@ (mov r8, r8)
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 80087da:	69fb      	ldr	r3, [r7, #28]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d103      	bne.n	80087e8 <LPTIM_Disable+0xd0>
 80087e0:	69bb      	ldr	r3, [r7, #24]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d100      	bne.n	80087e8 <LPTIM_Disable+0xd0>
 80087e6:	e071      	b.n	80088cc <LPTIM_Disable+0x1b4>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a46      	ldr	r2, [pc, #280]	@ (8008908 <LPTIM_Disable+0x1f0>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d003      	beq.n	80087fa <LPTIM_Disable+0xe2>
 80087f2:	4a46      	ldr	r2, [pc, #280]	@ (800890c <LPTIM_Disable+0x1f4>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d007      	beq.n	8008808 <LPTIM_Disable+0xf0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 80087f8:	e00d      	b.n	8008816 <LPTIM_Disable+0xfe>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 80087fa:	4b45      	ldr	r3, [pc, #276]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80087fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80087fe:	4b44      	ldr	r3, [pc, #272]	@ (8008910 <LPTIM_Disable+0x1f8>)
 8008800:	4945      	ldr	r1, [pc, #276]	@ (8008918 <LPTIM_Disable+0x200>)
 8008802:	400a      	ands	r2, r1
 8008804:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008806:	e006      	b.n	8008816 <LPTIM_Disable+0xfe>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8008808:	4b41      	ldr	r3, [pc, #260]	@ (8008910 <LPTIM_Disable+0x1f8>)
 800880a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800880c:	4b40      	ldr	r3, [pc, #256]	@ (8008910 <LPTIM_Disable+0x1f8>)
 800880e:	4943      	ldr	r1, [pc, #268]	@ (800891c <LPTIM_Disable+0x204>)
 8008810:	400a      	ands	r2, r1
 8008812:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8008814:	46c0      	nop			@ (mov r8, r8)
    }

    if (tmpCMP != 0UL)
 8008816:	69fb      	ldr	r3, [r7, #28]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d01b      	beq.n	8008854 <LPTIM_Disable+0x13c>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	691a      	ldr	r2, [r3, #16]
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	2101      	movs	r1, #1
 8008828:	430a      	orrs	r2, r1
 800882a:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	69fa      	ldr	r2, [r7, #28]
 8008832:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2108      	movs	r1, #8
 8008838:	0018      	movs	r0, r3
 800883a:	f7ff ff35 	bl	80086a8 <LPTIM_WaitForFlag>
 800883e:	0003      	movs	r3, r0
 8008840:	2b03      	cmp	r3, #3
 8008842:	d103      	bne.n	800884c <LPTIM_Disable+0x134>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2236      	movs	r2, #54	@ 0x36
 8008848:	2103      	movs	r1, #3
 800884a:	5499      	strb	r1, [r3, r2]
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	2208      	movs	r2, #8
 8008852:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8008854:	69bb      	ldr	r3, [r7, #24]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d01b      	beq.n	8008892 <LPTIM_Disable+0x17a>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	691a      	ldr	r2, [r3, #16]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2101      	movs	r1, #1
 8008866:	430a      	orrs	r2, r1
 8008868:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	69ba      	ldr	r2, [r7, #24]
 8008870:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2110      	movs	r1, #16
 8008876:	0018      	movs	r0, r3
 8008878:	f7ff ff16 	bl	80086a8 <LPTIM_WaitForFlag>
 800887c:	0003      	movs	r3, r0
 800887e:	2b03      	cmp	r3, #3
 8008880:	d103      	bne.n	800888a <LPTIM_Disable+0x172>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2236      	movs	r2, #54	@ 0x36
 8008886:	2103      	movs	r1, #3
 8008888:	5499      	strb	r1, [r3, r2]
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2210      	movs	r2, #16
 8008890:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a1c      	ldr	r2, [pc, #112]	@ (8008908 <LPTIM_Disable+0x1f0>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d003      	beq.n	80088a4 <LPTIM_Disable+0x18c>
 800889c:	4a1b      	ldr	r2, [pc, #108]	@ (800890c <LPTIM_Disable+0x1f4>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d00a      	beq.n	80088b8 <LPTIM_Disable+0x1a0>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 80088a2:	e013      	b.n	80088cc <LPTIM_Disable+0x1b4>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80088a4:	4b1a      	ldr	r3, [pc, #104]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80088a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088a8:	4a1b      	ldr	r2, [pc, #108]	@ (8008918 <LPTIM_Disable+0x200>)
 80088aa:	4013      	ands	r3, r2
 80088ac:	0019      	movs	r1, r3
 80088ae:	4b18      	ldr	r3, [pc, #96]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80088b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088b2:	430a      	orrs	r2, r1
 80088b4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80088b6:	e009      	b.n	80088cc <LPTIM_Disable+0x1b4>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80088b8:	4b15      	ldr	r3, [pc, #84]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80088ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088bc:	4a17      	ldr	r2, [pc, #92]	@ (800891c <LPTIM_Disable+0x204>)
 80088be:	4013      	ands	r3, r2
 80088c0:	0019      	movs	r1, r3
 80088c2:	4b13      	ldr	r3, [pc, #76]	@ (8008910 <LPTIM_Disable+0x1f8>)
 80088c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088c6:	430a      	orrs	r2, r1
 80088c8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80088ca:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	691a      	ldr	r2, [r3, #16]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	2101      	movs	r1, #1
 80088d8:	438a      	bics	r2, r1
 80088da:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088e2:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	6a3a      	ldr	r2, [r7, #32]
 80088ea:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = tmpCFGR2;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	697a      	ldr	r2, [r7, #20]
 80088f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80088f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	f383 8810 	msr	PRIMASK, r3
}
 80088fe:	46c0      	nop			@ (mov r8, r8)

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8008900:	46c0      	nop			@ (mov r8, r8)
 8008902:	46bd      	mov	sp, r7
 8008904:	b00c      	add	sp, #48	@ 0x30
 8008906:	bd80      	pop	{r7, pc}
 8008908:	40007c00 	.word	0x40007c00
 800890c:	40009400 	.word	0x40009400
 8008910:	40021000 	.word	0x40021000
 8008914:	bfffffff 	.word	0xbfffffff
 8008918:	fff3ffff 	.word	0xfff3ffff
 800891c:	ffcfffff 	.word	0xffcfffff

08008920 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8008928:	4b19      	ldr	r3, [pc, #100]	@ (8008990 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a19      	ldr	r2, [pc, #100]	@ (8008994 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800892e:	4013      	ands	r3, r2
 8008930:	0019      	movs	r1, r3
 8008932:	4b17      	ldr	r3, [pc, #92]	@ (8008990 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	430a      	orrs	r2, r1
 8008938:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	2380      	movs	r3, #128	@ 0x80
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	429a      	cmp	r2, r3
 8008942:	d11f      	bne.n	8008984 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8008944:	4b14      	ldr	r3, [pc, #80]	@ (8008998 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	0013      	movs	r3, r2
 800894a:	005b      	lsls	r3, r3, #1
 800894c:	189b      	adds	r3, r3, r2
 800894e:	005b      	lsls	r3, r3, #1
 8008950:	4912      	ldr	r1, [pc, #72]	@ (800899c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8008952:	0018      	movs	r0, r3
 8008954:	f7f7 fbd8 	bl	8000108 <__udivsi3>
 8008958:	0003      	movs	r3, r0
 800895a:	3301      	adds	r3, #1
 800895c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800895e:	e008      	b.n	8008972 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d003      	beq.n	800896e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	3b01      	subs	r3, #1
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	e001      	b.n	8008972 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	e009      	b.n	8008986 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008972:	4b07      	ldr	r3, [pc, #28]	@ (8008990 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008974:	695a      	ldr	r2, [r3, #20]
 8008976:	2380      	movs	r3, #128	@ 0x80
 8008978:	00db      	lsls	r3, r3, #3
 800897a:	401a      	ands	r2, r3
 800897c:	2380      	movs	r3, #128	@ 0x80
 800897e:	00db      	lsls	r3, r3, #3
 8008980:	429a      	cmp	r2, r3
 8008982:	d0ed      	beq.n	8008960 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8008984:	2300      	movs	r3, #0
}
 8008986:	0018      	movs	r0, r3
 8008988:	46bd      	mov	sp, r7
 800898a:	b004      	add	sp, #16
 800898c:	bd80      	pop	{r7, pc}
 800898e:	46c0      	nop			@ (mov r8, r8)
 8008990:	40007000 	.word	0x40007000
 8008994:	fffff9ff 	.word	0xfffff9ff
 8008998:	20000440 	.word	0x20000440
 800899c:	000f4240 	.word	0x000f4240

080089a0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80089a4:	4b03      	ldr	r3, [pc, #12]	@ (80089b4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80089a6:	689a      	ldr	r2, [r3, #8]
 80089a8:	23e0      	movs	r3, #224	@ 0xe0
 80089aa:	01db      	lsls	r3, r3, #7
 80089ac:	4013      	ands	r3, r2
}
 80089ae:	0018      	movs	r0, r3
 80089b0:	46bd      	mov	sp, r7
 80089b2:	bd80      	pop	{r7, pc}
 80089b4:	40021000 	.word	0x40021000

080089b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b088      	sub	sp, #32
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	e2fe      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2201      	movs	r2, #1
 80089d0:	4013      	ands	r3, r2
 80089d2:	d100      	bne.n	80089d6 <HAL_RCC_OscConfig+0x1e>
 80089d4:	e07c      	b.n	8008ad0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089d6:	4bc3      	ldr	r3, [pc, #780]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 80089d8:	689b      	ldr	r3, [r3, #8]
 80089da:	2238      	movs	r2, #56	@ 0x38
 80089dc:	4013      	ands	r3, r2
 80089de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80089e0:	4bc0      	ldr	r3, [pc, #768]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 80089e2:	68db      	ldr	r3, [r3, #12]
 80089e4:	2203      	movs	r2, #3
 80089e6:	4013      	ands	r3, r2
 80089e8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	2b10      	cmp	r3, #16
 80089ee:	d102      	bne.n	80089f6 <HAL_RCC_OscConfig+0x3e>
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	2b03      	cmp	r3, #3
 80089f4:	d002      	beq.n	80089fc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80089f6:	69bb      	ldr	r3, [r7, #24]
 80089f8:	2b08      	cmp	r3, #8
 80089fa:	d10b      	bne.n	8008a14 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089fc:	4bb9      	ldr	r3, [pc, #740]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 80089fe:	681a      	ldr	r2, [r3, #0]
 8008a00:	2380      	movs	r3, #128	@ 0x80
 8008a02:	029b      	lsls	r3, r3, #10
 8008a04:	4013      	ands	r3, r2
 8008a06:	d062      	beq.n	8008ace <HAL_RCC_OscConfig+0x116>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d15e      	bne.n	8008ace <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8008a10:	2301      	movs	r3, #1
 8008a12:	e2d9      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	685a      	ldr	r2, [r3, #4]
 8008a18:	2380      	movs	r3, #128	@ 0x80
 8008a1a:	025b      	lsls	r3, r3, #9
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d107      	bne.n	8008a30 <HAL_RCC_OscConfig+0x78>
 8008a20:	4bb0      	ldr	r3, [pc, #704]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	4baf      	ldr	r3, [pc, #700]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a26:	2180      	movs	r1, #128	@ 0x80
 8008a28:	0249      	lsls	r1, r1, #9
 8008a2a:	430a      	orrs	r2, r1
 8008a2c:	601a      	str	r2, [r3, #0]
 8008a2e:	e020      	b.n	8008a72 <HAL_RCC_OscConfig+0xba>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	685a      	ldr	r2, [r3, #4]
 8008a34:	23a0      	movs	r3, #160	@ 0xa0
 8008a36:	02db      	lsls	r3, r3, #11
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d10e      	bne.n	8008a5a <HAL_RCC_OscConfig+0xa2>
 8008a3c:	4ba9      	ldr	r3, [pc, #676]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a3e:	681a      	ldr	r2, [r3, #0]
 8008a40:	4ba8      	ldr	r3, [pc, #672]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a42:	2180      	movs	r1, #128	@ 0x80
 8008a44:	02c9      	lsls	r1, r1, #11
 8008a46:	430a      	orrs	r2, r1
 8008a48:	601a      	str	r2, [r3, #0]
 8008a4a:	4ba6      	ldr	r3, [pc, #664]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	4ba5      	ldr	r3, [pc, #660]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a50:	2180      	movs	r1, #128	@ 0x80
 8008a52:	0249      	lsls	r1, r1, #9
 8008a54:	430a      	orrs	r2, r1
 8008a56:	601a      	str	r2, [r3, #0]
 8008a58:	e00b      	b.n	8008a72 <HAL_RCC_OscConfig+0xba>
 8008a5a:	4ba2      	ldr	r3, [pc, #648]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	4ba1      	ldr	r3, [pc, #644]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a60:	49a1      	ldr	r1, [pc, #644]	@ (8008ce8 <HAL_RCC_OscConfig+0x330>)
 8008a62:	400a      	ands	r2, r1
 8008a64:	601a      	str	r2, [r3, #0]
 8008a66:	4b9f      	ldr	r3, [pc, #636]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	4b9e      	ldr	r3, [pc, #632]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a6c:	499f      	ldr	r1, [pc, #636]	@ (8008cec <HAL_RCC_OscConfig+0x334>)
 8008a6e:	400a      	ands	r2, r1
 8008a70:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d014      	beq.n	8008aa4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a7a:	f7fd f973 	bl	8005d64 <HAL_GetTick>
 8008a7e:	0003      	movs	r3, r0
 8008a80:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008a82:	e008      	b.n	8008a96 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a84:	f7fd f96e 	bl	8005d64 <HAL_GetTick>
 8008a88:	0002      	movs	r2, r0
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	2b64      	cmp	r3, #100	@ 0x64
 8008a90:	d901      	bls.n	8008a96 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8008a92:	2303      	movs	r3, #3
 8008a94:	e298      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008a96:	4b93      	ldr	r3, [pc, #588]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	2380      	movs	r3, #128	@ 0x80
 8008a9c:	029b      	lsls	r3, r3, #10
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	d0f0      	beq.n	8008a84 <HAL_RCC_OscConfig+0xcc>
 8008aa2:	e015      	b.n	8008ad0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008aa4:	f7fd f95e 	bl	8005d64 <HAL_GetTick>
 8008aa8:	0003      	movs	r3, r0
 8008aaa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008aac:	e008      	b.n	8008ac0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008aae:	f7fd f959 	bl	8005d64 <HAL_GetTick>
 8008ab2:	0002      	movs	r2, r0
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	1ad3      	subs	r3, r2, r3
 8008ab8:	2b64      	cmp	r3, #100	@ 0x64
 8008aba:	d901      	bls.n	8008ac0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8008abc:	2303      	movs	r3, #3
 8008abe:	e283      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008ac0:	4b88      	ldr	r3, [pc, #544]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008ac2:	681a      	ldr	r2, [r3, #0]
 8008ac4:	2380      	movs	r3, #128	@ 0x80
 8008ac6:	029b      	lsls	r3, r3, #10
 8008ac8:	4013      	ands	r3, r2
 8008aca:	d1f0      	bne.n	8008aae <HAL_RCC_OscConfig+0xf6>
 8008acc:	e000      	b.n	8008ad0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ace:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2202      	movs	r2, #2
 8008ad6:	4013      	ands	r3, r2
 8008ad8:	d100      	bne.n	8008adc <HAL_RCC_OscConfig+0x124>
 8008ada:	e099      	b.n	8008c10 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008adc:	4b81      	ldr	r3, [pc, #516]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008ade:	689b      	ldr	r3, [r3, #8]
 8008ae0:	2238      	movs	r2, #56	@ 0x38
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008ae6:	4b7f      	ldr	r3, [pc, #508]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008ae8:	68db      	ldr	r3, [r3, #12]
 8008aea:	2203      	movs	r2, #3
 8008aec:	4013      	ands	r3, r2
 8008aee:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	2b10      	cmp	r3, #16
 8008af4:	d102      	bne.n	8008afc <HAL_RCC_OscConfig+0x144>
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	2b02      	cmp	r3, #2
 8008afa:	d002      	beq.n	8008b02 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8008afc:	69bb      	ldr	r3, [r7, #24]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d135      	bne.n	8008b6e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008b02:	4b78      	ldr	r3, [pc, #480]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b04:	681a      	ldr	r2, [r3, #0]
 8008b06:	2380      	movs	r3, #128	@ 0x80
 8008b08:	00db      	lsls	r3, r3, #3
 8008b0a:	4013      	ands	r3, r2
 8008b0c:	d005      	beq.n	8008b1a <HAL_RCC_OscConfig+0x162>
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	68db      	ldr	r3, [r3, #12]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d101      	bne.n	8008b1a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8008b16:	2301      	movs	r3, #1
 8008b18:	e256      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b1a:	4b72      	ldr	r3, [pc, #456]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	4a74      	ldr	r2, [pc, #464]	@ (8008cf0 <HAL_RCC_OscConfig+0x338>)
 8008b20:	4013      	ands	r3, r2
 8008b22:	0019      	movs	r1, r3
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	695b      	ldr	r3, [r3, #20]
 8008b28:	021a      	lsls	r2, r3, #8
 8008b2a:	4b6e      	ldr	r3, [pc, #440]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b2c:	430a      	orrs	r2, r1
 8008b2e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d112      	bne.n	8008b5c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008b36:	4b6b      	ldr	r3, [pc, #428]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a6e      	ldr	r2, [pc, #440]	@ (8008cf4 <HAL_RCC_OscConfig+0x33c>)
 8008b3c:	4013      	ands	r3, r2
 8008b3e:	0019      	movs	r1, r3
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	691a      	ldr	r2, [r3, #16]
 8008b44:	4b67      	ldr	r3, [pc, #412]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b46:	430a      	orrs	r2, r1
 8008b48:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8008b4a:	4b66      	ldr	r3, [pc, #408]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	0adb      	lsrs	r3, r3, #11
 8008b50:	2207      	movs	r2, #7
 8008b52:	4013      	ands	r3, r2
 8008b54:	4a68      	ldr	r2, [pc, #416]	@ (8008cf8 <HAL_RCC_OscConfig+0x340>)
 8008b56:	40da      	lsrs	r2, r3
 8008b58:	4b68      	ldr	r3, [pc, #416]	@ (8008cfc <HAL_RCC_OscConfig+0x344>)
 8008b5a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008b5c:	4b68      	ldr	r3, [pc, #416]	@ (8008d00 <HAL_RCC_OscConfig+0x348>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	0018      	movs	r0, r3
 8008b62:	f7fd f8a3 	bl	8005cac <HAL_InitTick>
 8008b66:	1e03      	subs	r3, r0, #0
 8008b68:	d051      	beq.n	8008c0e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e22c      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d030      	beq.n	8008bd8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008b76:	4b5b      	ldr	r3, [pc, #364]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a5e      	ldr	r2, [pc, #376]	@ (8008cf4 <HAL_RCC_OscConfig+0x33c>)
 8008b7c:	4013      	ands	r3, r2
 8008b7e:	0019      	movs	r1, r3
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	691a      	ldr	r2, [r3, #16]
 8008b84:	4b57      	ldr	r3, [pc, #348]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b86:	430a      	orrs	r2, r1
 8008b88:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8008b8a:	4b56      	ldr	r3, [pc, #344]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	4b55      	ldr	r3, [pc, #340]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008b90:	2180      	movs	r1, #128	@ 0x80
 8008b92:	0049      	lsls	r1, r1, #1
 8008b94:	430a      	orrs	r2, r1
 8008b96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b98:	f7fd f8e4 	bl	8005d64 <HAL_GetTick>
 8008b9c:	0003      	movs	r3, r0
 8008b9e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008ba0:	e008      	b.n	8008bb4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008ba2:	f7fd f8df 	bl	8005d64 <HAL_GetTick>
 8008ba6:	0002      	movs	r2, r0
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	1ad3      	subs	r3, r2, r3
 8008bac:	2b02      	cmp	r3, #2
 8008bae:	d901      	bls.n	8008bb4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8008bb0:	2303      	movs	r3, #3
 8008bb2:	e209      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008bb4:	4b4b      	ldr	r3, [pc, #300]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	2380      	movs	r3, #128	@ 0x80
 8008bba:	00db      	lsls	r3, r3, #3
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	d0f0      	beq.n	8008ba2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008bc0:	4b48      	ldr	r3, [pc, #288]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	4a4a      	ldr	r2, [pc, #296]	@ (8008cf0 <HAL_RCC_OscConfig+0x338>)
 8008bc6:	4013      	ands	r3, r2
 8008bc8:	0019      	movs	r1, r3
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	695b      	ldr	r3, [r3, #20]
 8008bce:	021a      	lsls	r2, r3, #8
 8008bd0:	4b44      	ldr	r3, [pc, #272]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008bd2:	430a      	orrs	r2, r1
 8008bd4:	605a      	str	r2, [r3, #4]
 8008bd6:	e01b      	b.n	8008c10 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8008bd8:	4b42      	ldr	r3, [pc, #264]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008bda:	681a      	ldr	r2, [r3, #0]
 8008bdc:	4b41      	ldr	r3, [pc, #260]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008bde:	4949      	ldr	r1, [pc, #292]	@ (8008d04 <HAL_RCC_OscConfig+0x34c>)
 8008be0:	400a      	ands	r2, r1
 8008be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008be4:	f7fd f8be 	bl	8005d64 <HAL_GetTick>
 8008be8:	0003      	movs	r3, r0
 8008bea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008bec:	e008      	b.n	8008c00 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008bee:	f7fd f8b9 	bl	8005d64 <HAL_GetTick>
 8008bf2:	0002      	movs	r2, r0
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	1ad3      	subs	r3, r2, r3
 8008bf8:	2b02      	cmp	r3, #2
 8008bfa:	d901      	bls.n	8008c00 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008bfc:	2303      	movs	r3, #3
 8008bfe:	e1e3      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008c00:	4b38      	ldr	r3, [pc, #224]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	2380      	movs	r3, #128	@ 0x80
 8008c06:	00db      	lsls	r3, r3, #3
 8008c08:	4013      	ands	r3, r2
 8008c0a:	d1f0      	bne.n	8008bee <HAL_RCC_OscConfig+0x236>
 8008c0c:	e000      	b.n	8008c10 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008c0e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2208      	movs	r2, #8
 8008c16:	4013      	ands	r3, r2
 8008c18:	d047      	beq.n	8008caa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8008c1a:	4b32      	ldr	r3, [pc, #200]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	2238      	movs	r2, #56	@ 0x38
 8008c20:	4013      	ands	r3, r2
 8008c22:	2b18      	cmp	r3, #24
 8008c24:	d10a      	bne.n	8008c3c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8008c26:	4b2f      	ldr	r3, [pc, #188]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c2a:	2202      	movs	r2, #2
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	d03c      	beq.n	8008caa <HAL_RCC_OscConfig+0x2f2>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	699b      	ldr	r3, [r3, #24]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d138      	bne.n	8008caa <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e1c5      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	699b      	ldr	r3, [r3, #24]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d019      	beq.n	8008c78 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8008c44:	4b27      	ldr	r3, [pc, #156]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008c46:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008c48:	4b26      	ldr	r3, [pc, #152]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008c4a:	2101      	movs	r1, #1
 8008c4c:	430a      	orrs	r2, r1
 8008c4e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c50:	f7fd f888 	bl	8005d64 <HAL_GetTick>
 8008c54:	0003      	movs	r3, r0
 8008c56:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008c58:	e008      	b.n	8008c6c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c5a:	f7fd f883 	bl	8005d64 <HAL_GetTick>
 8008c5e:	0002      	movs	r2, r0
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	1ad3      	subs	r3, r2, r3
 8008c64:	2b02      	cmp	r3, #2
 8008c66:	d901      	bls.n	8008c6c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8008c68:	2303      	movs	r3, #3
 8008c6a:	e1ad      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c70:	2202      	movs	r2, #2
 8008c72:	4013      	ands	r3, r2
 8008c74:	d0f1      	beq.n	8008c5a <HAL_RCC_OscConfig+0x2a2>
 8008c76:	e018      	b.n	8008caa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8008c78:	4b1a      	ldr	r3, [pc, #104]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008c7a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8008c7c:	4b19      	ldr	r3, [pc, #100]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008c7e:	2101      	movs	r1, #1
 8008c80:	438a      	bics	r2, r1
 8008c82:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c84:	f7fd f86e 	bl	8005d64 <HAL_GetTick>
 8008c88:	0003      	movs	r3, r0
 8008c8a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008c8c:	e008      	b.n	8008ca0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008c8e:	f7fd f869 	bl	8005d64 <HAL_GetTick>
 8008c92:	0002      	movs	r2, r0
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	2b02      	cmp	r3, #2
 8008c9a:	d901      	bls.n	8008ca0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	e193      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008ca0:	4b10      	ldr	r3, [pc, #64]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ca4:	2202      	movs	r2, #2
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	d1f1      	bne.n	8008c8e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	2204      	movs	r2, #4
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	d100      	bne.n	8008cb6 <HAL_RCC_OscConfig+0x2fe>
 8008cb4:	e0c6      	b.n	8008e44 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008cb6:	231f      	movs	r3, #31
 8008cb8:	18fb      	adds	r3, r7, r3
 8008cba:	2200      	movs	r2, #0
 8008cbc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8008cbe:	4b09      	ldr	r3, [pc, #36]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	2238      	movs	r2, #56	@ 0x38
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	2b20      	cmp	r3, #32
 8008cc8:	d11e      	bne.n	8008d08 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8008cca:	4b06      	ldr	r3, [pc, #24]	@ (8008ce4 <HAL_RCC_OscConfig+0x32c>)
 8008ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cce:	2202      	movs	r2, #2
 8008cd0:	4013      	ands	r3, r2
 8008cd2:	d100      	bne.n	8008cd6 <HAL_RCC_OscConfig+0x31e>
 8008cd4:	e0b6      	b.n	8008e44 <HAL_RCC_OscConfig+0x48c>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d000      	beq.n	8008ce0 <HAL_RCC_OscConfig+0x328>
 8008cde:	e0b1      	b.n	8008e44 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e171      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
 8008ce4:	40021000 	.word	0x40021000
 8008ce8:	fffeffff 	.word	0xfffeffff
 8008cec:	fffbffff 	.word	0xfffbffff
 8008cf0:	ffff80ff 	.word	0xffff80ff
 8008cf4:	ffffc7ff 	.word	0xffffc7ff
 8008cf8:	00f42400 	.word	0x00f42400
 8008cfc:	20000440 	.word	0x20000440
 8008d00:	20000444 	.word	0x20000444
 8008d04:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008d08:	4bb1      	ldr	r3, [pc, #708]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008d0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d0c:	2380      	movs	r3, #128	@ 0x80
 8008d0e:	055b      	lsls	r3, r3, #21
 8008d10:	4013      	ands	r3, r2
 8008d12:	d101      	bne.n	8008d18 <HAL_RCC_OscConfig+0x360>
 8008d14:	2301      	movs	r3, #1
 8008d16:	e000      	b.n	8008d1a <HAL_RCC_OscConfig+0x362>
 8008d18:	2300      	movs	r3, #0
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d011      	beq.n	8008d42 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008d1e:	4bac      	ldr	r3, [pc, #688]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008d20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d22:	4bab      	ldr	r3, [pc, #684]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008d24:	2180      	movs	r1, #128	@ 0x80
 8008d26:	0549      	lsls	r1, r1, #21
 8008d28:	430a      	orrs	r2, r1
 8008d2a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008d2c:	4ba8      	ldr	r3, [pc, #672]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008d2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d30:	2380      	movs	r3, #128	@ 0x80
 8008d32:	055b      	lsls	r3, r3, #21
 8008d34:	4013      	ands	r3, r2
 8008d36:	60fb      	str	r3, [r7, #12]
 8008d38:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8008d3a:	231f      	movs	r3, #31
 8008d3c:	18fb      	adds	r3, r7, r3
 8008d3e:	2201      	movs	r2, #1
 8008d40:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d42:	4ba4      	ldr	r3, [pc, #656]	@ (8008fd4 <HAL_RCC_OscConfig+0x61c>)
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	2380      	movs	r3, #128	@ 0x80
 8008d48:	005b      	lsls	r3, r3, #1
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	d11a      	bne.n	8008d84 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008d4e:	4ba1      	ldr	r3, [pc, #644]	@ (8008fd4 <HAL_RCC_OscConfig+0x61c>)
 8008d50:	681a      	ldr	r2, [r3, #0]
 8008d52:	4ba0      	ldr	r3, [pc, #640]	@ (8008fd4 <HAL_RCC_OscConfig+0x61c>)
 8008d54:	2180      	movs	r1, #128	@ 0x80
 8008d56:	0049      	lsls	r1, r1, #1
 8008d58:	430a      	orrs	r2, r1
 8008d5a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8008d5c:	f7fd f802 	bl	8005d64 <HAL_GetTick>
 8008d60:	0003      	movs	r3, r0
 8008d62:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d64:	e008      	b.n	8008d78 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d66:	f7fc fffd 	bl	8005d64 <HAL_GetTick>
 8008d6a:	0002      	movs	r2, r0
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	1ad3      	subs	r3, r2, r3
 8008d70:	2b02      	cmp	r3, #2
 8008d72:	d901      	bls.n	8008d78 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8008d74:	2303      	movs	r3, #3
 8008d76:	e127      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008d78:	4b96      	ldr	r3, [pc, #600]	@ (8008fd4 <HAL_RCC_OscConfig+0x61c>)
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	2380      	movs	r3, #128	@ 0x80
 8008d7e:	005b      	lsls	r3, r3, #1
 8008d80:	4013      	ands	r3, r2
 8008d82:	d0f0      	beq.n	8008d66 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d106      	bne.n	8008d9a <HAL_RCC_OscConfig+0x3e2>
 8008d8c:	4b90      	ldr	r3, [pc, #576]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008d8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008d90:	4b8f      	ldr	r3, [pc, #572]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008d92:	2101      	movs	r1, #1
 8008d94:	430a      	orrs	r2, r1
 8008d96:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008d98:	e01c      	b.n	8008dd4 <HAL_RCC_OscConfig+0x41c>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	2b05      	cmp	r3, #5
 8008da0:	d10c      	bne.n	8008dbc <HAL_RCC_OscConfig+0x404>
 8008da2:	4b8b      	ldr	r3, [pc, #556]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008da4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008da6:	4b8a      	ldr	r3, [pc, #552]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008da8:	2104      	movs	r1, #4
 8008daa:	430a      	orrs	r2, r1
 8008dac:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008dae:	4b88      	ldr	r3, [pc, #544]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008db0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008db2:	4b87      	ldr	r3, [pc, #540]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008db4:	2101      	movs	r1, #1
 8008db6:	430a      	orrs	r2, r1
 8008db8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008dba:	e00b      	b.n	8008dd4 <HAL_RCC_OscConfig+0x41c>
 8008dbc:	4b84      	ldr	r3, [pc, #528]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008dbe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008dc0:	4b83      	ldr	r3, [pc, #524]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008dc2:	2101      	movs	r1, #1
 8008dc4:	438a      	bics	r2, r1
 8008dc6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008dc8:	4b81      	ldr	r3, [pc, #516]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008dca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008dcc:	4b80      	ldr	r3, [pc, #512]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008dce:	2104      	movs	r1, #4
 8008dd0:	438a      	bics	r2, r1
 8008dd2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d014      	beq.n	8008e06 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ddc:	f7fc ffc2 	bl	8005d64 <HAL_GetTick>
 8008de0:	0003      	movs	r3, r0
 8008de2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008de4:	e009      	b.n	8008dfa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008de6:	f7fc ffbd 	bl	8005d64 <HAL_GetTick>
 8008dea:	0002      	movs	r2, r0
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	1ad3      	subs	r3, r2, r3
 8008df0:	4a79      	ldr	r2, [pc, #484]	@ (8008fd8 <HAL_RCC_OscConfig+0x620>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d901      	bls.n	8008dfa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8008df6:	2303      	movs	r3, #3
 8008df8:	e0e6      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008dfa:	4b75      	ldr	r3, [pc, #468]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dfe:	2202      	movs	r2, #2
 8008e00:	4013      	ands	r3, r2
 8008e02:	d0f0      	beq.n	8008de6 <HAL_RCC_OscConfig+0x42e>
 8008e04:	e013      	b.n	8008e2e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e06:	f7fc ffad 	bl	8005d64 <HAL_GetTick>
 8008e0a:	0003      	movs	r3, r0
 8008e0c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e0e:	e009      	b.n	8008e24 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008e10:	f7fc ffa8 	bl	8005d64 <HAL_GetTick>
 8008e14:	0002      	movs	r2, r0
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	4a6f      	ldr	r2, [pc, #444]	@ (8008fd8 <HAL_RCC_OscConfig+0x620>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d901      	bls.n	8008e24 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8008e20:	2303      	movs	r3, #3
 8008e22:	e0d1      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008e24:	4b6a      	ldr	r3, [pc, #424]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e28:	2202      	movs	r2, #2
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	d1f0      	bne.n	8008e10 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008e2e:	231f      	movs	r3, #31
 8008e30:	18fb      	adds	r3, r7, r3
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d105      	bne.n	8008e44 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008e38:	4b65      	ldr	r3, [pc, #404]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008e3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e3c:	4b64      	ldr	r3, [pc, #400]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008e3e:	4967      	ldr	r1, [pc, #412]	@ (8008fdc <HAL_RCC_OscConfig+0x624>)
 8008e40:	400a      	ands	r2, r1
 8008e42:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	69db      	ldr	r3, [r3, #28]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d100      	bne.n	8008e4e <HAL_RCC_OscConfig+0x496>
 8008e4c:	e0bb      	b.n	8008fc6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e4e:	4b60      	ldr	r3, [pc, #384]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008e50:	689b      	ldr	r3, [r3, #8]
 8008e52:	2238      	movs	r2, #56	@ 0x38
 8008e54:	4013      	ands	r3, r2
 8008e56:	2b10      	cmp	r3, #16
 8008e58:	d100      	bne.n	8008e5c <HAL_RCC_OscConfig+0x4a4>
 8008e5a:	e07b      	b.n	8008f54 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	69db      	ldr	r3, [r3, #28]
 8008e60:	2b02      	cmp	r3, #2
 8008e62:	d156      	bne.n	8008f12 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e64:	4b5a      	ldr	r3, [pc, #360]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	4b59      	ldr	r3, [pc, #356]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008e6a:	495d      	ldr	r1, [pc, #372]	@ (8008fe0 <HAL_RCC_OscConfig+0x628>)
 8008e6c:	400a      	ands	r2, r1
 8008e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e70:	f7fc ff78 	bl	8005d64 <HAL_GetTick>
 8008e74:	0003      	movs	r3, r0
 8008e76:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e78:	e008      	b.n	8008e8c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e7a:	f7fc ff73 	bl	8005d64 <HAL_GetTick>
 8008e7e:	0002      	movs	r2, r0
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	1ad3      	subs	r3, r2, r3
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	d901      	bls.n	8008e8c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8008e88:	2303      	movs	r3, #3
 8008e8a:	e09d      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e8c:	4b50      	ldr	r3, [pc, #320]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008e8e:	681a      	ldr	r2, [r3, #0]
 8008e90:	2380      	movs	r3, #128	@ 0x80
 8008e92:	049b      	lsls	r3, r3, #18
 8008e94:	4013      	ands	r3, r2
 8008e96:	d1f0      	bne.n	8008e7a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008e98:	4b4d      	ldr	r3, [pc, #308]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	4a51      	ldr	r2, [pc, #324]	@ (8008fe4 <HAL_RCC_OscConfig+0x62c>)
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	0019      	movs	r1, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6a1a      	ldr	r2, [r3, #32]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eaa:	431a      	orrs	r2, r3
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb0:	021b      	lsls	r3, r3, #8
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eb8:	431a      	orrs	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ebe:	431a      	orrs	r2, r3
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ec4:	431a      	orrs	r2, r3
 8008ec6:	4b42      	ldr	r3, [pc, #264]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008ec8:	430a      	orrs	r2, r1
 8008eca:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ecc:	4b40      	ldr	r3, [pc, #256]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008ece:	681a      	ldr	r2, [r3, #0]
 8008ed0:	4b3f      	ldr	r3, [pc, #252]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008ed2:	2180      	movs	r1, #128	@ 0x80
 8008ed4:	0449      	lsls	r1, r1, #17
 8008ed6:	430a      	orrs	r2, r1
 8008ed8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008eda:	4b3d      	ldr	r3, [pc, #244]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008edc:	68da      	ldr	r2, [r3, #12]
 8008ede:	4b3c      	ldr	r3, [pc, #240]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008ee0:	2180      	movs	r1, #128	@ 0x80
 8008ee2:	0549      	lsls	r1, r1, #21
 8008ee4:	430a      	orrs	r2, r1
 8008ee6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ee8:	f7fc ff3c 	bl	8005d64 <HAL_GetTick>
 8008eec:	0003      	movs	r3, r0
 8008eee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ef0:	e008      	b.n	8008f04 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ef2:	f7fc ff37 	bl	8005d64 <HAL_GetTick>
 8008ef6:	0002      	movs	r2, r0
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	1ad3      	subs	r3, r2, r3
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	d901      	bls.n	8008f04 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8008f00:	2303      	movs	r3, #3
 8008f02:	e061      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008f04:	4b32      	ldr	r3, [pc, #200]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	2380      	movs	r3, #128	@ 0x80
 8008f0a:	049b      	lsls	r3, r3, #18
 8008f0c:	4013      	ands	r3, r2
 8008f0e:	d0f0      	beq.n	8008ef2 <HAL_RCC_OscConfig+0x53a>
 8008f10:	e059      	b.n	8008fc6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f12:	4b2f      	ldr	r3, [pc, #188]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	4b2e      	ldr	r3, [pc, #184]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008f18:	4931      	ldr	r1, [pc, #196]	@ (8008fe0 <HAL_RCC_OscConfig+0x628>)
 8008f1a:	400a      	ands	r2, r1
 8008f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f1e:	f7fc ff21 	bl	8005d64 <HAL_GetTick>
 8008f22:	0003      	movs	r3, r0
 8008f24:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008f26:	e008      	b.n	8008f3a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008f28:	f7fc ff1c 	bl	8005d64 <HAL_GetTick>
 8008f2c:	0002      	movs	r2, r0
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	1ad3      	subs	r3, r2, r3
 8008f32:	2b02      	cmp	r3, #2
 8008f34:	d901      	bls.n	8008f3a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8008f36:	2303      	movs	r3, #3
 8008f38:	e046      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008f3a:	4b25      	ldr	r3, [pc, #148]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	2380      	movs	r3, #128	@ 0x80
 8008f40:	049b      	lsls	r3, r3, #18
 8008f42:	4013      	ands	r3, r2
 8008f44:	d1f0      	bne.n	8008f28 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8008f46:	4b22      	ldr	r3, [pc, #136]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008f48:	68da      	ldr	r2, [r3, #12]
 8008f4a:	4b21      	ldr	r3, [pc, #132]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008f4c:	4926      	ldr	r1, [pc, #152]	@ (8008fe8 <HAL_RCC_OscConfig+0x630>)
 8008f4e:	400a      	ands	r2, r1
 8008f50:	60da      	str	r2, [r3, #12]
 8008f52:	e038      	b.n	8008fc6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	69db      	ldr	r3, [r3, #28]
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	d101      	bne.n	8008f60 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	e033      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008f60:	4b1b      	ldr	r3, [pc, #108]	@ (8008fd0 <HAL_RCC_OscConfig+0x618>)
 8008f62:	68db      	ldr	r3, [r3, #12]
 8008f64:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	2203      	movs	r2, #3
 8008f6a:	401a      	ands	r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6a1b      	ldr	r3, [r3, #32]
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d126      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	2270      	movs	r2, #112	@ 0x70
 8008f78:	401a      	ands	r2, r3
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008f7e:	429a      	cmp	r2, r3
 8008f80:	d11f      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008f82:	697a      	ldr	r2, [r7, #20]
 8008f84:	23fe      	movs	r3, #254	@ 0xfe
 8008f86:	01db      	lsls	r3, r3, #7
 8008f88:	401a      	ands	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f8e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d116      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008f94:	697a      	ldr	r2, [r7, #20]
 8008f96:	23f8      	movs	r3, #248	@ 0xf8
 8008f98:	039b      	lsls	r3, r3, #14
 8008f9a:	401a      	ands	r2, r3
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d10e      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008fa4:	697a      	ldr	r2, [r7, #20]
 8008fa6:	23e0      	movs	r3, #224	@ 0xe0
 8008fa8:	051b      	lsls	r3, r3, #20
 8008faa:	401a      	ands	r2, r3
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d106      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	0f5b      	lsrs	r3, r3, #29
 8008fb8:	075a      	lsls	r2, r3, #29
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d001      	beq.n	8008fc6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	e000      	b.n	8008fc8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8008fc6:	2300      	movs	r3, #0
}
 8008fc8:	0018      	movs	r0, r3
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	b008      	add	sp, #32
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	40021000 	.word	0x40021000
 8008fd4:	40007000 	.word	0x40007000
 8008fd8:	00001388 	.word	0x00001388
 8008fdc:	efffffff 	.word	0xefffffff
 8008fe0:	feffffff 	.word	0xfeffffff
 8008fe4:	11c1808c 	.word	0x11c1808c
 8008fe8:	eefefffc 	.word	0xeefefffc

08008fec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d101      	bne.n	8009000 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	e0e9      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009000:	4b76      	ldr	r3, [pc, #472]	@ (80091dc <HAL_RCC_ClockConfig+0x1f0>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	2207      	movs	r2, #7
 8009006:	4013      	ands	r3, r2
 8009008:	683a      	ldr	r2, [r7, #0]
 800900a:	429a      	cmp	r2, r3
 800900c:	d91e      	bls.n	800904c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800900e:	4b73      	ldr	r3, [pc, #460]	@ (80091dc <HAL_RCC_ClockConfig+0x1f0>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	2207      	movs	r2, #7
 8009014:	4393      	bics	r3, r2
 8009016:	0019      	movs	r1, r3
 8009018:	4b70      	ldr	r3, [pc, #448]	@ (80091dc <HAL_RCC_ClockConfig+0x1f0>)
 800901a:	683a      	ldr	r2, [r7, #0]
 800901c:	430a      	orrs	r2, r1
 800901e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009020:	f7fc fea0 	bl	8005d64 <HAL_GetTick>
 8009024:	0003      	movs	r3, r0
 8009026:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009028:	e009      	b.n	800903e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800902a:	f7fc fe9b 	bl	8005d64 <HAL_GetTick>
 800902e:	0002      	movs	r2, r0
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	1ad3      	subs	r3, r2, r3
 8009034:	4a6a      	ldr	r2, [pc, #424]	@ (80091e0 <HAL_RCC_ClockConfig+0x1f4>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d901      	bls.n	800903e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800903a:	2303      	movs	r3, #3
 800903c:	e0ca      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800903e:	4b67      	ldr	r3, [pc, #412]	@ (80091dc <HAL_RCC_ClockConfig+0x1f0>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2207      	movs	r2, #7
 8009044:	4013      	ands	r3, r2
 8009046:	683a      	ldr	r2, [r7, #0]
 8009048:	429a      	cmp	r2, r3
 800904a:	d1ee      	bne.n	800902a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2202      	movs	r2, #2
 8009052:	4013      	ands	r3, r2
 8009054:	d015      	beq.n	8009082 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2204      	movs	r2, #4
 800905c:	4013      	ands	r3, r2
 800905e:	d006      	beq.n	800906e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8009060:	4b60      	ldr	r3, [pc, #384]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 8009062:	689a      	ldr	r2, [r3, #8]
 8009064:	4b5f      	ldr	r3, [pc, #380]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 8009066:	21e0      	movs	r1, #224	@ 0xe0
 8009068:	01c9      	lsls	r1, r1, #7
 800906a:	430a      	orrs	r2, r1
 800906c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800906e:	4b5d      	ldr	r3, [pc, #372]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	4a5d      	ldr	r2, [pc, #372]	@ (80091e8 <HAL_RCC_ClockConfig+0x1fc>)
 8009074:	4013      	ands	r3, r2
 8009076:	0019      	movs	r1, r3
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	689a      	ldr	r2, [r3, #8]
 800907c:	4b59      	ldr	r3, [pc, #356]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 800907e:	430a      	orrs	r2, r1
 8009080:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	2201      	movs	r2, #1
 8009088:	4013      	ands	r3, r2
 800908a:	d057      	beq.n	800913c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d107      	bne.n	80090a4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009094:	4b53      	ldr	r3, [pc, #332]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 8009096:	681a      	ldr	r2, [r3, #0]
 8009098:	2380      	movs	r3, #128	@ 0x80
 800909a:	029b      	lsls	r3, r3, #10
 800909c:	4013      	ands	r3, r2
 800909e:	d12b      	bne.n	80090f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090a0:	2301      	movs	r3, #1
 80090a2:	e097      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d107      	bne.n	80090bc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80090ac:	4b4d      	ldr	r3, [pc, #308]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	2380      	movs	r3, #128	@ 0x80
 80090b2:	049b      	lsls	r3, r3, #18
 80090b4:	4013      	ands	r3, r2
 80090b6:	d11f      	bne.n	80090f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	e08b      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d107      	bne.n	80090d4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80090c4:	4b47      	ldr	r3, [pc, #284]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	2380      	movs	r3, #128	@ 0x80
 80090ca:	00db      	lsls	r3, r3, #3
 80090cc:	4013      	ands	r3, r2
 80090ce:	d113      	bne.n	80090f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e07f      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	685b      	ldr	r3, [r3, #4]
 80090d8:	2b03      	cmp	r3, #3
 80090da:	d106      	bne.n	80090ea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80090dc:	4b41      	ldr	r3, [pc, #260]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 80090de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090e0:	2202      	movs	r2, #2
 80090e2:	4013      	ands	r3, r2
 80090e4:	d108      	bne.n	80090f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e074      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80090ea:	4b3e      	ldr	r3, [pc, #248]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 80090ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090ee:	2202      	movs	r2, #2
 80090f0:	4013      	ands	r3, r2
 80090f2:	d101      	bne.n	80090f8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	e06d      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80090f8:	4b3a      	ldr	r3, [pc, #232]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	2207      	movs	r2, #7
 80090fe:	4393      	bics	r3, r2
 8009100:	0019      	movs	r1, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	685a      	ldr	r2, [r3, #4]
 8009106:	4b37      	ldr	r3, [pc, #220]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 8009108:	430a      	orrs	r2, r1
 800910a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800910c:	f7fc fe2a 	bl	8005d64 <HAL_GetTick>
 8009110:	0003      	movs	r3, r0
 8009112:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009114:	e009      	b.n	800912a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009116:	f7fc fe25 	bl	8005d64 <HAL_GetTick>
 800911a:	0002      	movs	r2, r0
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	1ad3      	subs	r3, r2, r3
 8009120:	4a2f      	ldr	r2, [pc, #188]	@ (80091e0 <HAL_RCC_ClockConfig+0x1f4>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d901      	bls.n	800912a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8009126:	2303      	movs	r3, #3
 8009128:	e054      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800912a:	4b2e      	ldr	r3, [pc, #184]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	2238      	movs	r2, #56	@ 0x38
 8009130:	401a      	ands	r2, r3
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	00db      	lsls	r3, r3, #3
 8009138:	429a      	cmp	r2, r3
 800913a:	d1ec      	bne.n	8009116 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800913c:	4b27      	ldr	r3, [pc, #156]	@ (80091dc <HAL_RCC_ClockConfig+0x1f0>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	2207      	movs	r2, #7
 8009142:	4013      	ands	r3, r2
 8009144:	683a      	ldr	r2, [r7, #0]
 8009146:	429a      	cmp	r2, r3
 8009148:	d21e      	bcs.n	8009188 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800914a:	4b24      	ldr	r3, [pc, #144]	@ (80091dc <HAL_RCC_ClockConfig+0x1f0>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	2207      	movs	r2, #7
 8009150:	4393      	bics	r3, r2
 8009152:	0019      	movs	r1, r3
 8009154:	4b21      	ldr	r3, [pc, #132]	@ (80091dc <HAL_RCC_ClockConfig+0x1f0>)
 8009156:	683a      	ldr	r2, [r7, #0]
 8009158:	430a      	orrs	r2, r1
 800915a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800915c:	f7fc fe02 	bl	8005d64 <HAL_GetTick>
 8009160:	0003      	movs	r3, r0
 8009162:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009164:	e009      	b.n	800917a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009166:	f7fc fdfd 	bl	8005d64 <HAL_GetTick>
 800916a:	0002      	movs	r2, r0
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	1ad3      	subs	r3, r2, r3
 8009170:	4a1b      	ldr	r2, [pc, #108]	@ (80091e0 <HAL_RCC_ClockConfig+0x1f4>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d901      	bls.n	800917a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8009176:	2303      	movs	r3, #3
 8009178:	e02c      	b.n	80091d4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800917a:	4b18      	ldr	r3, [pc, #96]	@ (80091dc <HAL_RCC_ClockConfig+0x1f0>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2207      	movs	r2, #7
 8009180:	4013      	ands	r3, r2
 8009182:	683a      	ldr	r2, [r7, #0]
 8009184:	429a      	cmp	r2, r3
 8009186:	d1ee      	bne.n	8009166 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	2204      	movs	r2, #4
 800918e:	4013      	ands	r3, r2
 8009190:	d009      	beq.n	80091a6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8009192:	4b14      	ldr	r3, [pc, #80]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 8009194:	689b      	ldr	r3, [r3, #8]
 8009196:	4a15      	ldr	r2, [pc, #84]	@ (80091ec <HAL_RCC_ClockConfig+0x200>)
 8009198:	4013      	ands	r3, r2
 800919a:	0019      	movs	r1, r3
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	68da      	ldr	r2, [r3, #12]
 80091a0:	4b10      	ldr	r3, [pc, #64]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 80091a2:	430a      	orrs	r2, r1
 80091a4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80091a6:	f000 f829 	bl	80091fc <HAL_RCC_GetSysClockFreq>
 80091aa:	0001      	movs	r1, r0
 80091ac:	4b0d      	ldr	r3, [pc, #52]	@ (80091e4 <HAL_RCC_ClockConfig+0x1f8>)
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	0a1b      	lsrs	r3, r3, #8
 80091b2:	220f      	movs	r2, #15
 80091b4:	401a      	ands	r2, r3
 80091b6:	4b0e      	ldr	r3, [pc, #56]	@ (80091f0 <HAL_RCC_ClockConfig+0x204>)
 80091b8:	0092      	lsls	r2, r2, #2
 80091ba:	58d3      	ldr	r3, [r2, r3]
 80091bc:	221f      	movs	r2, #31
 80091be:	4013      	ands	r3, r2
 80091c0:	000a      	movs	r2, r1
 80091c2:	40da      	lsrs	r2, r3
 80091c4:	4b0b      	ldr	r3, [pc, #44]	@ (80091f4 <HAL_RCC_ClockConfig+0x208>)
 80091c6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80091c8:	4b0b      	ldr	r3, [pc, #44]	@ (80091f8 <HAL_RCC_ClockConfig+0x20c>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	0018      	movs	r0, r3
 80091ce:	f7fc fd6d 	bl	8005cac <HAL_InitTick>
 80091d2:	0003      	movs	r3, r0
}
 80091d4:	0018      	movs	r0, r3
 80091d6:	46bd      	mov	sp, r7
 80091d8:	b004      	add	sp, #16
 80091da:	bd80      	pop	{r7, pc}
 80091dc:	40022000 	.word	0x40022000
 80091e0:	00001388 	.word	0x00001388
 80091e4:	40021000 	.word	0x40021000
 80091e8:	fffff0ff 	.word	0xfffff0ff
 80091ec:	ffff8fff 	.word	0xffff8fff
 80091f0:	0800dc34 	.word	0x0800dc34
 80091f4:	20000440 	.word	0x20000440
 80091f8:	20000444 	.word	0x20000444

080091fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b086      	sub	sp, #24
 8009200:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009202:	4b3c      	ldr	r3, [pc, #240]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	2238      	movs	r2, #56	@ 0x38
 8009208:	4013      	ands	r3, r2
 800920a:	d10f      	bne.n	800922c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800920c:	4b39      	ldr	r3, [pc, #228]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	0adb      	lsrs	r3, r3, #11
 8009212:	2207      	movs	r2, #7
 8009214:	4013      	ands	r3, r2
 8009216:	2201      	movs	r2, #1
 8009218:	409a      	lsls	r2, r3
 800921a:	0013      	movs	r3, r2
 800921c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800921e:	6839      	ldr	r1, [r7, #0]
 8009220:	4835      	ldr	r0, [pc, #212]	@ (80092f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8009222:	f7f6 ff71 	bl	8000108 <__udivsi3>
 8009226:	0003      	movs	r3, r0
 8009228:	613b      	str	r3, [r7, #16]
 800922a:	e05d      	b.n	80092e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800922c:	4b31      	ldr	r3, [pc, #196]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800922e:	689b      	ldr	r3, [r3, #8]
 8009230:	2238      	movs	r2, #56	@ 0x38
 8009232:	4013      	ands	r3, r2
 8009234:	2b08      	cmp	r3, #8
 8009236:	d102      	bne.n	800923e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009238:	4b30      	ldr	r3, [pc, #192]	@ (80092fc <HAL_RCC_GetSysClockFreq+0x100>)
 800923a:	613b      	str	r3, [r7, #16]
 800923c:	e054      	b.n	80092e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800923e:	4b2d      	ldr	r3, [pc, #180]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	2238      	movs	r2, #56	@ 0x38
 8009244:	4013      	ands	r3, r2
 8009246:	2b10      	cmp	r3, #16
 8009248:	d138      	bne.n	80092bc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800924a:	4b2a      	ldr	r3, [pc, #168]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	2203      	movs	r2, #3
 8009250:	4013      	ands	r3, r2
 8009252:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009254:	4b27      	ldr	r3, [pc, #156]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	091b      	lsrs	r3, r3, #4
 800925a:	2207      	movs	r2, #7
 800925c:	4013      	ands	r3, r2
 800925e:	3301      	adds	r3, #1
 8009260:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2b03      	cmp	r3, #3
 8009266:	d10d      	bne.n	8009284 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009268:	68b9      	ldr	r1, [r7, #8]
 800926a:	4824      	ldr	r0, [pc, #144]	@ (80092fc <HAL_RCC_GetSysClockFreq+0x100>)
 800926c:	f7f6 ff4c 	bl	8000108 <__udivsi3>
 8009270:	0003      	movs	r3, r0
 8009272:	0019      	movs	r1, r3
 8009274:	4b1f      	ldr	r3, [pc, #124]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009276:	68db      	ldr	r3, [r3, #12]
 8009278:	0a1b      	lsrs	r3, r3, #8
 800927a:	227f      	movs	r2, #127	@ 0x7f
 800927c:	4013      	ands	r3, r2
 800927e:	434b      	muls	r3, r1
 8009280:	617b      	str	r3, [r7, #20]
        break;
 8009282:	e00d      	b.n	80092a0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8009284:	68b9      	ldr	r1, [r7, #8]
 8009286:	481c      	ldr	r0, [pc, #112]	@ (80092f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8009288:	f7f6 ff3e 	bl	8000108 <__udivsi3>
 800928c:	0003      	movs	r3, r0
 800928e:	0019      	movs	r1, r3
 8009290:	4b18      	ldr	r3, [pc, #96]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	0a1b      	lsrs	r3, r3, #8
 8009296:	227f      	movs	r2, #127	@ 0x7f
 8009298:	4013      	ands	r3, r2
 800929a:	434b      	muls	r3, r1
 800929c:	617b      	str	r3, [r7, #20]
        break;
 800929e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80092a0:	4b14      	ldr	r3, [pc, #80]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	0f5b      	lsrs	r3, r3, #29
 80092a6:	2207      	movs	r2, #7
 80092a8:	4013      	ands	r3, r2
 80092aa:	3301      	adds	r3, #1
 80092ac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80092ae:	6879      	ldr	r1, [r7, #4]
 80092b0:	6978      	ldr	r0, [r7, #20]
 80092b2:	f7f6 ff29 	bl	8000108 <__udivsi3>
 80092b6:	0003      	movs	r3, r0
 80092b8:	613b      	str	r3, [r7, #16]
 80092ba:	e015      	b.n	80092e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80092bc:	4b0d      	ldr	r3, [pc, #52]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	2238      	movs	r2, #56	@ 0x38
 80092c2:	4013      	ands	r3, r2
 80092c4:	2b20      	cmp	r3, #32
 80092c6:	d103      	bne.n	80092d0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80092c8:	2380      	movs	r3, #128	@ 0x80
 80092ca:	021b      	lsls	r3, r3, #8
 80092cc:	613b      	str	r3, [r7, #16]
 80092ce:	e00b      	b.n	80092e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80092d0:	4b08      	ldr	r3, [pc, #32]	@ (80092f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	2238      	movs	r2, #56	@ 0x38
 80092d6:	4013      	ands	r3, r2
 80092d8:	2b18      	cmp	r3, #24
 80092da:	d103      	bne.n	80092e4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80092dc:	23fa      	movs	r3, #250	@ 0xfa
 80092de:	01db      	lsls	r3, r3, #7
 80092e0:	613b      	str	r3, [r7, #16]
 80092e2:	e001      	b.n	80092e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80092e4:	2300      	movs	r3, #0
 80092e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80092e8:	693b      	ldr	r3, [r7, #16]
}
 80092ea:	0018      	movs	r0, r3
 80092ec:	46bd      	mov	sp, r7
 80092ee:	b006      	add	sp, #24
 80092f0:	bd80      	pop	{r7, pc}
 80092f2:	46c0      	nop			@ (mov r8, r8)
 80092f4:	40021000 	.word	0x40021000
 80092f8:	00f42400 	.word	0x00f42400
 80092fc:	007a1200 	.word	0x007a1200

08009300 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009304:	4b02      	ldr	r3, [pc, #8]	@ (8009310 <HAL_RCC_GetHCLKFreq+0x10>)
 8009306:	681b      	ldr	r3, [r3, #0]
}
 8009308:	0018      	movs	r0, r3
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}
 800930e:	46c0      	nop			@ (mov r8, r8)
 8009310:	20000440 	.word	0x20000440

08009314 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009314:	b5b0      	push	{r4, r5, r7, lr}
 8009316:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8009318:	f7ff fff2 	bl	8009300 <HAL_RCC_GetHCLKFreq>
 800931c:	0004      	movs	r4, r0
 800931e:	f7ff fb3f 	bl	80089a0 <LL_RCC_GetAPB1Prescaler>
 8009322:	0003      	movs	r3, r0
 8009324:	0b1a      	lsrs	r2, r3, #12
 8009326:	4b05      	ldr	r3, [pc, #20]	@ (800933c <HAL_RCC_GetPCLK1Freq+0x28>)
 8009328:	0092      	lsls	r2, r2, #2
 800932a:	58d3      	ldr	r3, [r2, r3]
 800932c:	221f      	movs	r2, #31
 800932e:	4013      	ands	r3, r2
 8009330:	40dc      	lsrs	r4, r3
 8009332:	0023      	movs	r3, r4
}
 8009334:	0018      	movs	r0, r3
 8009336:	46bd      	mov	sp, r7
 8009338:	bdb0      	pop	{r4, r5, r7, pc}
 800933a:	46c0      	nop			@ (mov r8, r8)
 800933c:	0800dc74 	.word	0x0800dc74

08009340 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b086      	sub	sp, #24
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8009348:	2313      	movs	r3, #19
 800934a:	18fb      	adds	r3, r7, r3
 800934c:	2200      	movs	r2, #0
 800934e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009350:	2312      	movs	r3, #18
 8009352:	18fb      	adds	r3, r7, r3
 8009354:	2200      	movs	r2, #0
 8009356:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	2380      	movs	r3, #128	@ 0x80
 800935e:	029b      	lsls	r3, r3, #10
 8009360:	4013      	ands	r3, r2
 8009362:	d100      	bne.n	8009366 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8009364:	e0a3      	b.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009366:	2011      	movs	r0, #17
 8009368:	183b      	adds	r3, r7, r0
 800936a:	2200      	movs	r2, #0
 800936c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800936e:	4ba5      	ldr	r3, [pc, #660]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009370:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009372:	2380      	movs	r3, #128	@ 0x80
 8009374:	055b      	lsls	r3, r3, #21
 8009376:	4013      	ands	r3, r2
 8009378:	d110      	bne.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800937a:	4ba2      	ldr	r3, [pc, #648]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800937c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800937e:	4ba1      	ldr	r3, [pc, #644]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009380:	2180      	movs	r1, #128	@ 0x80
 8009382:	0549      	lsls	r1, r1, #21
 8009384:	430a      	orrs	r2, r1
 8009386:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009388:	4b9e      	ldr	r3, [pc, #632]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800938a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800938c:	2380      	movs	r3, #128	@ 0x80
 800938e:	055b      	lsls	r3, r3, #21
 8009390:	4013      	ands	r3, r2
 8009392:	60bb      	str	r3, [r7, #8]
 8009394:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009396:	183b      	adds	r3, r7, r0
 8009398:	2201      	movs	r2, #1
 800939a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800939c:	4b9a      	ldr	r3, [pc, #616]	@ (8009608 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800939e:	681a      	ldr	r2, [r3, #0]
 80093a0:	4b99      	ldr	r3, [pc, #612]	@ (8009608 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80093a2:	2180      	movs	r1, #128	@ 0x80
 80093a4:	0049      	lsls	r1, r1, #1
 80093a6:	430a      	orrs	r2, r1
 80093a8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80093aa:	f7fc fcdb 	bl	8005d64 <HAL_GetTick>
 80093ae:	0003      	movs	r3, r0
 80093b0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80093b2:	e00b      	b.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80093b4:	f7fc fcd6 	bl	8005d64 <HAL_GetTick>
 80093b8:	0002      	movs	r2, r0
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	1ad3      	subs	r3, r2, r3
 80093be:	2b02      	cmp	r3, #2
 80093c0:	d904      	bls.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80093c2:	2313      	movs	r3, #19
 80093c4:	18fb      	adds	r3, r7, r3
 80093c6:	2203      	movs	r2, #3
 80093c8:	701a      	strb	r2, [r3, #0]
        break;
 80093ca:	e005      	b.n	80093d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80093cc:	4b8e      	ldr	r3, [pc, #568]	@ (8009608 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80093ce:	681a      	ldr	r2, [r3, #0]
 80093d0:	2380      	movs	r3, #128	@ 0x80
 80093d2:	005b      	lsls	r3, r3, #1
 80093d4:	4013      	ands	r3, r2
 80093d6:	d0ed      	beq.n	80093b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80093d8:	2313      	movs	r3, #19
 80093da:	18fb      	adds	r3, r7, r3
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d154      	bne.n	800948c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80093e2:	4b88      	ldr	r3, [pc, #544]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80093e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80093e6:	23c0      	movs	r3, #192	@ 0xc0
 80093e8:	009b      	lsls	r3, r3, #2
 80093ea:	4013      	ands	r3, r2
 80093ec:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d019      	beq.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093f8:	697a      	ldr	r2, [r7, #20]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d014      	beq.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80093fe:	4b81      	ldr	r3, [pc, #516]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009402:	4a82      	ldr	r2, [pc, #520]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8009404:	4013      	ands	r3, r2
 8009406:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009408:	4b7e      	ldr	r3, [pc, #504]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800940a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800940c:	4b7d      	ldr	r3, [pc, #500]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800940e:	2180      	movs	r1, #128	@ 0x80
 8009410:	0249      	lsls	r1, r1, #9
 8009412:	430a      	orrs	r2, r1
 8009414:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009416:	4b7b      	ldr	r3, [pc, #492]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009418:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800941a:	4b7a      	ldr	r3, [pc, #488]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800941c:	497c      	ldr	r1, [pc, #496]	@ (8009610 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800941e:	400a      	ands	r2, r1
 8009420:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009422:	4b78      	ldr	r3, [pc, #480]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009424:	697a      	ldr	r2, [r7, #20]
 8009426:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	2201      	movs	r2, #1
 800942c:	4013      	ands	r3, r2
 800942e:	d016      	beq.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009430:	f7fc fc98 	bl	8005d64 <HAL_GetTick>
 8009434:	0003      	movs	r3, r0
 8009436:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009438:	e00c      	b.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800943a:	f7fc fc93 	bl	8005d64 <HAL_GetTick>
 800943e:	0002      	movs	r2, r0
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	1ad3      	subs	r3, r2, r3
 8009444:	4a73      	ldr	r2, [pc, #460]	@ (8009614 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d904      	bls.n	8009454 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800944a:	2313      	movs	r3, #19
 800944c:	18fb      	adds	r3, r7, r3
 800944e:	2203      	movs	r2, #3
 8009450:	701a      	strb	r2, [r3, #0]
            break;
 8009452:	e004      	b.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009454:	4b6b      	ldr	r3, [pc, #428]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009458:	2202      	movs	r2, #2
 800945a:	4013      	ands	r3, r2
 800945c:	d0ed      	beq.n	800943a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800945e:	2313      	movs	r3, #19
 8009460:	18fb      	adds	r3, r7, r3
 8009462:	781b      	ldrb	r3, [r3, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d10a      	bne.n	800947e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009468:	4b66      	ldr	r3, [pc, #408]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800946a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800946c:	4a67      	ldr	r2, [pc, #412]	@ (800960c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800946e:	4013      	ands	r3, r2
 8009470:	0019      	movs	r1, r3
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009476:	4b63      	ldr	r3, [pc, #396]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009478:	430a      	orrs	r2, r1
 800947a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800947c:	e00c      	b.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800947e:	2312      	movs	r3, #18
 8009480:	18fb      	adds	r3, r7, r3
 8009482:	2213      	movs	r2, #19
 8009484:	18ba      	adds	r2, r7, r2
 8009486:	7812      	ldrb	r2, [r2, #0]
 8009488:	701a      	strb	r2, [r3, #0]
 800948a:	e005      	b.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800948c:	2312      	movs	r3, #18
 800948e:	18fb      	adds	r3, r7, r3
 8009490:	2213      	movs	r2, #19
 8009492:	18ba      	adds	r2, r7, r2
 8009494:	7812      	ldrb	r2, [r2, #0]
 8009496:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009498:	2311      	movs	r3, #17
 800949a:	18fb      	adds	r3, r7, r3
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d105      	bne.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80094a2:	4b58      	ldr	r3, [pc, #352]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80094a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094a6:	4b57      	ldr	r3, [pc, #348]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80094a8:	495b      	ldr	r1, [pc, #364]	@ (8009618 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80094aa:	400a      	ands	r2, r1
 80094ac:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2201      	movs	r2, #1
 80094b4:	4013      	ands	r3, r2
 80094b6:	d009      	beq.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80094b8:	4b52      	ldr	r3, [pc, #328]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80094ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094bc:	2203      	movs	r2, #3
 80094be:	4393      	bics	r3, r2
 80094c0:	0019      	movs	r1, r3
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	685a      	ldr	r2, [r3, #4]
 80094c6:	4b4f      	ldr	r3, [pc, #316]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80094c8:	430a      	orrs	r2, r1
 80094ca:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2210      	movs	r2, #16
 80094d2:	4013      	ands	r3, r2
 80094d4:	d009      	beq.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80094d6:	4b4b      	ldr	r3, [pc, #300]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80094d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094da:	4a50      	ldr	r2, [pc, #320]	@ (800961c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80094dc:	4013      	ands	r3, r2
 80094de:	0019      	movs	r1, r3
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	689a      	ldr	r2, [r3, #8]
 80094e4:	4b47      	ldr	r3, [pc, #284]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80094e6:	430a      	orrs	r2, r1
 80094e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	2380      	movs	r3, #128	@ 0x80
 80094f0:	009b      	lsls	r3, r3, #2
 80094f2:	4013      	ands	r3, r2
 80094f4:	d009      	beq.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80094f6:	4b43      	ldr	r3, [pc, #268]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80094f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094fa:	4a49      	ldr	r2, [pc, #292]	@ (8009620 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80094fc:	4013      	ands	r3, r2
 80094fe:	0019      	movs	r1, r3
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	695a      	ldr	r2, [r3, #20]
 8009504:	4b3f      	ldr	r3, [pc, #252]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009506:	430a      	orrs	r2, r1
 8009508:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	2380      	movs	r3, #128	@ 0x80
 8009510:	00db      	lsls	r3, r3, #3
 8009512:	4013      	ands	r3, r2
 8009514:	d009      	beq.n	800952a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009516:	4b3b      	ldr	r3, [pc, #236]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800951a:	4a42      	ldr	r2, [pc, #264]	@ (8009624 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800951c:	4013      	ands	r3, r2
 800951e:	0019      	movs	r1, r3
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	699a      	ldr	r2, [r3, #24]
 8009524:	4b37      	ldr	r3, [pc, #220]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009526:	430a      	orrs	r2, r1
 8009528:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	2220      	movs	r2, #32
 8009530:	4013      	ands	r3, r2
 8009532:	d009      	beq.n	8009548 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009534:	4b33      	ldr	r3, [pc, #204]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009538:	4a3b      	ldr	r2, [pc, #236]	@ (8009628 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800953a:	4013      	ands	r3, r2
 800953c:	0019      	movs	r1, r3
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	68da      	ldr	r2, [r3, #12]
 8009542:	4b30      	ldr	r3, [pc, #192]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009544:	430a      	orrs	r2, r1
 8009546:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	2380      	movs	r3, #128	@ 0x80
 800954e:	01db      	lsls	r3, r3, #7
 8009550:	4013      	ands	r3, r2
 8009552:	d015      	beq.n	8009580 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009554:	4b2b      	ldr	r3, [pc, #172]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	0899      	lsrs	r1, r3, #2
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	69da      	ldr	r2, [r3, #28]
 8009560:	4b28      	ldr	r3, [pc, #160]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009562:	430a      	orrs	r2, r1
 8009564:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	69da      	ldr	r2, [r3, #28]
 800956a:	2380      	movs	r3, #128	@ 0x80
 800956c:	05db      	lsls	r3, r3, #23
 800956e:	429a      	cmp	r2, r3
 8009570:	d106      	bne.n	8009580 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009572:	4b24      	ldr	r3, [pc, #144]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009574:	68da      	ldr	r2, [r3, #12]
 8009576:	4b23      	ldr	r3, [pc, #140]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009578:	2180      	movs	r1, #128	@ 0x80
 800957a:	0249      	lsls	r1, r1, #9
 800957c:	430a      	orrs	r2, r1
 800957e:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681a      	ldr	r2, [r3, #0]
 8009584:	2380      	movs	r3, #128	@ 0x80
 8009586:	039b      	lsls	r3, r3, #14
 8009588:	4013      	ands	r3, r2
 800958a:	d016      	beq.n	80095ba <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800958c:	4b1d      	ldr	r3, [pc, #116]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800958e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009590:	4a26      	ldr	r2, [pc, #152]	@ (800962c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8009592:	4013      	ands	r3, r2
 8009594:	0019      	movs	r1, r3
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a1a      	ldr	r2, [r3, #32]
 800959a:	4b1a      	ldr	r3, [pc, #104]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800959c:	430a      	orrs	r2, r1
 800959e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	6a1a      	ldr	r2, [r3, #32]
 80095a4:	2380      	movs	r3, #128	@ 0x80
 80095a6:	03db      	lsls	r3, r3, #15
 80095a8:	429a      	cmp	r2, r3
 80095aa:	d106      	bne.n	80095ba <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80095ac:	4b15      	ldr	r3, [pc, #84]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80095ae:	68da      	ldr	r2, [r3, #12]
 80095b0:	4b14      	ldr	r3, [pc, #80]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80095b2:	2180      	movs	r1, #128	@ 0x80
 80095b4:	0449      	lsls	r1, r1, #17
 80095b6:	430a      	orrs	r2, r1
 80095b8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681a      	ldr	r2, [r3, #0]
 80095be:	2380      	movs	r3, #128	@ 0x80
 80095c0:	011b      	lsls	r3, r3, #4
 80095c2:	4013      	ands	r3, r2
 80095c4:	d016      	beq.n	80095f4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80095c6:	4b0f      	ldr	r3, [pc, #60]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80095c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095ca:	4a19      	ldr	r2, [pc, #100]	@ (8009630 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80095cc:	4013      	ands	r3, r2
 80095ce:	0019      	movs	r1, r3
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	691a      	ldr	r2, [r3, #16]
 80095d4:	4b0b      	ldr	r3, [pc, #44]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80095d6:	430a      	orrs	r2, r1
 80095d8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	691a      	ldr	r2, [r3, #16]
 80095de:	2380      	movs	r3, #128	@ 0x80
 80095e0:	01db      	lsls	r3, r3, #7
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d106      	bne.n	80095f4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80095e6:	4b07      	ldr	r3, [pc, #28]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80095e8:	68da      	ldr	r2, [r3, #12]
 80095ea:	4b06      	ldr	r3, [pc, #24]	@ (8009604 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80095ec:	2180      	movs	r1, #128	@ 0x80
 80095ee:	0249      	lsls	r1, r1, #9
 80095f0:	430a      	orrs	r2, r1
 80095f2:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80095f4:	2312      	movs	r3, #18
 80095f6:	18fb      	adds	r3, r7, r3
 80095f8:	781b      	ldrb	r3, [r3, #0]
}
 80095fa:	0018      	movs	r0, r3
 80095fc:	46bd      	mov	sp, r7
 80095fe:	b006      	add	sp, #24
 8009600:	bd80      	pop	{r7, pc}
 8009602:	46c0      	nop			@ (mov r8, r8)
 8009604:	40021000 	.word	0x40021000
 8009608:	40007000 	.word	0x40007000
 800960c:	fffffcff 	.word	0xfffffcff
 8009610:	fffeffff 	.word	0xfffeffff
 8009614:	00001388 	.word	0x00001388
 8009618:	efffffff 	.word	0xefffffff
 800961c:	fffff3ff 	.word	0xfffff3ff
 8009620:	fff3ffff 	.word	0xfff3ffff
 8009624:	ffcfffff 	.word	0xffcfffff
 8009628:	ffffcfff 	.word	0xffffcfff
 800962c:	ffbfffff 	.word	0xffbfffff
 8009630:	ffff3fff 	.word	0xffff3fff

08009634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d101      	bne.n	8009646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009642:	2301      	movs	r3, #1
 8009644:	e056      	b.n	80096f4 <HAL_TIM_Base_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	223d      	movs	r2, #61	@ 0x3d
 800964a:	5c9b      	ldrb	r3, [r3, r2]
 800964c:	b2db      	uxtb	r3, r3
 800964e:	2b00      	cmp	r3, #0
 8009650:	d113      	bne.n	800967a <HAL_TIM_Base_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	223c      	movs	r2, #60	@ 0x3c
 8009656:	2100      	movs	r1, #0
 8009658:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	0018      	movs	r0, r3
 800965e:	f002 f8c5 	bl	800b7ec <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009666:	2b00      	cmp	r3, #0
 8009668:	d102      	bne.n	8009670 <HAL_TIM_Base_Init+0x3c>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	4a23      	ldr	r2, [pc, #140]	@ (80096fc <HAL_TIM_Base_Init+0xc8>)
 800966e:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	0010      	movs	r0, r2
 8009678:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	223d      	movs	r2, #61	@ 0x3d
 800967e:	2102      	movs	r1, #2
 8009680:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	3304      	adds	r3, #4
 800968a:	0019      	movs	r1, r3
 800968c:	0010      	movs	r0, r2
 800968e:	f001 fbaf 	bl	800adf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2248      	movs	r2, #72	@ 0x48
 8009696:	2101      	movs	r1, #1
 8009698:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	223e      	movs	r2, #62	@ 0x3e
 800969e:	2101      	movs	r1, #1
 80096a0:	5499      	strb	r1, [r3, r2]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	223f      	movs	r2, #63	@ 0x3f
 80096a6:	2101      	movs	r1, #1
 80096a8:	5499      	strb	r1, [r3, r2]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2240      	movs	r2, #64	@ 0x40
 80096ae:	2101      	movs	r1, #1
 80096b0:	5499      	strb	r1, [r3, r2]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2241      	movs	r2, #65	@ 0x41
 80096b6:	2101      	movs	r1, #1
 80096b8:	5499      	strb	r1, [r3, r2]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2242      	movs	r2, #66	@ 0x42
 80096be:	2101      	movs	r1, #1
 80096c0:	5499      	strb	r1, [r3, r2]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2243      	movs	r2, #67	@ 0x43
 80096c6:	2101      	movs	r1, #1
 80096c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2244      	movs	r2, #68	@ 0x44
 80096ce:	2101      	movs	r1, #1
 80096d0:	5499      	strb	r1, [r3, r2]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2245      	movs	r2, #69	@ 0x45
 80096d6:	2101      	movs	r1, #1
 80096d8:	5499      	strb	r1, [r3, r2]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2246      	movs	r2, #70	@ 0x46
 80096de:	2101      	movs	r1, #1
 80096e0:	5499      	strb	r1, [r3, r2]
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2247      	movs	r2, #71	@ 0x47
 80096e6:	2101      	movs	r1, #1
 80096e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	223d      	movs	r2, #61	@ 0x3d
 80096ee:	2101      	movs	r1, #1
 80096f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80096f2:	2300      	movs	r3, #0
}
 80096f4:	0018      	movs	r0, r3
 80096f6:	46bd      	mov	sp, r7
 80096f8:	b002      	add	sp, #8
 80096fa:	bd80      	pop	{r7, pc}
 80096fc:	08004d15 	.word	0x08004d15

08009700 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	223d      	movs	r2, #61	@ 0x3d
 800970c:	5c9b      	ldrb	r3, [r3, r2]
 800970e:	b2db      	uxtb	r3, r3
 8009710:	2b01      	cmp	r3, #1
 8009712:	d001      	beq.n	8009718 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009714:	2301      	movs	r3, #1
 8009716:	e035      	b.n	8009784 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	223d      	movs	r2, #61	@ 0x3d
 800971c:	2102      	movs	r1, #2
 800971e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a19      	ldr	r2, [pc, #100]	@ (800978c <HAL_TIM_Base_Start+0x8c>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d00a      	beq.n	8009740 <HAL_TIM_Base_Start+0x40>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	2380      	movs	r3, #128	@ 0x80
 8009730:	05db      	lsls	r3, r3, #23
 8009732:	429a      	cmp	r2, r3
 8009734:	d004      	beq.n	8009740 <HAL_TIM_Base_Start+0x40>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a15      	ldr	r2, [pc, #84]	@ (8009790 <HAL_TIM_Base_Start+0x90>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d116      	bne.n	800976e <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	689b      	ldr	r3, [r3, #8]
 8009746:	4a13      	ldr	r2, [pc, #76]	@ (8009794 <HAL_TIM_Base_Start+0x94>)
 8009748:	4013      	ands	r3, r2
 800974a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	2b06      	cmp	r3, #6
 8009750:	d016      	beq.n	8009780 <HAL_TIM_Base_Start+0x80>
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	2380      	movs	r3, #128	@ 0x80
 8009756:	025b      	lsls	r3, r3, #9
 8009758:	429a      	cmp	r2, r3
 800975a:	d011      	beq.n	8009780 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	2101      	movs	r1, #1
 8009768:	430a      	orrs	r2, r1
 800976a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800976c:	e008      	b.n	8009780 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	681a      	ldr	r2, [r3, #0]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2101      	movs	r1, #1
 800977a:	430a      	orrs	r2, r1
 800977c:	601a      	str	r2, [r3, #0]
 800977e:	e000      	b.n	8009782 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009780:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8009782:	2300      	movs	r3, #0
}
 8009784:	0018      	movs	r0, r3
 8009786:	46bd      	mov	sp, r7
 8009788:	b004      	add	sp, #16
 800978a:	bd80      	pop	{r7, pc}
 800978c:	40012c00 	.word	0x40012c00
 8009790:	40000400 	.word	0x40000400
 8009794:	00010007 	.word	0x00010007

08009798 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	223d      	movs	r2, #61	@ 0x3d
 80097a4:	5c9b      	ldrb	r3, [r3, r2]
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	d001      	beq.n	80097b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80097ac:	2301      	movs	r3, #1
 80097ae:	e03d      	b.n	800982c <HAL_TIM_Base_Start_IT+0x94>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	223d      	movs	r2, #61	@ 0x3d
 80097b4:	2102      	movs	r1, #2
 80097b6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	68da      	ldr	r2, [r3, #12]
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2101      	movs	r1, #1
 80097c4:	430a      	orrs	r2, r1
 80097c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4a19      	ldr	r2, [pc, #100]	@ (8009834 <HAL_TIM_Base_Start_IT+0x9c>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d00a      	beq.n	80097e8 <HAL_TIM_Base_Start_IT+0x50>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	2380      	movs	r3, #128	@ 0x80
 80097d8:	05db      	lsls	r3, r3, #23
 80097da:	429a      	cmp	r2, r3
 80097dc:	d004      	beq.n	80097e8 <HAL_TIM_Base_Start_IT+0x50>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	4a15      	ldr	r2, [pc, #84]	@ (8009838 <HAL_TIM_Base_Start_IT+0xa0>)
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d116      	bne.n	8009816 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	4a13      	ldr	r2, [pc, #76]	@ (800983c <HAL_TIM_Base_Start_IT+0xa4>)
 80097f0:	4013      	ands	r3, r2
 80097f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2b06      	cmp	r3, #6
 80097f8:	d016      	beq.n	8009828 <HAL_TIM_Base_Start_IT+0x90>
 80097fa:	68fa      	ldr	r2, [r7, #12]
 80097fc:	2380      	movs	r3, #128	@ 0x80
 80097fe:	025b      	lsls	r3, r3, #9
 8009800:	429a      	cmp	r2, r3
 8009802:	d011      	beq.n	8009828 <HAL_TIM_Base_Start_IT+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	2101      	movs	r1, #1
 8009810:	430a      	orrs	r2, r1
 8009812:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009814:	e008      	b.n	8009828 <HAL_TIM_Base_Start_IT+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2101      	movs	r1, #1
 8009822:	430a      	orrs	r2, r1
 8009824:	601a      	str	r2, [r3, #0]
 8009826:	e000      	b.n	800982a <HAL_TIM_Base_Start_IT+0x92>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009828:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	0018      	movs	r0, r3
 800982e:	46bd      	mov	sp, r7
 8009830:	b004      	add	sp, #16
 8009832:	bd80      	pop	{r7, pc}
 8009834:	40012c00 	.word	0x40012c00
 8009838:	40000400 	.word	0x40000400
 800983c:	00010007 	.word	0x00010007

08009840 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b082      	sub	sp, #8
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d101      	bne.n	8009852 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	e056      	b.n	8009900 <HAL_TIM_OC_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	223d      	movs	r2, #61	@ 0x3d
 8009856:	5c9b      	ldrb	r3, [r3, r2]
 8009858:	b2db      	uxtb	r3, r3
 800985a:	2b00      	cmp	r3, #0
 800985c:	d113      	bne.n	8009886 <HAL_TIM_OC_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	223c      	movs	r2, #60	@ 0x3c
 8009862:	2100      	movs	r1, #0
 8009864:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	0018      	movs	r0, r3
 800986a:	f001 ffbf 	bl	800b7ec <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009872:	2b00      	cmp	r3, #0
 8009874:	d102      	bne.n	800987c <HAL_TIM_OC_Init+0x3c>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	4a23      	ldr	r2, [pc, #140]	@ (8009908 <HAL_TIM_OC_Init+0xc8>)
 800987a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009880:	687a      	ldr	r2, [r7, #4]
 8009882:	0010      	movs	r0, r2
 8009884:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	223d      	movs	r2, #61	@ 0x3d
 800988a:	2102      	movs	r1, #2
 800988c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681a      	ldr	r2, [r3, #0]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	3304      	adds	r3, #4
 8009896:	0019      	movs	r1, r3
 8009898:	0010      	movs	r0, r2
 800989a:	f001 faa9 	bl	800adf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2248      	movs	r2, #72	@ 0x48
 80098a2:	2101      	movs	r1, #1
 80098a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	223e      	movs	r2, #62	@ 0x3e
 80098aa:	2101      	movs	r1, #1
 80098ac:	5499      	strb	r1, [r3, r2]
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	223f      	movs	r2, #63	@ 0x3f
 80098b2:	2101      	movs	r1, #1
 80098b4:	5499      	strb	r1, [r3, r2]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2240      	movs	r2, #64	@ 0x40
 80098ba:	2101      	movs	r1, #1
 80098bc:	5499      	strb	r1, [r3, r2]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2241      	movs	r2, #65	@ 0x41
 80098c2:	2101      	movs	r1, #1
 80098c4:	5499      	strb	r1, [r3, r2]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2242      	movs	r2, #66	@ 0x42
 80098ca:	2101      	movs	r1, #1
 80098cc:	5499      	strb	r1, [r3, r2]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2243      	movs	r2, #67	@ 0x43
 80098d2:	2101      	movs	r1, #1
 80098d4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2244      	movs	r2, #68	@ 0x44
 80098da:	2101      	movs	r1, #1
 80098dc:	5499      	strb	r1, [r3, r2]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2245      	movs	r2, #69	@ 0x45
 80098e2:	2101      	movs	r1, #1
 80098e4:	5499      	strb	r1, [r3, r2]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2246      	movs	r2, #70	@ 0x46
 80098ea:	2101      	movs	r1, #1
 80098ec:	5499      	strb	r1, [r3, r2]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	2247      	movs	r2, #71	@ 0x47
 80098f2:	2101      	movs	r1, #1
 80098f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	223d      	movs	r2, #61	@ 0x3d
 80098fa:	2101      	movs	r1, #1
 80098fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80098fe:	2300      	movs	r3, #0
}
 8009900:	0018      	movs	r0, r3
 8009902:	46bd      	mov	sp, r7
 8009904:	b002      	add	sp, #8
 8009906:	bd80      	pop	{r7, pc}
 8009908:	0800990d 	.word	0x0800990d

0800990c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8009914:	46c0      	nop			@ (mov r8, r8)
 8009916:	46bd      	mov	sp, r7
 8009918:	b002      	add	sp, #8
 800991a:	bd80      	pop	{r7, pc}

0800991c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b084      	sub	sp, #16
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009926:	230f      	movs	r3, #15
 8009928:	18fb      	adds	r3, r7, r3
 800992a:	2200      	movs	r2, #0
 800992c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d108      	bne.n	8009946 <HAL_TIM_OC_Start_IT+0x2a>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	223e      	movs	r2, #62	@ 0x3e
 8009938:	5c9b      	ldrb	r3, [r3, r2]
 800993a:	b2db      	uxtb	r3, r3
 800993c:	3b01      	subs	r3, #1
 800993e:	1e5a      	subs	r2, r3, #1
 8009940:	4193      	sbcs	r3, r2
 8009942:	b2db      	uxtb	r3, r3
 8009944:	e037      	b.n	80099b6 <HAL_TIM_OC_Start_IT+0x9a>
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	2b04      	cmp	r3, #4
 800994a:	d108      	bne.n	800995e <HAL_TIM_OC_Start_IT+0x42>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	223f      	movs	r2, #63	@ 0x3f
 8009950:	5c9b      	ldrb	r3, [r3, r2]
 8009952:	b2db      	uxtb	r3, r3
 8009954:	3b01      	subs	r3, #1
 8009956:	1e5a      	subs	r2, r3, #1
 8009958:	4193      	sbcs	r3, r2
 800995a:	b2db      	uxtb	r3, r3
 800995c:	e02b      	b.n	80099b6 <HAL_TIM_OC_Start_IT+0x9a>
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2b08      	cmp	r3, #8
 8009962:	d108      	bne.n	8009976 <HAL_TIM_OC_Start_IT+0x5a>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2240      	movs	r2, #64	@ 0x40
 8009968:	5c9b      	ldrb	r3, [r3, r2]
 800996a:	b2db      	uxtb	r3, r3
 800996c:	3b01      	subs	r3, #1
 800996e:	1e5a      	subs	r2, r3, #1
 8009970:	4193      	sbcs	r3, r2
 8009972:	b2db      	uxtb	r3, r3
 8009974:	e01f      	b.n	80099b6 <HAL_TIM_OC_Start_IT+0x9a>
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	2b0c      	cmp	r3, #12
 800997a:	d108      	bne.n	800998e <HAL_TIM_OC_Start_IT+0x72>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2241      	movs	r2, #65	@ 0x41
 8009980:	5c9b      	ldrb	r3, [r3, r2]
 8009982:	b2db      	uxtb	r3, r3
 8009984:	3b01      	subs	r3, #1
 8009986:	1e5a      	subs	r2, r3, #1
 8009988:	4193      	sbcs	r3, r2
 800998a:	b2db      	uxtb	r3, r3
 800998c:	e013      	b.n	80099b6 <HAL_TIM_OC_Start_IT+0x9a>
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	2b10      	cmp	r3, #16
 8009992:	d108      	bne.n	80099a6 <HAL_TIM_OC_Start_IT+0x8a>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2242      	movs	r2, #66	@ 0x42
 8009998:	5c9b      	ldrb	r3, [r3, r2]
 800999a:	b2db      	uxtb	r3, r3
 800999c:	3b01      	subs	r3, #1
 800999e:	1e5a      	subs	r2, r3, #1
 80099a0:	4193      	sbcs	r3, r2
 80099a2:	b2db      	uxtb	r3, r3
 80099a4:	e007      	b.n	80099b6 <HAL_TIM_OC_Start_IT+0x9a>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2243      	movs	r2, #67	@ 0x43
 80099aa:	5c9b      	ldrb	r3, [r3, r2]
 80099ac:	b2db      	uxtb	r3, r3
 80099ae:	3b01      	subs	r3, #1
 80099b0:	1e5a      	subs	r2, r3, #1
 80099b2:	4193      	sbcs	r3, r2
 80099b4:	b2db      	uxtb	r3, r3
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d001      	beq.n	80099be <HAL_TIM_OC_Start_IT+0xa2>
  {
    return HAL_ERROR;
 80099ba:	2301      	movs	r3, #1
 80099bc:	e0c4      	b.n	8009b48 <HAL_TIM_OC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80099be:	683b      	ldr	r3, [r7, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d104      	bne.n	80099ce <HAL_TIM_OC_Start_IT+0xb2>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	223e      	movs	r2, #62	@ 0x3e
 80099c8:	2102      	movs	r1, #2
 80099ca:	5499      	strb	r1, [r3, r2]
 80099cc:	e023      	b.n	8009a16 <HAL_TIM_OC_Start_IT+0xfa>
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	2b04      	cmp	r3, #4
 80099d2:	d104      	bne.n	80099de <HAL_TIM_OC_Start_IT+0xc2>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	223f      	movs	r2, #63	@ 0x3f
 80099d8:	2102      	movs	r1, #2
 80099da:	5499      	strb	r1, [r3, r2]
 80099dc:	e01b      	b.n	8009a16 <HAL_TIM_OC_Start_IT+0xfa>
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	2b08      	cmp	r3, #8
 80099e2:	d104      	bne.n	80099ee <HAL_TIM_OC_Start_IT+0xd2>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2240      	movs	r2, #64	@ 0x40
 80099e8:	2102      	movs	r1, #2
 80099ea:	5499      	strb	r1, [r3, r2]
 80099ec:	e013      	b.n	8009a16 <HAL_TIM_OC_Start_IT+0xfa>
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	2b0c      	cmp	r3, #12
 80099f2:	d104      	bne.n	80099fe <HAL_TIM_OC_Start_IT+0xe2>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2241      	movs	r2, #65	@ 0x41
 80099f8:	2102      	movs	r1, #2
 80099fa:	5499      	strb	r1, [r3, r2]
 80099fc:	e00b      	b.n	8009a16 <HAL_TIM_OC_Start_IT+0xfa>
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	2b10      	cmp	r3, #16
 8009a02:	d104      	bne.n	8009a0e <HAL_TIM_OC_Start_IT+0xf2>
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2242      	movs	r2, #66	@ 0x42
 8009a08:	2102      	movs	r1, #2
 8009a0a:	5499      	strb	r1, [r3, r2]
 8009a0c:	e003      	b.n	8009a16 <HAL_TIM_OC_Start_IT+0xfa>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2243      	movs	r2, #67	@ 0x43
 8009a12:	2102      	movs	r1, #2
 8009a14:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	2b0c      	cmp	r3, #12
 8009a1a:	d02a      	beq.n	8009a72 <HAL_TIM_OC_Start_IT+0x156>
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	2b0c      	cmp	r3, #12
 8009a20:	d830      	bhi.n	8009a84 <HAL_TIM_OC_Start_IT+0x168>
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	2b08      	cmp	r3, #8
 8009a26:	d01b      	beq.n	8009a60 <HAL_TIM_OC_Start_IT+0x144>
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	2b08      	cmp	r3, #8
 8009a2c:	d82a      	bhi.n	8009a84 <HAL_TIM_OC_Start_IT+0x168>
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d003      	beq.n	8009a3c <HAL_TIM_OC_Start_IT+0x120>
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	2b04      	cmp	r3, #4
 8009a38:	d009      	beq.n	8009a4e <HAL_TIM_OC_Start_IT+0x132>
 8009a3a:	e023      	b.n	8009a84 <HAL_TIM_OC_Start_IT+0x168>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	68da      	ldr	r2, [r3, #12]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	2102      	movs	r1, #2
 8009a48:	430a      	orrs	r2, r1
 8009a4a:	60da      	str	r2, [r3, #12]
      break;
 8009a4c:	e01f      	b.n	8009a8e <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	68da      	ldr	r2, [r3, #12]
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2104      	movs	r1, #4
 8009a5a:	430a      	orrs	r2, r1
 8009a5c:	60da      	str	r2, [r3, #12]
      break;
 8009a5e:	e016      	b.n	8009a8e <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	68da      	ldr	r2, [r3, #12]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	2108      	movs	r1, #8
 8009a6c:	430a      	orrs	r2, r1
 8009a6e:	60da      	str	r2, [r3, #12]
      break;
 8009a70:	e00d      	b.n	8009a8e <HAL_TIM_OC_Start_IT+0x172>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	68da      	ldr	r2, [r3, #12]
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	2110      	movs	r1, #16
 8009a7e:	430a      	orrs	r2, r1
 8009a80:	60da      	str	r2, [r3, #12]
      break;
 8009a82:	e004      	b.n	8009a8e <HAL_TIM_OC_Start_IT+0x172>
    }

    default:
      status = HAL_ERROR;
 8009a84:	230f      	movs	r3, #15
 8009a86:	18fb      	adds	r3, r7, r3
 8009a88:	2201      	movs	r2, #1
 8009a8a:	701a      	strb	r2, [r3, #0]
      break;
 8009a8c:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8009a8e:	230f      	movs	r3, #15
 8009a90:	18fb      	adds	r3, r7, r3
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d154      	bne.n	8009b42 <HAL_TIM_OC_Start_IT+0x226>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	6839      	ldr	r1, [r7, #0]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	0018      	movs	r0, r3
 8009aa2:	f001 fe7f 	bl	800b7a4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	4a29      	ldr	r2, [pc, #164]	@ (8009b50 <HAL_TIM_OC_Start_IT+0x234>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d009      	beq.n	8009ac4 <HAL_TIM_OC_Start_IT+0x1a8>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a27      	ldr	r2, [pc, #156]	@ (8009b54 <HAL_TIM_OC_Start_IT+0x238>)
 8009ab6:	4293      	cmp	r3, r2
 8009ab8:	d004      	beq.n	8009ac4 <HAL_TIM_OC_Start_IT+0x1a8>
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	4a26      	ldr	r2, [pc, #152]	@ (8009b58 <HAL_TIM_OC_Start_IT+0x23c>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d101      	bne.n	8009ac8 <HAL_TIM_OC_Start_IT+0x1ac>
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	e000      	b.n	8009aca <HAL_TIM_OC_Start_IT+0x1ae>
 8009ac8:	2300      	movs	r3, #0
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d008      	beq.n	8009ae0 <HAL_TIM_OC_Start_IT+0x1c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	2180      	movs	r1, #128	@ 0x80
 8009ada:	0209      	lsls	r1, r1, #8
 8009adc:	430a      	orrs	r2, r1
 8009ade:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4a1a      	ldr	r2, [pc, #104]	@ (8009b50 <HAL_TIM_OC_Start_IT+0x234>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d00a      	beq.n	8009b00 <HAL_TIM_OC_Start_IT+0x1e4>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681a      	ldr	r2, [r3, #0]
 8009aee:	2380      	movs	r3, #128	@ 0x80
 8009af0:	05db      	lsls	r3, r3, #23
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d004      	beq.n	8009b00 <HAL_TIM_OC_Start_IT+0x1e4>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a18      	ldr	r2, [pc, #96]	@ (8009b5c <HAL_TIM_OC_Start_IT+0x240>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d116      	bne.n	8009b2e <HAL_TIM_OC_Start_IT+0x212>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	689b      	ldr	r3, [r3, #8]
 8009b06:	4a16      	ldr	r2, [pc, #88]	@ (8009b60 <HAL_TIM_OC_Start_IT+0x244>)
 8009b08:	4013      	ands	r3, r2
 8009b0a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	2b06      	cmp	r3, #6
 8009b10:	d016      	beq.n	8009b40 <HAL_TIM_OC_Start_IT+0x224>
 8009b12:	68ba      	ldr	r2, [r7, #8]
 8009b14:	2380      	movs	r3, #128	@ 0x80
 8009b16:	025b      	lsls	r3, r3, #9
 8009b18:	429a      	cmp	r2, r3
 8009b1a:	d011      	beq.n	8009b40 <HAL_TIM_OC_Start_IT+0x224>
      {
        __HAL_TIM_ENABLE(htim);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2101      	movs	r1, #1
 8009b28:	430a      	orrs	r2, r1
 8009b2a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b2c:	e008      	b.n	8009b40 <HAL_TIM_OC_Start_IT+0x224>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	681a      	ldr	r2, [r3, #0]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	2101      	movs	r1, #1
 8009b3a:	430a      	orrs	r2, r1
 8009b3c:	601a      	str	r2, [r3, #0]
 8009b3e:	e000      	b.n	8009b42 <HAL_TIM_OC_Start_IT+0x226>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009b40:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8009b42:	230f      	movs	r3, #15
 8009b44:	18fb      	adds	r3, r7, r3
 8009b46:	781b      	ldrb	r3, [r3, #0]
}
 8009b48:	0018      	movs	r0, r3
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	b004      	add	sp, #16
 8009b4e:	bd80      	pop	{r7, pc}
 8009b50:	40012c00 	.word	0x40012c00
 8009b54:	40014400 	.word	0x40014400
 8009b58:	40014800 	.word	0x40014800
 8009b5c:	40000400 	.word	0x40000400
 8009b60:	00010007 	.word	0x00010007

08009b64 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
 8009b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b6e:	230f      	movs	r3, #15
 8009b70:	18fb      	adds	r3, r7, r3
 8009b72:	2200      	movs	r2, #0
 8009b74:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	2b0c      	cmp	r3, #12
 8009b7a:	d02a      	beq.n	8009bd2 <HAL_TIM_OC_Stop_IT+0x6e>
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	2b0c      	cmp	r3, #12
 8009b80:	d830      	bhi.n	8009be4 <HAL_TIM_OC_Stop_IT+0x80>
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	2b08      	cmp	r3, #8
 8009b86:	d01b      	beq.n	8009bc0 <HAL_TIM_OC_Stop_IT+0x5c>
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	2b08      	cmp	r3, #8
 8009b8c:	d82a      	bhi.n	8009be4 <HAL_TIM_OC_Stop_IT+0x80>
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d003      	beq.n	8009b9c <HAL_TIM_OC_Stop_IT+0x38>
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	2b04      	cmp	r3, #4
 8009b98:	d009      	beq.n	8009bae <HAL_TIM_OC_Stop_IT+0x4a>
 8009b9a:	e023      	b.n	8009be4 <HAL_TIM_OC_Stop_IT+0x80>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	68da      	ldr	r2, [r3, #12]
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	2102      	movs	r1, #2
 8009ba8:	438a      	bics	r2, r1
 8009baa:	60da      	str	r2, [r3, #12]
      break;
 8009bac:	e01f      	b.n	8009bee <HAL_TIM_OC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	68da      	ldr	r2, [r3, #12]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2104      	movs	r1, #4
 8009bba:	438a      	bics	r2, r1
 8009bbc:	60da      	str	r2, [r3, #12]
      break;
 8009bbe:	e016      	b.n	8009bee <HAL_TIM_OC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	68da      	ldr	r2, [r3, #12]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	2108      	movs	r1, #8
 8009bcc:	438a      	bics	r2, r1
 8009bce:	60da      	str	r2, [r3, #12]
      break;
 8009bd0:	e00d      	b.n	8009bee <HAL_TIM_OC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	68da      	ldr	r2, [r3, #12]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	2110      	movs	r1, #16
 8009bde:	438a      	bics	r2, r1
 8009be0:	60da      	str	r2, [r3, #12]
      break;
 8009be2:	e004      	b.n	8009bee <HAL_TIM_OC_Stop_IT+0x8a>
    }

    default:
      status = HAL_ERROR;
 8009be4:	230f      	movs	r3, #15
 8009be6:	18fb      	adds	r3, r7, r3
 8009be8:	2201      	movs	r2, #1
 8009bea:	701a      	strb	r2, [r3, #0]
      break;
 8009bec:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8009bee:	230f      	movs	r3, #15
 8009bf0:	18fb      	adds	r3, r7, r3
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d000      	beq.n	8009bfa <HAL_TIM_OC_Stop_IT+0x96>
 8009bf8:	e06e      	b.n	8009cd8 <HAL_TIM_OC_Stop_IT+0x174>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	6839      	ldr	r1, [r7, #0]
 8009c00:	2200      	movs	r2, #0
 8009c02:	0018      	movs	r0, r3
 8009c04:	f001 fdce 	bl	800b7a4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	4a36      	ldr	r2, [pc, #216]	@ (8009ce8 <HAL_TIM_OC_Stop_IT+0x184>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d009      	beq.n	8009c26 <HAL_TIM_OC_Stop_IT+0xc2>
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4a35      	ldr	r2, [pc, #212]	@ (8009cec <HAL_TIM_OC_Stop_IT+0x188>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d004      	beq.n	8009c26 <HAL_TIM_OC_Stop_IT+0xc2>
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	4a33      	ldr	r2, [pc, #204]	@ (8009cf0 <HAL_TIM_OC_Stop_IT+0x18c>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d101      	bne.n	8009c2a <HAL_TIM_OC_Stop_IT+0xc6>
 8009c26:	2301      	movs	r3, #1
 8009c28:	e000      	b.n	8009c2c <HAL_TIM_OC_Stop_IT+0xc8>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d013      	beq.n	8009c58 <HAL_TIM_OC_Stop_IT+0xf4>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	6a1b      	ldr	r3, [r3, #32]
 8009c36:	4a2f      	ldr	r2, [pc, #188]	@ (8009cf4 <HAL_TIM_OC_Stop_IT+0x190>)
 8009c38:	4013      	ands	r3, r2
 8009c3a:	d10d      	bne.n	8009c58 <HAL_TIM_OC_Stop_IT+0xf4>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	6a1b      	ldr	r3, [r3, #32]
 8009c42:	4a2d      	ldr	r2, [pc, #180]	@ (8009cf8 <HAL_TIM_OC_Stop_IT+0x194>)
 8009c44:	4013      	ands	r3, r2
 8009c46:	d107      	bne.n	8009c58 <HAL_TIM_OC_Stop_IT+0xf4>
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	492a      	ldr	r1, [pc, #168]	@ (8009cfc <HAL_TIM_OC_Stop_IT+0x198>)
 8009c54:	400a      	ands	r2, r1
 8009c56:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	6a1b      	ldr	r3, [r3, #32]
 8009c5e:	4a25      	ldr	r2, [pc, #148]	@ (8009cf4 <HAL_TIM_OC_Stop_IT+0x190>)
 8009c60:	4013      	ands	r3, r2
 8009c62:	d10d      	bne.n	8009c80 <HAL_TIM_OC_Stop_IT+0x11c>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	6a1b      	ldr	r3, [r3, #32]
 8009c6a:	4a23      	ldr	r2, [pc, #140]	@ (8009cf8 <HAL_TIM_OC_Stop_IT+0x194>)
 8009c6c:	4013      	ands	r3, r2
 8009c6e:	d107      	bne.n	8009c80 <HAL_TIM_OC_Stop_IT+0x11c>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	2101      	movs	r1, #1
 8009c7c:	438a      	bics	r2, r1
 8009c7e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d104      	bne.n	8009c90 <HAL_TIM_OC_Stop_IT+0x12c>
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	223e      	movs	r2, #62	@ 0x3e
 8009c8a:	2101      	movs	r1, #1
 8009c8c:	5499      	strb	r1, [r3, r2]
 8009c8e:	e023      	b.n	8009cd8 <HAL_TIM_OC_Stop_IT+0x174>
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	2b04      	cmp	r3, #4
 8009c94:	d104      	bne.n	8009ca0 <HAL_TIM_OC_Stop_IT+0x13c>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	223f      	movs	r2, #63	@ 0x3f
 8009c9a:	2101      	movs	r1, #1
 8009c9c:	5499      	strb	r1, [r3, r2]
 8009c9e:	e01b      	b.n	8009cd8 <HAL_TIM_OC_Stop_IT+0x174>
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	2b08      	cmp	r3, #8
 8009ca4:	d104      	bne.n	8009cb0 <HAL_TIM_OC_Stop_IT+0x14c>
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	2240      	movs	r2, #64	@ 0x40
 8009caa:	2101      	movs	r1, #1
 8009cac:	5499      	strb	r1, [r3, r2]
 8009cae:	e013      	b.n	8009cd8 <HAL_TIM_OC_Stop_IT+0x174>
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	2b0c      	cmp	r3, #12
 8009cb4:	d104      	bne.n	8009cc0 <HAL_TIM_OC_Stop_IT+0x15c>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2241      	movs	r2, #65	@ 0x41
 8009cba:	2101      	movs	r1, #1
 8009cbc:	5499      	strb	r1, [r3, r2]
 8009cbe:	e00b      	b.n	8009cd8 <HAL_TIM_OC_Stop_IT+0x174>
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	2b10      	cmp	r3, #16
 8009cc4:	d104      	bne.n	8009cd0 <HAL_TIM_OC_Stop_IT+0x16c>
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2242      	movs	r2, #66	@ 0x42
 8009cca:	2101      	movs	r1, #1
 8009ccc:	5499      	strb	r1, [r3, r2]
 8009cce:	e003      	b.n	8009cd8 <HAL_TIM_OC_Stop_IT+0x174>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2243      	movs	r2, #67	@ 0x43
 8009cd4:	2101      	movs	r1, #1
 8009cd6:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8009cd8:	230f      	movs	r3, #15
 8009cda:	18fb      	adds	r3, r7, r3
 8009cdc:	781b      	ldrb	r3, [r3, #0]
}
 8009cde:	0018      	movs	r0, r3
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	b004      	add	sp, #16
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	46c0      	nop			@ (mov r8, r8)
 8009ce8:	40012c00 	.word	0x40012c00
 8009cec:	40014400 	.word	0x40014400
 8009cf0:	40014800 	.word	0x40014800
 8009cf4:	00001111 	.word	0x00001111
 8009cf8:	00000444 	.word	0x00000444
 8009cfc:	ffff7fff 	.word	0xffff7fff

08009d00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b082      	sub	sp, #8
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d101      	bne.n	8009d12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009d0e:	2301      	movs	r3, #1
 8009d10:	e056      	b.n	8009dc0 <HAL_TIM_PWM_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	223d      	movs	r2, #61	@ 0x3d
 8009d16:	5c9b      	ldrb	r3, [r3, r2]
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d113      	bne.n	8009d46 <HAL_TIM_PWM_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	223c      	movs	r2, #60	@ 0x3c
 8009d22:	2100      	movs	r1, #0
 8009d24:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	0018      	movs	r0, r3
 8009d2a:	f001 fd5f 	bl	800b7ec <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d102      	bne.n	8009d3c <HAL_TIM_PWM_Init+0x3c>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	4a23      	ldr	r2, [pc, #140]	@ (8009dc8 <HAL_TIM_PWM_Init+0xc8>)
 8009d3a:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d40:	687a      	ldr	r2, [r7, #4]
 8009d42:	0010      	movs	r0, r2
 8009d44:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	223d      	movs	r2, #61	@ 0x3d
 8009d4a:	2102      	movs	r1, #2
 8009d4c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681a      	ldr	r2, [r3, #0]
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	3304      	adds	r3, #4
 8009d56:	0019      	movs	r1, r3
 8009d58:	0010      	movs	r0, r2
 8009d5a:	f001 f849 	bl	800adf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2248      	movs	r2, #72	@ 0x48
 8009d62:	2101      	movs	r1, #1
 8009d64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	223e      	movs	r2, #62	@ 0x3e
 8009d6a:	2101      	movs	r1, #1
 8009d6c:	5499      	strb	r1, [r3, r2]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	223f      	movs	r2, #63	@ 0x3f
 8009d72:	2101      	movs	r1, #1
 8009d74:	5499      	strb	r1, [r3, r2]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2240      	movs	r2, #64	@ 0x40
 8009d7a:	2101      	movs	r1, #1
 8009d7c:	5499      	strb	r1, [r3, r2]
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2241      	movs	r2, #65	@ 0x41
 8009d82:	2101      	movs	r1, #1
 8009d84:	5499      	strb	r1, [r3, r2]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2242      	movs	r2, #66	@ 0x42
 8009d8a:	2101      	movs	r1, #1
 8009d8c:	5499      	strb	r1, [r3, r2]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2243      	movs	r2, #67	@ 0x43
 8009d92:	2101      	movs	r1, #1
 8009d94:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2244      	movs	r2, #68	@ 0x44
 8009d9a:	2101      	movs	r1, #1
 8009d9c:	5499      	strb	r1, [r3, r2]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2245      	movs	r2, #69	@ 0x45
 8009da2:	2101      	movs	r1, #1
 8009da4:	5499      	strb	r1, [r3, r2]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2246      	movs	r2, #70	@ 0x46
 8009daa:	2101      	movs	r1, #1
 8009dac:	5499      	strb	r1, [r3, r2]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2247      	movs	r2, #71	@ 0x47
 8009db2:	2101      	movs	r1, #1
 8009db4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	223d      	movs	r2, #61	@ 0x3d
 8009dba:	2101      	movs	r1, #1
 8009dbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009dbe:	2300      	movs	r3, #0
}
 8009dc0:	0018      	movs	r0, r3
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	b002      	add	sp, #8
 8009dc6:	bd80      	pop	{r7, pc}
 8009dc8:	08009dcd 	.word	0x08009dcd

08009dcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b082      	sub	sp, #8
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009dd4:	46c0      	nop			@ (mov r8, r8)
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	b002      	add	sp, #8
 8009dda:	bd80      	pop	{r7, pc}

08009ddc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d108      	bne.n	8009dfe <HAL_TIM_PWM_Start+0x22>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	223e      	movs	r2, #62	@ 0x3e
 8009df0:	5c9b      	ldrb	r3, [r3, r2]
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	3b01      	subs	r3, #1
 8009df6:	1e5a      	subs	r2, r3, #1
 8009df8:	4193      	sbcs	r3, r2
 8009dfa:	b2db      	uxtb	r3, r3
 8009dfc:	e037      	b.n	8009e6e <HAL_TIM_PWM_Start+0x92>
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	2b04      	cmp	r3, #4
 8009e02:	d108      	bne.n	8009e16 <HAL_TIM_PWM_Start+0x3a>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	223f      	movs	r2, #63	@ 0x3f
 8009e08:	5c9b      	ldrb	r3, [r3, r2]
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	1e5a      	subs	r2, r3, #1
 8009e10:	4193      	sbcs	r3, r2
 8009e12:	b2db      	uxtb	r3, r3
 8009e14:	e02b      	b.n	8009e6e <HAL_TIM_PWM_Start+0x92>
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	2b08      	cmp	r3, #8
 8009e1a:	d108      	bne.n	8009e2e <HAL_TIM_PWM_Start+0x52>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2240      	movs	r2, #64	@ 0x40
 8009e20:	5c9b      	ldrb	r3, [r3, r2]
 8009e22:	b2db      	uxtb	r3, r3
 8009e24:	3b01      	subs	r3, #1
 8009e26:	1e5a      	subs	r2, r3, #1
 8009e28:	4193      	sbcs	r3, r2
 8009e2a:	b2db      	uxtb	r3, r3
 8009e2c:	e01f      	b.n	8009e6e <HAL_TIM_PWM_Start+0x92>
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	2b0c      	cmp	r3, #12
 8009e32:	d108      	bne.n	8009e46 <HAL_TIM_PWM_Start+0x6a>
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	2241      	movs	r2, #65	@ 0x41
 8009e38:	5c9b      	ldrb	r3, [r3, r2]
 8009e3a:	b2db      	uxtb	r3, r3
 8009e3c:	3b01      	subs	r3, #1
 8009e3e:	1e5a      	subs	r2, r3, #1
 8009e40:	4193      	sbcs	r3, r2
 8009e42:	b2db      	uxtb	r3, r3
 8009e44:	e013      	b.n	8009e6e <HAL_TIM_PWM_Start+0x92>
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	2b10      	cmp	r3, #16
 8009e4a:	d108      	bne.n	8009e5e <HAL_TIM_PWM_Start+0x82>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2242      	movs	r2, #66	@ 0x42
 8009e50:	5c9b      	ldrb	r3, [r3, r2]
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	3b01      	subs	r3, #1
 8009e56:	1e5a      	subs	r2, r3, #1
 8009e58:	4193      	sbcs	r3, r2
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	e007      	b.n	8009e6e <HAL_TIM_PWM_Start+0x92>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2243      	movs	r2, #67	@ 0x43
 8009e62:	5c9b      	ldrb	r3, [r3, r2]
 8009e64:	b2db      	uxtb	r3, r3
 8009e66:	3b01      	subs	r3, #1
 8009e68:	1e5a      	subs	r2, r3, #1
 8009e6a:	4193      	sbcs	r3, r2
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d001      	beq.n	8009e76 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8009e72:	2301      	movs	r3, #1
 8009e74:	e081      	b.n	8009f7a <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d104      	bne.n	8009e86 <HAL_TIM_PWM_Start+0xaa>
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	223e      	movs	r2, #62	@ 0x3e
 8009e80:	2102      	movs	r1, #2
 8009e82:	5499      	strb	r1, [r3, r2]
 8009e84:	e023      	b.n	8009ece <HAL_TIM_PWM_Start+0xf2>
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	2b04      	cmp	r3, #4
 8009e8a:	d104      	bne.n	8009e96 <HAL_TIM_PWM_Start+0xba>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	223f      	movs	r2, #63	@ 0x3f
 8009e90:	2102      	movs	r1, #2
 8009e92:	5499      	strb	r1, [r3, r2]
 8009e94:	e01b      	b.n	8009ece <HAL_TIM_PWM_Start+0xf2>
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	2b08      	cmp	r3, #8
 8009e9a:	d104      	bne.n	8009ea6 <HAL_TIM_PWM_Start+0xca>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	2240      	movs	r2, #64	@ 0x40
 8009ea0:	2102      	movs	r1, #2
 8009ea2:	5499      	strb	r1, [r3, r2]
 8009ea4:	e013      	b.n	8009ece <HAL_TIM_PWM_Start+0xf2>
 8009ea6:	683b      	ldr	r3, [r7, #0]
 8009ea8:	2b0c      	cmp	r3, #12
 8009eaa:	d104      	bne.n	8009eb6 <HAL_TIM_PWM_Start+0xda>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2241      	movs	r2, #65	@ 0x41
 8009eb0:	2102      	movs	r1, #2
 8009eb2:	5499      	strb	r1, [r3, r2]
 8009eb4:	e00b      	b.n	8009ece <HAL_TIM_PWM_Start+0xf2>
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	2b10      	cmp	r3, #16
 8009eba:	d104      	bne.n	8009ec6 <HAL_TIM_PWM_Start+0xea>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2242      	movs	r2, #66	@ 0x42
 8009ec0:	2102      	movs	r1, #2
 8009ec2:	5499      	strb	r1, [r3, r2]
 8009ec4:	e003      	b.n	8009ece <HAL_TIM_PWM_Start+0xf2>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2243      	movs	r2, #67	@ 0x43
 8009eca:	2102      	movs	r1, #2
 8009ecc:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	6839      	ldr	r1, [r7, #0]
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	0018      	movs	r0, r3
 8009ed8:	f001 fc64 	bl	800b7a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a28      	ldr	r2, [pc, #160]	@ (8009f84 <HAL_TIM_PWM_Start+0x1a8>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d009      	beq.n	8009efa <HAL_TIM_PWM_Start+0x11e>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	4a27      	ldr	r2, [pc, #156]	@ (8009f88 <HAL_TIM_PWM_Start+0x1ac>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d004      	beq.n	8009efa <HAL_TIM_PWM_Start+0x11e>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a25      	ldr	r2, [pc, #148]	@ (8009f8c <HAL_TIM_PWM_Start+0x1b0>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d101      	bne.n	8009efe <HAL_TIM_PWM_Start+0x122>
 8009efa:	2301      	movs	r3, #1
 8009efc:	e000      	b.n	8009f00 <HAL_TIM_PWM_Start+0x124>
 8009efe:	2300      	movs	r3, #0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d008      	beq.n	8009f16 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2180      	movs	r1, #128	@ 0x80
 8009f10:	0209      	lsls	r1, r1, #8
 8009f12:	430a      	orrs	r2, r1
 8009f14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8009f84 <HAL_TIM_PWM_Start+0x1a8>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d00a      	beq.n	8009f36 <HAL_TIM_PWM_Start+0x15a>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	2380      	movs	r3, #128	@ 0x80
 8009f26:	05db      	lsls	r3, r3, #23
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d004      	beq.n	8009f36 <HAL_TIM_PWM_Start+0x15a>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a17      	ldr	r2, [pc, #92]	@ (8009f90 <HAL_TIM_PWM_Start+0x1b4>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d116      	bne.n	8009f64 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	4a15      	ldr	r2, [pc, #84]	@ (8009f94 <HAL_TIM_PWM_Start+0x1b8>)
 8009f3e:	4013      	ands	r3, r2
 8009f40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2b06      	cmp	r3, #6
 8009f46:	d016      	beq.n	8009f76 <HAL_TIM_PWM_Start+0x19a>
 8009f48:	68fa      	ldr	r2, [r7, #12]
 8009f4a:	2380      	movs	r3, #128	@ 0x80
 8009f4c:	025b      	lsls	r3, r3, #9
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d011      	beq.n	8009f76 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	681a      	ldr	r2, [r3, #0]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2101      	movs	r1, #1
 8009f5e:	430a      	orrs	r2, r1
 8009f60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f62:	e008      	b.n	8009f76 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	2101      	movs	r1, #1
 8009f70:	430a      	orrs	r2, r1
 8009f72:	601a      	str	r2, [r3, #0]
 8009f74:	e000      	b.n	8009f78 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f76:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8009f78:	2300      	movs	r3, #0
}
 8009f7a:	0018      	movs	r0, r3
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	b004      	add	sp, #16
 8009f80:	bd80      	pop	{r7, pc}
 8009f82:	46c0      	nop			@ (mov r8, r8)
 8009f84:	40012c00 	.word	0x40012c00
 8009f88:	40014400 	.word	0x40014400
 8009f8c:	40014800 	.word	0x40014800
 8009f90:	40000400 	.word	0x40000400
 8009f94:	00010007 	.word	0x00010007

08009f98 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d101      	bne.n	8009faa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	e056      	b.n	800a058 <HAL_TIM_IC_Init+0xc0>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	223d      	movs	r2, #61	@ 0x3d
 8009fae:	5c9b      	ldrb	r3, [r3, r2]
 8009fb0:	b2db      	uxtb	r3, r3
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d113      	bne.n	8009fde <HAL_TIM_IC_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	223c      	movs	r2, #60	@ 0x3c
 8009fba:	2100      	movs	r1, #0
 8009fbc:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	0018      	movs	r0, r3
 8009fc2:	f001 fc13 	bl	800b7ec <TIM_ResetCallback>

    if (htim->IC_MspInitCallback == NULL)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d102      	bne.n	8009fd4 <HAL_TIM_IC_Init+0x3c>
    {
      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	4a23      	ldr	r2, [pc, #140]	@ (800a060 <HAL_TIM_IC_Init+0xc8>)
 8009fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fd8:	687a      	ldr	r2, [r7, #4]
 8009fda:	0010      	movs	r0, r2
 8009fdc:	4798      	blx	r3
    HAL_TIM_IC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	223d      	movs	r2, #61	@ 0x3d
 8009fe2:	2102      	movs	r1, #2
 8009fe4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681a      	ldr	r2, [r3, #0]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	3304      	adds	r3, #4
 8009fee:	0019      	movs	r1, r3
 8009ff0:	0010      	movs	r0, r2
 8009ff2:	f000 fefd 	bl	800adf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2248      	movs	r2, #72	@ 0x48
 8009ffa:	2101      	movs	r1, #1
 8009ffc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	223e      	movs	r2, #62	@ 0x3e
 800a002:	2101      	movs	r1, #1
 800a004:	5499      	strb	r1, [r3, r2]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	223f      	movs	r2, #63	@ 0x3f
 800a00a:	2101      	movs	r1, #1
 800a00c:	5499      	strb	r1, [r3, r2]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2240      	movs	r2, #64	@ 0x40
 800a012:	2101      	movs	r1, #1
 800a014:	5499      	strb	r1, [r3, r2]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2241      	movs	r2, #65	@ 0x41
 800a01a:	2101      	movs	r1, #1
 800a01c:	5499      	strb	r1, [r3, r2]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2242      	movs	r2, #66	@ 0x42
 800a022:	2101      	movs	r1, #1
 800a024:	5499      	strb	r1, [r3, r2]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2243      	movs	r2, #67	@ 0x43
 800a02a:	2101      	movs	r1, #1
 800a02c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2244      	movs	r2, #68	@ 0x44
 800a032:	2101      	movs	r1, #1
 800a034:	5499      	strb	r1, [r3, r2]
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2245      	movs	r2, #69	@ 0x45
 800a03a:	2101      	movs	r1, #1
 800a03c:	5499      	strb	r1, [r3, r2]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2246      	movs	r2, #70	@ 0x46
 800a042:	2101      	movs	r1, #1
 800a044:	5499      	strb	r1, [r3, r2]
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2247      	movs	r2, #71	@ 0x47
 800a04a:	2101      	movs	r1, #1
 800a04c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	223d      	movs	r2, #61	@ 0x3d
 800a052:	2101      	movs	r1, #1
 800a054:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a056:	2300      	movs	r3, #0
}
 800a058:	0018      	movs	r0, r3
 800a05a:	46bd      	mov	sp, r7
 800a05c:	b002      	add	sp, #8
 800a05e:	bd80      	pop	{r7, pc}
 800a060:	0800a065 	.word	0x0800a065

0800a064 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b082      	sub	sp, #8
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800a06c:	46c0      	nop			@ (mov r8, r8)
 800a06e:	46bd      	mov	sp, r7
 800a070:	b002      	add	sp, #8
 800a072:	bd80      	pop	{r7, pc}

0800a074 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a07e:	230f      	movs	r3, #15
 800a080:	18fb      	adds	r3, r7, r3
 800a082:	2200      	movs	r2, #0
 800a084:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d104      	bne.n	800a096 <HAL_TIM_IC_Start_IT+0x22>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	223e      	movs	r2, #62	@ 0x3e
 800a090:	5c9b      	ldrb	r3, [r3, r2]
 800a092:	b2db      	uxtb	r3, r3
 800a094:	e023      	b.n	800a0de <HAL_TIM_IC_Start_IT+0x6a>
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	2b04      	cmp	r3, #4
 800a09a:	d104      	bne.n	800a0a6 <HAL_TIM_IC_Start_IT+0x32>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	223f      	movs	r2, #63	@ 0x3f
 800a0a0:	5c9b      	ldrb	r3, [r3, r2]
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	e01b      	b.n	800a0de <HAL_TIM_IC_Start_IT+0x6a>
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	2b08      	cmp	r3, #8
 800a0aa:	d104      	bne.n	800a0b6 <HAL_TIM_IC_Start_IT+0x42>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2240      	movs	r2, #64	@ 0x40
 800a0b0:	5c9b      	ldrb	r3, [r3, r2]
 800a0b2:	b2db      	uxtb	r3, r3
 800a0b4:	e013      	b.n	800a0de <HAL_TIM_IC_Start_IT+0x6a>
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	2b0c      	cmp	r3, #12
 800a0ba:	d104      	bne.n	800a0c6 <HAL_TIM_IC_Start_IT+0x52>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2241      	movs	r2, #65	@ 0x41
 800a0c0:	5c9b      	ldrb	r3, [r3, r2]
 800a0c2:	b2db      	uxtb	r3, r3
 800a0c4:	e00b      	b.n	800a0de <HAL_TIM_IC_Start_IT+0x6a>
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	2b10      	cmp	r3, #16
 800a0ca:	d104      	bne.n	800a0d6 <HAL_TIM_IC_Start_IT+0x62>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2242      	movs	r2, #66	@ 0x42
 800a0d0:	5c9b      	ldrb	r3, [r3, r2]
 800a0d2:	b2db      	uxtb	r3, r3
 800a0d4:	e003      	b.n	800a0de <HAL_TIM_IC_Start_IT+0x6a>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2243      	movs	r2, #67	@ 0x43
 800a0da:	5c9b      	ldrb	r3, [r3, r2]
 800a0dc:	b2db      	uxtb	r3, r3
 800a0de:	220e      	movs	r2, #14
 800a0e0:	18ba      	adds	r2, r7, r2
 800a0e2:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d104      	bne.n	800a0f4 <HAL_TIM_IC_Start_IT+0x80>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	2244      	movs	r2, #68	@ 0x44
 800a0ee:	5c9b      	ldrb	r3, [r3, r2]
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	e013      	b.n	800a11c <HAL_TIM_IC_Start_IT+0xa8>
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	2b04      	cmp	r3, #4
 800a0f8:	d104      	bne.n	800a104 <HAL_TIM_IC_Start_IT+0x90>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2245      	movs	r2, #69	@ 0x45
 800a0fe:	5c9b      	ldrb	r3, [r3, r2]
 800a100:	b2db      	uxtb	r3, r3
 800a102:	e00b      	b.n	800a11c <HAL_TIM_IC_Start_IT+0xa8>
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	2b08      	cmp	r3, #8
 800a108:	d104      	bne.n	800a114 <HAL_TIM_IC_Start_IT+0xa0>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2246      	movs	r2, #70	@ 0x46
 800a10e:	5c9b      	ldrb	r3, [r3, r2]
 800a110:	b2db      	uxtb	r3, r3
 800a112:	e003      	b.n	800a11c <HAL_TIM_IC_Start_IT+0xa8>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2247      	movs	r2, #71	@ 0x47
 800a118:	5c9b      	ldrb	r3, [r3, r2]
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	210d      	movs	r1, #13
 800a11e:	187a      	adds	r2, r7, r1
 800a120:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a122:	230e      	movs	r3, #14
 800a124:	18fb      	adds	r3, r7, r3
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d103      	bne.n	800a134 <HAL_TIM_IC_Start_IT+0xc0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a12c:	187b      	adds	r3, r7, r1
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	2b01      	cmp	r3, #1
 800a132:	d001      	beq.n	800a138 <HAL_TIM_IC_Start_IT+0xc4>
  {
    return HAL_ERROR;
 800a134:	2301      	movs	r3, #1
 800a136:	e0c3      	b.n	800a2c0 <HAL_TIM_IC_Start_IT+0x24c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d104      	bne.n	800a148 <HAL_TIM_IC_Start_IT+0xd4>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	223e      	movs	r2, #62	@ 0x3e
 800a142:	2102      	movs	r1, #2
 800a144:	5499      	strb	r1, [r3, r2]
 800a146:	e023      	b.n	800a190 <HAL_TIM_IC_Start_IT+0x11c>
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	2b04      	cmp	r3, #4
 800a14c:	d104      	bne.n	800a158 <HAL_TIM_IC_Start_IT+0xe4>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	223f      	movs	r2, #63	@ 0x3f
 800a152:	2102      	movs	r1, #2
 800a154:	5499      	strb	r1, [r3, r2]
 800a156:	e01b      	b.n	800a190 <HAL_TIM_IC_Start_IT+0x11c>
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	2b08      	cmp	r3, #8
 800a15c:	d104      	bne.n	800a168 <HAL_TIM_IC_Start_IT+0xf4>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2240      	movs	r2, #64	@ 0x40
 800a162:	2102      	movs	r1, #2
 800a164:	5499      	strb	r1, [r3, r2]
 800a166:	e013      	b.n	800a190 <HAL_TIM_IC_Start_IT+0x11c>
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	2b0c      	cmp	r3, #12
 800a16c:	d104      	bne.n	800a178 <HAL_TIM_IC_Start_IT+0x104>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2241      	movs	r2, #65	@ 0x41
 800a172:	2102      	movs	r1, #2
 800a174:	5499      	strb	r1, [r3, r2]
 800a176:	e00b      	b.n	800a190 <HAL_TIM_IC_Start_IT+0x11c>
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	2b10      	cmp	r3, #16
 800a17c:	d104      	bne.n	800a188 <HAL_TIM_IC_Start_IT+0x114>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2242      	movs	r2, #66	@ 0x42
 800a182:	2102      	movs	r1, #2
 800a184:	5499      	strb	r1, [r3, r2]
 800a186:	e003      	b.n	800a190 <HAL_TIM_IC_Start_IT+0x11c>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2243      	movs	r2, #67	@ 0x43
 800a18c:	2102      	movs	r1, #2
 800a18e:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d104      	bne.n	800a1a0 <HAL_TIM_IC_Start_IT+0x12c>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	2244      	movs	r2, #68	@ 0x44
 800a19a:	2102      	movs	r1, #2
 800a19c:	5499      	strb	r1, [r3, r2]
 800a19e:	e013      	b.n	800a1c8 <HAL_TIM_IC_Start_IT+0x154>
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	2b04      	cmp	r3, #4
 800a1a4:	d104      	bne.n	800a1b0 <HAL_TIM_IC_Start_IT+0x13c>
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2245      	movs	r2, #69	@ 0x45
 800a1aa:	2102      	movs	r1, #2
 800a1ac:	5499      	strb	r1, [r3, r2]
 800a1ae:	e00b      	b.n	800a1c8 <HAL_TIM_IC_Start_IT+0x154>
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	2b08      	cmp	r3, #8
 800a1b4:	d104      	bne.n	800a1c0 <HAL_TIM_IC_Start_IT+0x14c>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2246      	movs	r2, #70	@ 0x46
 800a1ba:	2102      	movs	r1, #2
 800a1bc:	5499      	strb	r1, [r3, r2]
 800a1be:	e003      	b.n	800a1c8 <HAL_TIM_IC_Start_IT+0x154>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2247      	movs	r2, #71	@ 0x47
 800a1c4:	2102      	movs	r1, #2
 800a1c6:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	2b0c      	cmp	r3, #12
 800a1cc:	d02a      	beq.n	800a224 <HAL_TIM_IC_Start_IT+0x1b0>
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	2b0c      	cmp	r3, #12
 800a1d2:	d830      	bhi.n	800a236 <HAL_TIM_IC_Start_IT+0x1c2>
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	2b08      	cmp	r3, #8
 800a1d8:	d01b      	beq.n	800a212 <HAL_TIM_IC_Start_IT+0x19e>
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	2b08      	cmp	r3, #8
 800a1de:	d82a      	bhi.n	800a236 <HAL_TIM_IC_Start_IT+0x1c2>
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d003      	beq.n	800a1ee <HAL_TIM_IC_Start_IT+0x17a>
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	2b04      	cmp	r3, #4
 800a1ea:	d009      	beq.n	800a200 <HAL_TIM_IC_Start_IT+0x18c>
 800a1ec:	e023      	b.n	800a236 <HAL_TIM_IC_Start_IT+0x1c2>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	68da      	ldr	r2, [r3, #12]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	2102      	movs	r1, #2
 800a1fa:	430a      	orrs	r2, r1
 800a1fc:	60da      	str	r2, [r3, #12]
      break;
 800a1fe:	e01f      	b.n	800a240 <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	68da      	ldr	r2, [r3, #12]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	2104      	movs	r1, #4
 800a20c:	430a      	orrs	r2, r1
 800a20e:	60da      	str	r2, [r3, #12]
      break;
 800a210:	e016      	b.n	800a240 <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	68da      	ldr	r2, [r3, #12]
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	2108      	movs	r1, #8
 800a21e:	430a      	orrs	r2, r1
 800a220:	60da      	str	r2, [r3, #12]
      break;
 800a222:	e00d      	b.n	800a240 <HAL_TIM_IC_Start_IT+0x1cc>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	68da      	ldr	r2, [r3, #12]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	2110      	movs	r1, #16
 800a230:	430a      	orrs	r2, r1
 800a232:	60da      	str	r2, [r3, #12]
      break;
 800a234:	e004      	b.n	800a240 <HAL_TIM_IC_Start_IT+0x1cc>
    }

    default:
      status = HAL_ERROR;
 800a236:	230f      	movs	r3, #15
 800a238:	18fb      	adds	r3, r7, r3
 800a23a:	2201      	movs	r2, #1
 800a23c:	701a      	strb	r2, [r3, #0]
      break;
 800a23e:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 800a240:	230f      	movs	r3, #15
 800a242:	18fb      	adds	r3, r7, r3
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d137      	bne.n	800a2ba <HAL_TIM_IC_Start_IT+0x246>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	6839      	ldr	r1, [r7, #0]
 800a250:	2201      	movs	r2, #1
 800a252:	0018      	movs	r0, r3
 800a254:	f001 faa6 	bl	800b7a4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4a1a      	ldr	r2, [pc, #104]	@ (800a2c8 <HAL_TIM_IC_Start_IT+0x254>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d00a      	beq.n	800a278 <HAL_TIM_IC_Start_IT+0x204>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681a      	ldr	r2, [r3, #0]
 800a266:	2380      	movs	r3, #128	@ 0x80
 800a268:	05db      	lsls	r3, r3, #23
 800a26a:	429a      	cmp	r2, r3
 800a26c:	d004      	beq.n	800a278 <HAL_TIM_IC_Start_IT+0x204>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a16      	ldr	r2, [pc, #88]	@ (800a2cc <HAL_TIM_IC_Start_IT+0x258>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d116      	bne.n	800a2a6 <HAL_TIM_IC_Start_IT+0x232>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	4a14      	ldr	r2, [pc, #80]	@ (800a2d0 <HAL_TIM_IC_Start_IT+0x25c>)
 800a280:	4013      	ands	r3, r2
 800a282:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	2b06      	cmp	r3, #6
 800a288:	d016      	beq.n	800a2b8 <HAL_TIM_IC_Start_IT+0x244>
 800a28a:	68ba      	ldr	r2, [r7, #8]
 800a28c:	2380      	movs	r3, #128	@ 0x80
 800a28e:	025b      	lsls	r3, r3, #9
 800a290:	429a      	cmp	r2, r3
 800a292:	d011      	beq.n	800a2b8 <HAL_TIM_IC_Start_IT+0x244>
      {
        __HAL_TIM_ENABLE(htim);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	2101      	movs	r1, #1
 800a2a0:	430a      	orrs	r2, r1
 800a2a2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2a4:	e008      	b.n	800a2b8 <HAL_TIM_IC_Start_IT+0x244>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	681a      	ldr	r2, [r3, #0]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2101      	movs	r1, #1
 800a2b2:	430a      	orrs	r2, r1
 800a2b4:	601a      	str	r2, [r3, #0]
 800a2b6:	e000      	b.n	800a2ba <HAL_TIM_IC_Start_IT+0x246>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2b8:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 800a2ba:	230f      	movs	r3, #15
 800a2bc:	18fb      	adds	r3, r7, r3
 800a2be:	781b      	ldrb	r3, [r3, #0]
}
 800a2c0:	0018      	movs	r0, r3
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	b004      	add	sp, #16
 800a2c6:	bd80      	pop	{r7, pc}
 800a2c8:	40012c00 	.word	0x40012c00
 800a2cc:	40000400 	.word	0x40000400
 800a2d0:	00010007 	.word	0x00010007

0800a2d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	68db      	ldr	r3, [r3, #12]
 800a2e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	691b      	ldr	r3, [r3, #16]
 800a2ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	2202      	movs	r2, #2
 800a2f0:	4013      	ands	r3, r2
 800a2f2:	d027      	beq.n	800a344 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2202      	movs	r2, #2
 800a2f8:	4013      	ands	r3, r2
 800a2fa:	d023      	beq.n	800a344 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2203      	movs	r2, #3
 800a302:	4252      	negs	r2, r2
 800a304:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2201      	movs	r2, #1
 800a30a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	2203      	movs	r2, #3
 800a314:	4013      	ands	r3, r2
 800a316:	d006      	beq.n	800a326 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2294      	movs	r2, #148	@ 0x94
 800a31c:	589b      	ldr	r3, [r3, r2]
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	0010      	movs	r0, r2
 800a322:	4798      	blx	r3
 800a324:	e00b      	b.n	800a33e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	229c      	movs	r2, #156	@ 0x9c
 800a32a:	589b      	ldr	r3, [r3, r2]
 800a32c:	687a      	ldr	r2, [r7, #4]
 800a32e:	0010      	movs	r0, r2
 800a330:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	22a0      	movs	r2, #160	@ 0xa0
 800a336:	589b      	ldr	r3, [r3, r2]
 800a338:	687a      	ldr	r2, [r7, #4]
 800a33a:	0010      	movs	r0, r2
 800a33c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2200      	movs	r2, #0
 800a342:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	2204      	movs	r2, #4
 800a348:	4013      	ands	r3, r2
 800a34a:	d028      	beq.n	800a39e <HAL_TIM_IRQHandler+0xca>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	2204      	movs	r2, #4
 800a350:	4013      	ands	r3, r2
 800a352:	d024      	beq.n	800a39e <HAL_TIM_IRQHandler+0xca>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2205      	movs	r2, #5
 800a35a:	4252      	negs	r2, r2
 800a35c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2202      	movs	r2, #2
 800a362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	699a      	ldr	r2, [r3, #24]
 800a36a:	23c0      	movs	r3, #192	@ 0xc0
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4013      	ands	r3, r2
 800a370:	d006      	beq.n	800a380 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2294      	movs	r2, #148	@ 0x94
 800a376:	589b      	ldr	r3, [r3, r2]
 800a378:	687a      	ldr	r2, [r7, #4]
 800a37a:	0010      	movs	r0, r2
 800a37c:	4798      	blx	r3
 800a37e:	e00b      	b.n	800a398 <HAL_TIM_IRQHandler+0xc4>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	229c      	movs	r2, #156	@ 0x9c
 800a384:	589b      	ldr	r3, [r3, r2]
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	0010      	movs	r0, r2
 800a38a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	22a0      	movs	r2, #160	@ 0xa0
 800a390:	589b      	ldr	r3, [r3, r2]
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	0010      	movs	r0, r2
 800a396:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2200      	movs	r2, #0
 800a39c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	2208      	movs	r2, #8
 800a3a2:	4013      	ands	r3, r2
 800a3a4:	d027      	beq.n	800a3f6 <HAL_TIM_IRQHandler+0x122>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	2208      	movs	r2, #8
 800a3aa:	4013      	ands	r3, r2
 800a3ac:	d023      	beq.n	800a3f6 <HAL_TIM_IRQHandler+0x122>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2209      	movs	r2, #9
 800a3b4:	4252      	negs	r2, r2
 800a3b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2204      	movs	r2, #4
 800a3bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	69db      	ldr	r3, [r3, #28]
 800a3c4:	2203      	movs	r2, #3
 800a3c6:	4013      	ands	r3, r2
 800a3c8:	d006      	beq.n	800a3d8 <HAL_TIM_IRQHandler+0x104>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2294      	movs	r2, #148	@ 0x94
 800a3ce:	589b      	ldr	r3, [r3, r2]
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	0010      	movs	r0, r2
 800a3d4:	4798      	blx	r3
 800a3d6:	e00b      	b.n	800a3f0 <HAL_TIM_IRQHandler+0x11c>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	229c      	movs	r2, #156	@ 0x9c
 800a3dc:	589b      	ldr	r3, [r3, r2]
 800a3de:	687a      	ldr	r2, [r7, #4]
 800a3e0:	0010      	movs	r0, r2
 800a3e2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	22a0      	movs	r2, #160	@ 0xa0
 800a3e8:	589b      	ldr	r3, [r3, r2]
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	0010      	movs	r0, r2
 800a3ee:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	2210      	movs	r2, #16
 800a3fa:	4013      	ands	r3, r2
 800a3fc:	d028      	beq.n	800a450 <HAL_TIM_IRQHandler+0x17c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	2210      	movs	r2, #16
 800a402:	4013      	ands	r3, r2
 800a404:	d024      	beq.n	800a450 <HAL_TIM_IRQHandler+0x17c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	2211      	movs	r2, #17
 800a40c:	4252      	negs	r2, r2
 800a40e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2208      	movs	r2, #8
 800a414:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	69da      	ldr	r2, [r3, #28]
 800a41c:	23c0      	movs	r3, #192	@ 0xc0
 800a41e:	009b      	lsls	r3, r3, #2
 800a420:	4013      	ands	r3, r2
 800a422:	d006      	beq.n	800a432 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2294      	movs	r2, #148	@ 0x94
 800a428:	589b      	ldr	r3, [r3, r2]
 800a42a:	687a      	ldr	r2, [r7, #4]
 800a42c:	0010      	movs	r0, r2
 800a42e:	4798      	blx	r3
 800a430:	e00b      	b.n	800a44a <HAL_TIM_IRQHandler+0x176>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	229c      	movs	r2, #156	@ 0x9c
 800a436:	589b      	ldr	r3, [r3, r2]
 800a438:	687a      	ldr	r2, [r7, #4]
 800a43a:	0010      	movs	r0, r2
 800a43c:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	22a0      	movs	r2, #160	@ 0xa0
 800a442:	589b      	ldr	r3, [r3, r2]
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	0010      	movs	r0, r2
 800a448:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2200      	movs	r2, #0
 800a44e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	2201      	movs	r2, #1
 800a454:	4013      	ands	r3, r2
 800a456:	d00e      	beq.n	800a476 <HAL_TIM_IRQHandler+0x1a2>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2201      	movs	r2, #1
 800a45c:	4013      	ands	r3, r2
 800a45e:	d00a      	beq.n	800a476 <HAL_TIM_IRQHandler+0x1a2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	2202      	movs	r2, #2
 800a466:	4252      	negs	r2, r2
 800a468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2284      	movs	r2, #132	@ 0x84
 800a46e:	589b      	ldr	r3, [r3, r2]
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	0010      	movs	r0, r2
 800a474:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	2280      	movs	r2, #128	@ 0x80
 800a47a:	4013      	ands	r3, r2
 800a47c:	d104      	bne.n	800a488 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a47e:	68ba      	ldr	r2, [r7, #8]
 800a480:	2380      	movs	r3, #128	@ 0x80
 800a482:	019b      	lsls	r3, r3, #6
 800a484:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a486:	d00d      	beq.n	800a4a4 <HAL_TIM_IRQHandler+0x1d0>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2280      	movs	r2, #128	@ 0x80
 800a48c:	4013      	ands	r3, r2
 800a48e:	d009      	beq.n	800a4a4 <HAL_TIM_IRQHandler+0x1d0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4a22      	ldr	r2, [pc, #136]	@ (800a520 <HAL_TIM_IRQHandler+0x24c>)
 800a496:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	22b4      	movs	r2, #180	@ 0xb4
 800a49c:	589b      	ldr	r3, [r3, r2]
 800a49e:	687a      	ldr	r2, [r7, #4]
 800a4a0:	0010      	movs	r0, r2
 800a4a2:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a4a4:	68ba      	ldr	r2, [r7, #8]
 800a4a6:	2380      	movs	r3, #128	@ 0x80
 800a4a8:	005b      	lsls	r3, r3, #1
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	d00d      	beq.n	800a4ca <HAL_TIM_IRQHandler+0x1f6>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	2280      	movs	r2, #128	@ 0x80
 800a4b2:	4013      	ands	r3, r2
 800a4b4:	d009      	beq.n	800a4ca <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	4a1a      	ldr	r2, [pc, #104]	@ (800a524 <HAL_TIM_IRQHandler+0x250>)
 800a4bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	22b8      	movs	r2, #184	@ 0xb8
 800a4c2:	589b      	ldr	r3, [r3, r2]
 800a4c4:	687a      	ldr	r2, [r7, #4]
 800a4c6:	0010      	movs	r0, r2
 800a4c8:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	2240      	movs	r2, #64	@ 0x40
 800a4ce:	4013      	ands	r3, r2
 800a4d0:	d00e      	beq.n	800a4f0 <HAL_TIM_IRQHandler+0x21c>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	2240      	movs	r2, #64	@ 0x40
 800a4d6:	4013      	ands	r3, r2
 800a4d8:	d00a      	beq.n	800a4f0 <HAL_TIM_IRQHandler+0x21c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	2241      	movs	r2, #65	@ 0x41
 800a4e0:	4252      	negs	r2, r2
 800a4e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	228c      	movs	r2, #140	@ 0x8c
 800a4e8:	589b      	ldr	r3, [r3, r2]
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	0010      	movs	r0, r2
 800a4ee:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a4f0:	68bb      	ldr	r3, [r7, #8]
 800a4f2:	2220      	movs	r2, #32
 800a4f4:	4013      	ands	r3, r2
 800a4f6:	d00e      	beq.n	800a516 <HAL_TIM_IRQHandler+0x242>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	2220      	movs	r2, #32
 800a4fc:	4013      	ands	r3, r2
 800a4fe:	d00a      	beq.n	800a516 <HAL_TIM_IRQHandler+0x242>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	2221      	movs	r2, #33	@ 0x21
 800a506:	4252      	negs	r2, r2
 800a508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	22ac      	movs	r2, #172	@ 0xac
 800a50e:	589b      	ldr	r3, [r3, r2]
 800a510:	687a      	ldr	r2, [r7, #4]
 800a512:	0010      	movs	r0, r2
 800a514:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a516:	46c0      	nop			@ (mov r8, r8)
 800a518:	46bd      	mov	sp, r7
 800a51a:	b004      	add	sp, #16
 800a51c:	bd80      	pop	{r7, pc}
 800a51e:	46c0      	nop			@ (mov r8, r8)
 800a520:	ffffdf7f 	.word	0xffffdf7f
 800a524:	fffffeff 	.word	0xfffffeff

0800a528 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b086      	sub	sp, #24
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	60b9      	str	r1, [r7, #8]
 800a532:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a534:	2317      	movs	r3, #23
 800a536:	18fb      	adds	r3, r7, r3
 800a538:	2200      	movs	r2, #0
 800a53a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	223c      	movs	r2, #60	@ 0x3c
 800a540:	5c9b      	ldrb	r3, [r3, r2]
 800a542:	2b01      	cmp	r3, #1
 800a544:	d101      	bne.n	800a54a <HAL_TIM_OC_ConfigChannel+0x22>
 800a546:	2302      	movs	r3, #2
 800a548:	e048      	b.n	800a5dc <HAL_TIM_OC_ConfigChannel+0xb4>
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	223c      	movs	r2, #60	@ 0x3c
 800a54e:	2101      	movs	r1, #1
 800a550:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2b14      	cmp	r3, #20
 800a556:	d835      	bhi.n	800a5c4 <HAL_TIM_OC_ConfigChannel+0x9c>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	009a      	lsls	r2, r3, #2
 800a55c:	4b21      	ldr	r3, [pc, #132]	@ (800a5e4 <HAL_TIM_OC_ConfigChannel+0xbc>)
 800a55e:	18d3      	adds	r3, r2, r3
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	68ba      	ldr	r2, [r7, #8]
 800a56a:	0011      	movs	r1, r2
 800a56c:	0018      	movs	r0, r3
 800a56e:	f000 fcc3 	bl	800aef8 <TIM_OC1_SetConfig>
      break;
 800a572:	e02c      	b.n	800a5ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	68ba      	ldr	r2, [r7, #8]
 800a57a:	0011      	movs	r1, r2
 800a57c:	0018      	movs	r0, r3
 800a57e:	f000 fd3b 	bl	800aff8 <TIM_OC2_SetConfig>
      break;
 800a582:	e024      	b.n	800a5ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	68ba      	ldr	r2, [r7, #8]
 800a58a:	0011      	movs	r1, r2
 800a58c:	0018      	movs	r0, r3
 800a58e:	f000 fdb1 	bl	800b0f4 <TIM_OC3_SetConfig>
      break;
 800a592:	e01c      	b.n	800a5ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	68ba      	ldr	r2, [r7, #8]
 800a59a:	0011      	movs	r1, r2
 800a59c:	0018      	movs	r0, r3
 800a59e:	f000 fe2b 	bl	800b1f8 <TIM_OC4_SetConfig>
      break;
 800a5a2:	e014      	b.n	800a5ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	68ba      	ldr	r2, [r7, #8]
 800a5aa:	0011      	movs	r1, r2
 800a5ac:	0018      	movs	r0, r3
 800a5ae:	f000 fe87 	bl	800b2c0 <TIM_OC5_SetConfig>
      break;
 800a5b2:	e00c      	b.n	800a5ce <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	68ba      	ldr	r2, [r7, #8]
 800a5ba:	0011      	movs	r1, r2
 800a5bc:	0018      	movs	r0, r3
 800a5be:	f000 fed9 	bl	800b374 <TIM_OC6_SetConfig>
      break;
 800a5c2:	e004      	b.n	800a5ce <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800a5c4:	2317      	movs	r3, #23
 800a5c6:	18fb      	adds	r3, r7, r3
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	701a      	strb	r2, [r3, #0]
      break;
 800a5cc:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	223c      	movs	r2, #60	@ 0x3c
 800a5d2:	2100      	movs	r1, #0
 800a5d4:	5499      	strb	r1, [r3, r2]

  return status;
 800a5d6:	2317      	movs	r3, #23
 800a5d8:	18fb      	adds	r3, r7, r3
 800a5da:	781b      	ldrb	r3, [r3, #0]
}
 800a5dc:	0018      	movs	r0, r3
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	b006      	add	sp, #24
 800a5e2:	bd80      	pop	{r7, pc}
 800a5e4:	0800dce4 	.word	0x0800dce4

0800a5e8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b086      	sub	sp, #24
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	60f8      	str	r0, [r7, #12]
 800a5f0:	60b9      	str	r1, [r7, #8]
 800a5f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5f4:	2317      	movs	r3, #23
 800a5f6:	18fb      	adds	r3, r7, r3
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	223c      	movs	r2, #60	@ 0x3c
 800a600:	5c9b      	ldrb	r3, [r3, r2]
 800a602:	2b01      	cmp	r3, #1
 800a604:	d101      	bne.n	800a60a <HAL_TIM_IC_ConfigChannel+0x22>
 800a606:	2302      	movs	r3, #2
 800a608:	e08c      	b.n	800a724 <HAL_TIM_IC_ConfigChannel+0x13c>
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	223c      	movs	r2, #60	@ 0x3c
 800a60e:	2101      	movs	r1, #1
 800a610:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d11b      	bne.n	800a650 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a61c:	68bb      	ldr	r3, [r7, #8]
 800a61e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800a628:	f000 ff02 	bl	800b430 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	699a      	ldr	r2, [r3, #24]
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	210c      	movs	r1, #12
 800a638:	438a      	bics	r2, r1
 800a63a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	6999      	ldr	r1, [r3, #24]
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	689a      	ldr	r2, [r3, #8]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	430a      	orrs	r2, r1
 800a64c:	619a      	str	r2, [r3, #24]
 800a64e:	e062      	b.n	800a716 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2b04      	cmp	r3, #4
 800a654:	d11c      	bne.n	800a690 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800a666:	f000 ff67 	bl	800b538 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	699a      	ldr	r2, [r3, #24]
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	492d      	ldr	r1, [pc, #180]	@ (800a72c <HAL_TIM_IC_ConfigChannel+0x144>)
 800a676:	400a      	ands	r2, r1
 800a678:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	6999      	ldr	r1, [r3, #24]
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	689b      	ldr	r3, [r3, #8]
 800a684:	021a      	lsls	r2, r3, #8
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	430a      	orrs	r2, r1
 800a68c:	619a      	str	r2, [r3, #24]
 800a68e:	e042      	b.n	800a716 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2b08      	cmp	r3, #8
 800a694:	d11b      	bne.n	800a6ce <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a6a2:	68bb      	ldr	r3, [r7, #8]
 800a6a4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800a6a6:	f000 ffbb 	bl	800b620 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	69da      	ldr	r2, [r3, #28]
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	210c      	movs	r1, #12
 800a6b6:	438a      	bics	r2, r1
 800a6b8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	69d9      	ldr	r1, [r3, #28]
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	689a      	ldr	r2, [r3, #8]
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	430a      	orrs	r2, r1
 800a6ca:	61da      	str	r2, [r3, #28]
 800a6cc:	e023      	b.n	800a716 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2b0c      	cmp	r3, #12
 800a6d2:	d11c      	bne.n	800a70e <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a6e0:	68bb      	ldr	r3, [r7, #8]
 800a6e2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800a6e4:	f000 ffdc 	bl	800b6a0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	69da      	ldr	r2, [r3, #28]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	490e      	ldr	r1, [pc, #56]	@ (800a72c <HAL_TIM_IC_ConfigChannel+0x144>)
 800a6f4:	400a      	ands	r2, r1
 800a6f6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	69d9      	ldr	r1, [r3, #28]
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	689b      	ldr	r3, [r3, #8]
 800a702:	021a      	lsls	r2, r3, #8
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	430a      	orrs	r2, r1
 800a70a:	61da      	str	r2, [r3, #28]
 800a70c:	e003      	b.n	800a716 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800a70e:	2317      	movs	r3, #23
 800a710:	18fb      	adds	r3, r7, r3
 800a712:	2201      	movs	r2, #1
 800a714:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	223c      	movs	r2, #60	@ 0x3c
 800a71a:	2100      	movs	r1, #0
 800a71c:	5499      	strb	r1, [r3, r2]

  return status;
 800a71e:	2317      	movs	r3, #23
 800a720:	18fb      	adds	r3, r7, r3
 800a722:	781b      	ldrb	r3, [r3, #0]
}
 800a724:	0018      	movs	r0, r3
 800a726:	46bd      	mov	sp, r7
 800a728:	b006      	add	sp, #24
 800a72a:	bd80      	pop	{r7, pc}
 800a72c:	fffff3ff 	.word	0xfffff3ff

0800a730 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b086      	sub	sp, #24
 800a734:	af00      	add	r7, sp, #0
 800a736:	60f8      	str	r0, [r7, #12]
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a73c:	2317      	movs	r3, #23
 800a73e:	18fb      	adds	r3, r7, r3
 800a740:	2200      	movs	r2, #0
 800a742:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	223c      	movs	r2, #60	@ 0x3c
 800a748:	5c9b      	ldrb	r3, [r3, r2]
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d101      	bne.n	800a752 <HAL_TIM_PWM_ConfigChannel+0x22>
 800a74e:	2302      	movs	r3, #2
 800a750:	e0e5      	b.n	800a91e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	223c      	movs	r2, #60	@ 0x3c
 800a756:	2101      	movs	r1, #1
 800a758:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	2b14      	cmp	r3, #20
 800a75e:	d900      	bls.n	800a762 <HAL_TIM_PWM_ConfigChannel+0x32>
 800a760:	e0d1      	b.n	800a906 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	009a      	lsls	r2, r3, #2
 800a766:	4b70      	ldr	r3, [pc, #448]	@ (800a928 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800a768:	18d3      	adds	r3, r2, r3
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	68ba      	ldr	r2, [r7, #8]
 800a774:	0011      	movs	r1, r2
 800a776:	0018      	movs	r0, r3
 800a778:	f000 fbbe 	bl	800aef8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	699a      	ldr	r2, [r3, #24]
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	2108      	movs	r1, #8
 800a788:	430a      	orrs	r2, r1
 800a78a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	699a      	ldr	r2, [r3, #24]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	2104      	movs	r1, #4
 800a798:	438a      	bics	r2, r1
 800a79a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	6999      	ldr	r1, [r3, #24]
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	691a      	ldr	r2, [r3, #16]
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	430a      	orrs	r2, r1
 800a7ac:	619a      	str	r2, [r3, #24]
      break;
 800a7ae:	e0af      	b.n	800a910 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	68ba      	ldr	r2, [r7, #8]
 800a7b6:	0011      	movs	r1, r2
 800a7b8:	0018      	movs	r0, r3
 800a7ba:	f000 fc1d 	bl	800aff8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	699a      	ldr	r2, [r3, #24]
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	2180      	movs	r1, #128	@ 0x80
 800a7ca:	0109      	lsls	r1, r1, #4
 800a7cc:	430a      	orrs	r2, r1
 800a7ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	699a      	ldr	r2, [r3, #24]
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	4954      	ldr	r1, [pc, #336]	@ (800a92c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a7dc:	400a      	ands	r2, r1
 800a7de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	6999      	ldr	r1, [r3, #24]
 800a7e6:	68bb      	ldr	r3, [r7, #8]
 800a7e8:	691b      	ldr	r3, [r3, #16]
 800a7ea:	021a      	lsls	r2, r3, #8
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	430a      	orrs	r2, r1
 800a7f2:	619a      	str	r2, [r3, #24]
      break;
 800a7f4:	e08c      	b.n	800a910 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	68ba      	ldr	r2, [r7, #8]
 800a7fc:	0011      	movs	r1, r2
 800a7fe:	0018      	movs	r0, r3
 800a800:	f000 fc78 	bl	800b0f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	69da      	ldr	r2, [r3, #28]
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	2108      	movs	r1, #8
 800a810:	430a      	orrs	r2, r1
 800a812:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	69da      	ldr	r2, [r3, #28]
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	2104      	movs	r1, #4
 800a820:	438a      	bics	r2, r1
 800a822:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	69d9      	ldr	r1, [r3, #28]
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	691a      	ldr	r2, [r3, #16]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	430a      	orrs	r2, r1
 800a834:	61da      	str	r2, [r3, #28]
      break;
 800a836:	e06b      	b.n	800a910 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	68ba      	ldr	r2, [r7, #8]
 800a83e:	0011      	movs	r1, r2
 800a840:	0018      	movs	r0, r3
 800a842:	f000 fcd9 	bl	800b1f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	69da      	ldr	r2, [r3, #28]
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2180      	movs	r1, #128	@ 0x80
 800a852:	0109      	lsls	r1, r1, #4
 800a854:	430a      	orrs	r2, r1
 800a856:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	69da      	ldr	r2, [r3, #28]
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	4932      	ldr	r1, [pc, #200]	@ (800a92c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a864:	400a      	ands	r2, r1
 800a866:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	69d9      	ldr	r1, [r3, #28]
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	021a      	lsls	r2, r3, #8
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	430a      	orrs	r2, r1
 800a87a:	61da      	str	r2, [r3, #28]
      break;
 800a87c:	e048      	b.n	800a910 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	68ba      	ldr	r2, [r7, #8]
 800a884:	0011      	movs	r1, r2
 800a886:	0018      	movs	r0, r3
 800a888:	f000 fd1a 	bl	800b2c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2108      	movs	r1, #8
 800a898:	430a      	orrs	r2, r1
 800a89a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	2104      	movs	r1, #4
 800a8a8:	438a      	bics	r2, r1
 800a8aa:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	691a      	ldr	r2, [r3, #16]
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	430a      	orrs	r2, r1
 800a8bc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a8be:	e027      	b.n	800a910 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	68ba      	ldr	r2, [r7, #8]
 800a8c6:	0011      	movs	r1, r2
 800a8c8:	0018      	movs	r0, r3
 800a8ca:	f000 fd53 	bl	800b374 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	2180      	movs	r1, #128	@ 0x80
 800a8da:	0109      	lsls	r1, r1, #4
 800a8dc:	430a      	orrs	r2, r1
 800a8de:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	4910      	ldr	r1, [pc, #64]	@ (800a92c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a8ec:	400a      	ands	r2, r1
 800a8ee:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	691b      	ldr	r3, [r3, #16]
 800a8fa:	021a      	lsls	r2, r3, #8
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	430a      	orrs	r2, r1
 800a902:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a904:	e004      	b.n	800a910 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800a906:	2317      	movs	r3, #23
 800a908:	18fb      	adds	r3, r7, r3
 800a90a:	2201      	movs	r2, #1
 800a90c:	701a      	strb	r2, [r3, #0]
      break;
 800a90e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	223c      	movs	r2, #60	@ 0x3c
 800a914:	2100      	movs	r1, #0
 800a916:	5499      	strb	r1, [r3, r2]

  return status;
 800a918:	2317      	movs	r3, #23
 800a91a:	18fb      	adds	r3, r7, r3
 800a91c:	781b      	ldrb	r3, [r3, #0]
}
 800a91e:	0018      	movs	r0, r3
 800a920:	46bd      	mov	sp, r7
 800a922:	b006      	add	sp, #24
 800a924:	bd80      	pop	{r7, pc}
 800a926:	46c0      	nop			@ (mov r8, r8)
 800a928:	0800dd38 	.word	0x0800dd38
 800a92c:	fffffbff 	.word	0xfffffbff

0800a930 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b084      	sub	sp, #16
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a93a:	230f      	movs	r3, #15
 800a93c:	18fb      	adds	r3, r7, r3
 800a93e:	2200      	movs	r2, #0
 800a940:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	223c      	movs	r2, #60	@ 0x3c
 800a946:	5c9b      	ldrb	r3, [r3, r2]
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d101      	bne.n	800a950 <HAL_TIM_ConfigClockSource+0x20>
 800a94c:	2302      	movs	r3, #2
 800a94e:	e0bc      	b.n	800aaca <HAL_TIM_ConfigClockSource+0x19a>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	223c      	movs	r2, #60	@ 0x3c
 800a954:	2101      	movs	r1, #1
 800a956:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	223d      	movs	r2, #61	@ 0x3d
 800a95c:	2102      	movs	r1, #2
 800a95e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a968:	68bb      	ldr	r3, [r7, #8]
 800a96a:	4a5a      	ldr	r2, [pc, #360]	@ (800aad4 <HAL_TIM_ConfigClockSource+0x1a4>)
 800a96c:	4013      	ands	r3, r2
 800a96e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	4a59      	ldr	r2, [pc, #356]	@ (800aad8 <HAL_TIM_ConfigClockSource+0x1a8>)
 800a974:	4013      	ands	r3, r2
 800a976:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	68ba      	ldr	r2, [r7, #8]
 800a97e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	2280      	movs	r2, #128	@ 0x80
 800a986:	0192      	lsls	r2, r2, #6
 800a988:	4293      	cmp	r3, r2
 800a98a:	d040      	beq.n	800aa0e <HAL_TIM_ConfigClockSource+0xde>
 800a98c:	2280      	movs	r2, #128	@ 0x80
 800a98e:	0192      	lsls	r2, r2, #6
 800a990:	4293      	cmp	r3, r2
 800a992:	d900      	bls.n	800a996 <HAL_TIM_ConfigClockSource+0x66>
 800a994:	e088      	b.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
 800a996:	2280      	movs	r2, #128	@ 0x80
 800a998:	0152      	lsls	r2, r2, #5
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d100      	bne.n	800a9a0 <HAL_TIM_ConfigClockSource+0x70>
 800a99e:	e088      	b.n	800aab2 <HAL_TIM_ConfigClockSource+0x182>
 800a9a0:	2280      	movs	r2, #128	@ 0x80
 800a9a2:	0152      	lsls	r2, r2, #5
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	d900      	bls.n	800a9aa <HAL_TIM_ConfigClockSource+0x7a>
 800a9a8:	e07e      	b.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
 800a9aa:	2b70      	cmp	r3, #112	@ 0x70
 800a9ac:	d018      	beq.n	800a9e0 <HAL_TIM_ConfigClockSource+0xb0>
 800a9ae:	d900      	bls.n	800a9b2 <HAL_TIM_ConfigClockSource+0x82>
 800a9b0:	e07a      	b.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
 800a9b2:	2b60      	cmp	r3, #96	@ 0x60
 800a9b4:	d04f      	beq.n	800aa56 <HAL_TIM_ConfigClockSource+0x126>
 800a9b6:	d900      	bls.n	800a9ba <HAL_TIM_ConfigClockSource+0x8a>
 800a9b8:	e076      	b.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
 800a9ba:	2b50      	cmp	r3, #80	@ 0x50
 800a9bc:	d03b      	beq.n	800aa36 <HAL_TIM_ConfigClockSource+0x106>
 800a9be:	d900      	bls.n	800a9c2 <HAL_TIM_ConfigClockSource+0x92>
 800a9c0:	e072      	b.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
 800a9c2:	2b40      	cmp	r3, #64	@ 0x40
 800a9c4:	d057      	beq.n	800aa76 <HAL_TIM_ConfigClockSource+0x146>
 800a9c6:	d900      	bls.n	800a9ca <HAL_TIM_ConfigClockSource+0x9a>
 800a9c8:	e06e      	b.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
 800a9ca:	2b30      	cmp	r3, #48	@ 0x30
 800a9cc:	d063      	beq.n	800aa96 <HAL_TIM_ConfigClockSource+0x166>
 800a9ce:	d86b      	bhi.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
 800a9d0:	2b20      	cmp	r3, #32
 800a9d2:	d060      	beq.n	800aa96 <HAL_TIM_ConfigClockSource+0x166>
 800a9d4:	d868      	bhi.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d05d      	beq.n	800aa96 <HAL_TIM_ConfigClockSource+0x166>
 800a9da:	2b10      	cmp	r3, #16
 800a9dc:	d05b      	beq.n	800aa96 <HAL_TIM_ConfigClockSource+0x166>
 800a9de:	e063      	b.n	800aaa8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a9ec:	683b      	ldr	r3, [r7, #0]
 800a9ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a9f0:	f000 feb8 	bl	800b764 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	2277      	movs	r2, #119	@ 0x77
 800aa00:	4313      	orrs	r3, r2
 800aa02:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	68ba      	ldr	r2, [r7, #8]
 800aa0a:	609a      	str	r2, [r3, #8]
      break;
 800aa0c:	e052      	b.n	800aab4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aa1e:	f000 fea1 	bl	800b764 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	689a      	ldr	r2, [r3, #8]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	2180      	movs	r1, #128	@ 0x80
 800aa2e:	01c9      	lsls	r1, r1, #7
 800aa30:	430a      	orrs	r2, r1
 800aa32:	609a      	str	r2, [r3, #8]
      break;
 800aa34:	e03e      	b.n	800aab4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa42:	001a      	movs	r2, r3
 800aa44:	f000 fd4a 	bl	800b4dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	2150      	movs	r1, #80	@ 0x50
 800aa4e:	0018      	movs	r0, r3
 800aa50:	f000 fe6c 	bl	800b72c <TIM_ITRx_SetConfig>
      break;
 800aa54:	e02e      	b.n	800aab4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800aa62:	001a      	movs	r2, r3
 800aa64:	f000 fdaa 	bl	800b5bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2160      	movs	r1, #96	@ 0x60
 800aa6e:	0018      	movs	r0, r3
 800aa70:	f000 fe5c 	bl	800b72c <TIM_ITRx_SetConfig>
      break;
 800aa74:	e01e      	b.n	800aab4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa82:	001a      	movs	r2, r3
 800aa84:	f000 fd2a 	bl	800b4dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	2140      	movs	r1, #64	@ 0x40
 800aa8e:	0018      	movs	r0, r3
 800aa90:	f000 fe4c 	bl	800b72c <TIM_ITRx_SetConfig>
      break;
 800aa94:	e00e      	b.n	800aab4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	0019      	movs	r1, r3
 800aaa0:	0010      	movs	r0, r2
 800aaa2:	f000 fe43 	bl	800b72c <TIM_ITRx_SetConfig>
      break;
 800aaa6:	e005      	b.n	800aab4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800aaa8:	230f      	movs	r3, #15
 800aaaa:	18fb      	adds	r3, r7, r3
 800aaac:	2201      	movs	r2, #1
 800aaae:	701a      	strb	r2, [r3, #0]
      break;
 800aab0:	e000      	b.n	800aab4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800aab2:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	223d      	movs	r2, #61	@ 0x3d
 800aab8:	2101      	movs	r1, #1
 800aaba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	223c      	movs	r2, #60	@ 0x3c
 800aac0:	2100      	movs	r1, #0
 800aac2:	5499      	strb	r1, [r3, r2]

  return status;
 800aac4:	230f      	movs	r3, #15
 800aac6:	18fb      	adds	r3, r7, r3
 800aac8:	781b      	ldrb	r3, [r3, #0]
}
 800aaca:	0018      	movs	r0, r3
 800aacc:	46bd      	mov	sp, r7
 800aace:	b004      	add	sp, #16
 800aad0:	bd80      	pop	{r7, pc}
 800aad2:	46c0      	nop			@ (mov r8, r8)
 800aad4:	ffceff88 	.word	0xffceff88
 800aad8:	ffff00ff 	.word	0xffff00ff

0800aadc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800aae6:	2300      	movs	r3, #0
 800aae8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	2b0c      	cmp	r3, #12
 800aaee:	d01e      	beq.n	800ab2e <HAL_TIM_ReadCapturedValue+0x52>
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	2b0c      	cmp	r3, #12
 800aaf4:	d820      	bhi.n	800ab38 <HAL_TIM_ReadCapturedValue+0x5c>
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	2b08      	cmp	r3, #8
 800aafa:	d013      	beq.n	800ab24 <HAL_TIM_ReadCapturedValue+0x48>
 800aafc:	683b      	ldr	r3, [r7, #0]
 800aafe:	2b08      	cmp	r3, #8
 800ab00:	d81a      	bhi.n	800ab38 <HAL_TIM_ReadCapturedValue+0x5c>
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d003      	beq.n	800ab10 <HAL_TIM_ReadCapturedValue+0x34>
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	2b04      	cmp	r3, #4
 800ab0c:	d005      	beq.n	800ab1a <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 800ab0e:	e013      	b.n	800ab38 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab16:	60fb      	str	r3, [r7, #12]
      break;
 800ab18:	e00f      	b.n	800ab3a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab20:	60fb      	str	r3, [r7, #12]
      break;
 800ab22:	e00a      	b.n	800ab3a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab2a:	60fb      	str	r3, [r7, #12]
      break;
 800ab2c:	e005      	b.n	800ab3a <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab34:	60fb      	str	r3, [r7, #12]
      break;
 800ab36:	e000      	b.n	800ab3a <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 800ab38:	46c0      	nop			@ (mov r8, r8)
  }

  return tmpreg;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
}
 800ab3c:	0018      	movs	r0, r3
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	b004      	add	sp, #16
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b082      	sub	sp, #8
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ab4c:	46c0      	nop			@ (mov r8, r8)
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	b002      	add	sp, #8
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800ab5c:	46c0      	nop			@ (mov r8, r8)
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	b002      	add	sp, #8
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b082      	sub	sp, #8
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab6c:	46c0      	nop			@ (mov r8, r8)
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	b002      	add	sp, #8
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab7c:	46c0      	nop			@ (mov r8, r8)
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	b002      	add	sp, #8
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800ab8c:	46c0      	nop			@ (mov r8, r8)
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	b002      	add	sp, #8
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b082      	sub	sp, #8
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab9c:	46c0      	nop			@ (mov r8, r8)
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	b002      	add	sp, #8
 800aba2:	bd80      	pop	{r7, pc}

0800aba4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b082      	sub	sp, #8
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800abac:	46c0      	nop			@ (mov r8, r8)
 800abae:	46bd      	mov	sp, r7
 800abb0:	b002      	add	sp, #8
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b082      	sub	sp, #8
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800abbc:	46c0      	nop			@ (mov r8, r8)
 800abbe:	46bd      	mov	sp, r7
 800abc0:	b002      	add	sp, #8
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800abcc:	46c0      	nop			@ (mov r8, r8)
 800abce:	46bd      	mov	sp, r7
 800abd0:	b002      	add	sp, #8
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b082      	sub	sp, #8
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800abdc:	46c0      	nop			@ (mov r8, r8)
 800abde:	46bd      	mov	sp, r7
 800abe0:	b002      	add	sp, #8
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b086      	sub	sp, #24
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	607a      	str	r2, [r7, #4]
 800abee:	230b      	movs	r3, #11
 800abf0:	18fb      	adds	r3, r7, r3
 800abf2:	1c0a      	adds	r2, r1, #0
 800abf4:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800abf6:	2317      	movs	r3, #23
 800abf8:	18fb      	adds	r3, r7, r3
 800abfa:	2200      	movs	r2, #0
 800abfc:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d101      	bne.n	800ac08 <HAL_TIM_RegisterCallback+0x24>
  {
    return HAL_ERROR;
 800ac04:	2301      	movs	r3, #1
 800ac06:	e0ea      	b.n	800adde <HAL_TIM_RegisterCallback+0x1fa>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	223d      	movs	r2, #61	@ 0x3d
 800ac0c:	5c9b      	ldrb	r3, [r3, r2]
 800ac0e:	b2db      	uxtb	r3, r3
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	d000      	beq.n	800ac16 <HAL_TIM_RegisterCallback+0x32>
 800ac14:	e08e      	b.n	800ad34 <HAL_TIM_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800ac16:	230b      	movs	r3, #11
 800ac18:	18fb      	adds	r3, r7, r3
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	2b1b      	cmp	r3, #27
 800ac1e:	d900      	bls.n	800ac22 <HAL_TIM_RegisterCallback+0x3e>
 800ac20:	e083      	b.n	800ad2a <HAL_TIM_RegisterCallback+0x146>
 800ac22:	009a      	lsls	r2, r3, #2
 800ac24:	4b70      	ldr	r3, [pc, #448]	@ (800ade8 <HAL_TIM_RegisterCallback+0x204>)
 800ac26:	18d3      	adds	r3, r2, r3
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	687a      	ldr	r2, [r7, #4]
 800ac30:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800ac32:	e0d1      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	687a      	ldr	r2, [r7, #4]
 800ac38:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800ac3a:	e0cd      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800ac42:	e0c9      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	687a      	ldr	r2, [r7, #4]
 800ac48:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800ac4a:	e0c5      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	687a      	ldr	r2, [r7, #4]
 800ac50:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800ac52:	e0c1      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800ac5a:	e0bd      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	687a      	ldr	r2, [r7, #4]
 800ac60:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800ac62:	e0b9      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800ac6a:	e0b5      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	687a      	ldr	r2, [r7, #4]
 800ac70:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800ac72:	e0b1      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	687a      	ldr	r2, [r7, #4]
 800ac78:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800ac7a:	e0ad      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	687a      	ldr	r2, [r7, #4]
 800ac80:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800ac82:	e0a9      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800ac8a:	e0a5      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	687a      	ldr	r2, [r7, #4]
 800ac90:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800ac92:	e0a1      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	2180      	movs	r1, #128	@ 0x80
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	505a      	str	r2, [r3, r1]
        break;
 800ac9c:	e09c      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2184      	movs	r1, #132	@ 0x84
 800aca2:	687a      	ldr	r2, [r7, #4]
 800aca4:	505a      	str	r2, [r3, r1]
        break;
 800aca6:	e097      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2188      	movs	r1, #136	@ 0x88
 800acac:	687a      	ldr	r2, [r7, #4]
 800acae:	505a      	str	r2, [r3, r1]
        break;
 800acb0:	e092      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	218c      	movs	r1, #140	@ 0x8c
 800acb6:	687a      	ldr	r2, [r7, #4]
 800acb8:	505a      	str	r2, [r3, r1]
        break;
 800acba:	e08d      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2190      	movs	r1, #144	@ 0x90
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	505a      	str	r2, [r3, r1]
        break;
 800acc4:	e088      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	2194      	movs	r1, #148	@ 0x94
 800acca:	687a      	ldr	r2, [r7, #4]
 800accc:	505a      	str	r2, [r3, r1]
        break;
 800acce:	e083      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	2198      	movs	r1, #152	@ 0x98
 800acd4:	687a      	ldr	r2, [r7, #4]
 800acd6:	505a      	str	r2, [r3, r1]
        break;
 800acd8:	e07e      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	219c      	movs	r1, #156	@ 0x9c
 800acde:	687a      	ldr	r2, [r7, #4]
 800ace0:	505a      	str	r2, [r3, r1]
        break;
 800ace2:	e079      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	21a0      	movs	r1, #160	@ 0xa0
 800ace8:	687a      	ldr	r2, [r7, #4]
 800acea:	505a      	str	r2, [r3, r1]
        break;
 800acec:	e074      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	21a4      	movs	r1, #164	@ 0xa4
 800acf2:	687a      	ldr	r2, [r7, #4]
 800acf4:	505a      	str	r2, [r3, r1]
        break;
 800acf6:	e06f      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	21a8      	movs	r1, #168	@ 0xa8
 800acfc:	687a      	ldr	r2, [r7, #4]
 800acfe:	505a      	str	r2, [r3, r1]
        break;
 800ad00:	e06a      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	21ac      	movs	r1, #172	@ 0xac
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	505a      	str	r2, [r3, r1]
        break;
 800ad0a:	e065      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	21b0      	movs	r1, #176	@ 0xb0
 800ad10:	687a      	ldr	r2, [r7, #4]
 800ad12:	505a      	str	r2, [r3, r1]
        break;
 800ad14:	e060      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	21b4      	movs	r1, #180	@ 0xb4
 800ad1a:	687a      	ldr	r2, [r7, #4]
 800ad1c:	505a      	str	r2, [r3, r1]
        break;
 800ad1e:	e05b      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	21b8      	movs	r1, #184	@ 0xb8
 800ad24:	687a      	ldr	r2, [r7, #4]
 800ad26:	505a      	str	r2, [r3, r1]
        break;
 800ad28:	e056      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800ad2a:	2317      	movs	r3, #23
 800ad2c:	18fb      	adds	r3, r7, r3
 800ad2e:	2201      	movs	r2, #1
 800ad30:	701a      	strb	r2, [r3, #0]
        break;
 800ad32:	e051      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	223d      	movs	r2, #61	@ 0x3d
 800ad38:	5c9b      	ldrb	r3, [r3, r2]
 800ad3a:	b2db      	uxtb	r3, r3
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d147      	bne.n	800add0 <HAL_TIM_RegisterCallback+0x1ec>
  {
    switch (CallbackID)
 800ad40:	230b      	movs	r3, #11
 800ad42:	18fb      	adds	r3, r7, r3
 800ad44:	781b      	ldrb	r3, [r3, #0]
 800ad46:	2b0d      	cmp	r3, #13
 800ad48:	d83d      	bhi.n	800adc6 <HAL_TIM_RegisterCallback+0x1e2>
 800ad4a:	009a      	lsls	r2, r3, #2
 800ad4c:	4b27      	ldr	r3, [pc, #156]	@ (800adec <HAL_TIM_RegisterCallback+0x208>)
 800ad4e:	18d3      	adds	r3, r2, r3
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	469f      	mov	pc, r3
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	687a      	ldr	r2, [r7, #4]
 800ad58:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800ad5a:	e03d      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	687a      	ldr	r2, [r7, #4]
 800ad60:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800ad62:	e039      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	687a      	ldr	r2, [r7, #4]
 800ad68:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800ad6a:	e035      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	687a      	ldr	r2, [r7, #4]
 800ad70:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800ad72:	e031      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	687a      	ldr	r2, [r7, #4]
 800ad78:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800ad7a:	e02d      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800ad82:	e029      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	687a      	ldr	r2, [r7, #4]
 800ad88:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800ad8a:	e025      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800ad92:	e021      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	687a      	ldr	r2, [r7, #4]
 800ad98:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800ad9a:	e01d      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800ada2:	e019      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	687a      	ldr	r2, [r7, #4]
 800ada8:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800adaa:	e015      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800adb2:	e011      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	687a      	ldr	r2, [r7, #4]
 800adb8:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800adba:	e00d      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	2180      	movs	r1, #128	@ 0x80
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	505a      	str	r2, [r3, r1]
        break;
 800adc4:	e008      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800adc6:	2317      	movs	r3, #23
 800adc8:	18fb      	adds	r3, r7, r3
 800adca:	2201      	movs	r2, #1
 800adcc:	701a      	strb	r2, [r3, #0]
        break;
 800adce:	e003      	b.n	800add8 <HAL_TIM_RegisterCallback+0x1f4>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800add0:	2317      	movs	r3, #23
 800add2:	18fb      	adds	r3, r7, r3
 800add4:	2201      	movs	r2, #1
 800add6:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800add8:	2317      	movs	r3, #23
 800adda:	18fb      	adds	r3, r7, r3
 800addc:	781b      	ldrb	r3, [r3, #0]
}
 800adde:	0018      	movs	r0, r3
 800ade0:	46bd      	mov	sp, r7
 800ade2:	b006      	add	sp, #24
 800ade4:	bd80      	pop	{r7, pc}
 800ade6:	46c0      	nop			@ (mov r8, r8)
 800ade8:	0800dd8c 	.word	0x0800dd8c
 800adec:	0800ddfc 	.word	0x0800ddfc

0800adf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b084      	sub	sp, #16
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
 800adf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a37      	ldr	r2, [pc, #220]	@ (800aee0 <TIM_Base_SetConfig+0xf0>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d008      	beq.n	800ae1a <TIM_Base_SetConfig+0x2a>
 800ae08:	687a      	ldr	r2, [r7, #4]
 800ae0a:	2380      	movs	r3, #128	@ 0x80
 800ae0c:	05db      	lsls	r3, r3, #23
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d003      	beq.n	800ae1a <TIM_Base_SetConfig+0x2a>
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	4a33      	ldr	r2, [pc, #204]	@ (800aee4 <TIM_Base_SetConfig+0xf4>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d108      	bne.n	800ae2c <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	2270      	movs	r2, #112	@ 0x70
 800ae1e:	4393      	bics	r3, r2
 800ae20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	685b      	ldr	r3, [r3, #4]
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	4a2c      	ldr	r2, [pc, #176]	@ (800aee0 <TIM_Base_SetConfig+0xf0>)
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d014      	beq.n	800ae5e <TIM_Base_SetConfig+0x6e>
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	2380      	movs	r3, #128	@ 0x80
 800ae38:	05db      	lsls	r3, r3, #23
 800ae3a:	429a      	cmp	r2, r3
 800ae3c:	d00f      	beq.n	800ae5e <TIM_Base_SetConfig+0x6e>
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	4a28      	ldr	r2, [pc, #160]	@ (800aee4 <TIM_Base_SetConfig+0xf4>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d00b      	beq.n	800ae5e <TIM_Base_SetConfig+0x6e>
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	4a27      	ldr	r2, [pc, #156]	@ (800aee8 <TIM_Base_SetConfig+0xf8>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d007      	beq.n	800ae5e <TIM_Base_SetConfig+0x6e>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	4a26      	ldr	r2, [pc, #152]	@ (800aeec <TIM_Base_SetConfig+0xfc>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d003      	beq.n	800ae5e <TIM_Base_SetConfig+0x6e>
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	4a25      	ldr	r2, [pc, #148]	@ (800aef0 <TIM_Base_SetConfig+0x100>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d108      	bne.n	800ae70 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	4a24      	ldr	r2, [pc, #144]	@ (800aef4 <TIM_Base_SetConfig+0x104>)
 800ae62:	4013      	ands	r3, r2
 800ae64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	68db      	ldr	r3, [r3, #12]
 800ae6a:	68fa      	ldr	r2, [r7, #12]
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2280      	movs	r2, #128	@ 0x80
 800ae74:	4393      	bics	r3, r2
 800ae76:	001a      	movs	r2, r3
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	695b      	ldr	r3, [r3, #20]
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	68fa      	ldr	r2, [r7, #12]
 800ae84:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	689a      	ldr	r2, [r3, #8]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	4a11      	ldr	r2, [pc, #68]	@ (800aee0 <TIM_Base_SetConfig+0xf0>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d007      	beq.n	800aeae <TIM_Base_SetConfig+0xbe>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	4a12      	ldr	r2, [pc, #72]	@ (800aeec <TIM_Base_SetConfig+0xfc>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d003      	beq.n	800aeae <TIM_Base_SetConfig+0xbe>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	4a11      	ldr	r2, [pc, #68]	@ (800aef0 <TIM_Base_SetConfig+0x100>)
 800aeaa:	4293      	cmp	r3, r2
 800aeac:	d103      	bne.n	800aeb6 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	691a      	ldr	r2, [r3, #16]
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	691b      	ldr	r3, [r3, #16]
 800aec0:	2201      	movs	r2, #1
 800aec2:	4013      	ands	r3, r2
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d106      	bne.n	800aed6 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	691b      	ldr	r3, [r3, #16]
 800aecc:	2201      	movs	r2, #1
 800aece:	4393      	bics	r3, r2
 800aed0:	001a      	movs	r2, r3
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	611a      	str	r2, [r3, #16]
  }
}
 800aed6:	46c0      	nop			@ (mov r8, r8)
 800aed8:	46bd      	mov	sp, r7
 800aeda:	b004      	add	sp, #16
 800aedc:	bd80      	pop	{r7, pc}
 800aede:	46c0      	nop			@ (mov r8, r8)
 800aee0:	40012c00 	.word	0x40012c00
 800aee4:	40000400 	.word	0x40000400
 800aee8:	40002000 	.word	0x40002000
 800aeec:	40014400 	.word	0x40014400
 800aef0:	40014800 	.word	0x40014800
 800aef4:	fffffcff 	.word	0xfffffcff

0800aef8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b086      	sub	sp, #24
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6a1b      	ldr	r3, [r3, #32]
 800af06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6a1b      	ldr	r3, [r3, #32]
 800af0c:	2201      	movs	r2, #1
 800af0e:	4393      	bics	r3, r2
 800af10:	001a      	movs	r2, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	699b      	ldr	r3, [r3, #24]
 800af20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	4a2e      	ldr	r2, [pc, #184]	@ (800afe0 <TIM_OC1_SetConfig+0xe8>)
 800af26:	4013      	ands	r3, r2
 800af28:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	2203      	movs	r2, #3
 800af2e:	4393      	bics	r3, r2
 800af30:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	68fa      	ldr	r2, [r7, #12]
 800af38:	4313      	orrs	r3, r2
 800af3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	2202      	movs	r2, #2
 800af40:	4393      	bics	r3, r2
 800af42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	697a      	ldr	r2, [r7, #20]
 800af4a:	4313      	orrs	r3, r2
 800af4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	4a24      	ldr	r2, [pc, #144]	@ (800afe4 <TIM_OC1_SetConfig+0xec>)
 800af52:	4293      	cmp	r3, r2
 800af54:	d007      	beq.n	800af66 <TIM_OC1_SetConfig+0x6e>
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	4a23      	ldr	r2, [pc, #140]	@ (800afe8 <TIM_OC1_SetConfig+0xf0>)
 800af5a:	4293      	cmp	r3, r2
 800af5c:	d003      	beq.n	800af66 <TIM_OC1_SetConfig+0x6e>
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	4a22      	ldr	r2, [pc, #136]	@ (800afec <TIM_OC1_SetConfig+0xf4>)
 800af62:	4293      	cmp	r3, r2
 800af64:	d10c      	bne.n	800af80 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	2208      	movs	r2, #8
 800af6a:	4393      	bics	r3, r2
 800af6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	68db      	ldr	r3, [r3, #12]
 800af72:	697a      	ldr	r2, [r7, #20]
 800af74:	4313      	orrs	r3, r2
 800af76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	2204      	movs	r2, #4
 800af7c:	4393      	bics	r3, r2
 800af7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	4a18      	ldr	r2, [pc, #96]	@ (800afe4 <TIM_OC1_SetConfig+0xec>)
 800af84:	4293      	cmp	r3, r2
 800af86:	d007      	beq.n	800af98 <TIM_OC1_SetConfig+0xa0>
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	4a17      	ldr	r2, [pc, #92]	@ (800afe8 <TIM_OC1_SetConfig+0xf0>)
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d003      	beq.n	800af98 <TIM_OC1_SetConfig+0xa0>
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	4a16      	ldr	r2, [pc, #88]	@ (800afec <TIM_OC1_SetConfig+0xf4>)
 800af94:	4293      	cmp	r3, r2
 800af96:	d111      	bne.n	800afbc <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	4a15      	ldr	r2, [pc, #84]	@ (800aff0 <TIM_OC1_SetConfig+0xf8>)
 800af9c:	4013      	ands	r3, r2
 800af9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800afa0:	693b      	ldr	r3, [r7, #16]
 800afa2:	4a14      	ldr	r2, [pc, #80]	@ (800aff4 <TIM_OC1_SetConfig+0xfc>)
 800afa4:	4013      	ands	r3, r2
 800afa6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	695b      	ldr	r3, [r3, #20]
 800afac:	693a      	ldr	r2, [r7, #16]
 800afae:	4313      	orrs	r3, r2
 800afb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	699b      	ldr	r3, [r3, #24]
 800afb6:	693a      	ldr	r2, [r7, #16]
 800afb8:	4313      	orrs	r3, r2
 800afba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	693a      	ldr	r2, [r7, #16]
 800afc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	68fa      	ldr	r2, [r7, #12]
 800afc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	685a      	ldr	r2, [r3, #4]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	697a      	ldr	r2, [r7, #20]
 800afd4:	621a      	str	r2, [r3, #32]
}
 800afd6:	46c0      	nop			@ (mov r8, r8)
 800afd8:	46bd      	mov	sp, r7
 800afda:	b006      	add	sp, #24
 800afdc:	bd80      	pop	{r7, pc}
 800afde:	46c0      	nop			@ (mov r8, r8)
 800afe0:	fffeff8f 	.word	0xfffeff8f
 800afe4:	40012c00 	.word	0x40012c00
 800afe8:	40014400 	.word	0x40014400
 800afec:	40014800 	.word	0x40014800
 800aff0:	fffffeff 	.word	0xfffffeff
 800aff4:	fffffdff 	.word	0xfffffdff

0800aff8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b086      	sub	sp, #24
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6a1b      	ldr	r3, [r3, #32]
 800b006:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6a1b      	ldr	r3, [r3, #32]
 800b00c:	2210      	movs	r2, #16
 800b00e:	4393      	bics	r3, r2
 800b010:	001a      	movs	r2, r3
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	699b      	ldr	r3, [r3, #24]
 800b020:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	4a2c      	ldr	r2, [pc, #176]	@ (800b0d8 <TIM_OC2_SetConfig+0xe0>)
 800b026:	4013      	ands	r3, r2
 800b028:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	4a2b      	ldr	r2, [pc, #172]	@ (800b0dc <TIM_OC2_SetConfig+0xe4>)
 800b02e:	4013      	ands	r3, r2
 800b030:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	021b      	lsls	r3, r3, #8
 800b038:	68fa      	ldr	r2, [r7, #12]
 800b03a:	4313      	orrs	r3, r2
 800b03c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	2220      	movs	r2, #32
 800b042:	4393      	bics	r3, r2
 800b044:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	011b      	lsls	r3, r3, #4
 800b04c:	697a      	ldr	r2, [r7, #20]
 800b04e:	4313      	orrs	r3, r2
 800b050:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	4a22      	ldr	r2, [pc, #136]	@ (800b0e0 <TIM_OC2_SetConfig+0xe8>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d10d      	bne.n	800b076 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	2280      	movs	r2, #128	@ 0x80
 800b05e:	4393      	bics	r3, r2
 800b060:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	011b      	lsls	r3, r3, #4
 800b068:	697a      	ldr	r2, [r7, #20]
 800b06a:	4313      	orrs	r3, r2
 800b06c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	2240      	movs	r2, #64	@ 0x40
 800b072:	4393      	bics	r3, r2
 800b074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	4a19      	ldr	r2, [pc, #100]	@ (800b0e0 <TIM_OC2_SetConfig+0xe8>)
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d007      	beq.n	800b08e <TIM_OC2_SetConfig+0x96>
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	4a18      	ldr	r2, [pc, #96]	@ (800b0e4 <TIM_OC2_SetConfig+0xec>)
 800b082:	4293      	cmp	r3, r2
 800b084:	d003      	beq.n	800b08e <TIM_OC2_SetConfig+0x96>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	4a17      	ldr	r2, [pc, #92]	@ (800b0e8 <TIM_OC2_SetConfig+0xf0>)
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d113      	bne.n	800b0b6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	4a16      	ldr	r2, [pc, #88]	@ (800b0ec <TIM_OC2_SetConfig+0xf4>)
 800b092:	4013      	ands	r3, r2
 800b094:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	4a15      	ldr	r2, [pc, #84]	@ (800b0f0 <TIM_OC2_SetConfig+0xf8>)
 800b09a:	4013      	ands	r3, r2
 800b09c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	695b      	ldr	r3, [r3, #20]
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	693a      	ldr	r2, [r7, #16]
 800b0a6:	4313      	orrs	r3, r2
 800b0a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	699b      	ldr	r3, [r3, #24]
 800b0ae:	009b      	lsls	r3, r3, #2
 800b0b0:	693a      	ldr	r2, [r7, #16]
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	693a      	ldr	r2, [r7, #16]
 800b0ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	68fa      	ldr	r2, [r7, #12]
 800b0c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	685a      	ldr	r2, [r3, #4]
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	697a      	ldr	r2, [r7, #20]
 800b0ce:	621a      	str	r2, [r3, #32]
}
 800b0d0:	46c0      	nop			@ (mov r8, r8)
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	b006      	add	sp, #24
 800b0d6:	bd80      	pop	{r7, pc}
 800b0d8:	feff8fff 	.word	0xfeff8fff
 800b0dc:	fffffcff 	.word	0xfffffcff
 800b0e0:	40012c00 	.word	0x40012c00
 800b0e4:	40014400 	.word	0x40014400
 800b0e8:	40014800 	.word	0x40014800
 800b0ec:	fffffbff 	.word	0xfffffbff
 800b0f0:	fffff7ff 	.word	0xfffff7ff

0800b0f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b086      	sub	sp, #24
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
 800b0fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6a1b      	ldr	r3, [r3, #32]
 800b102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6a1b      	ldr	r3, [r3, #32]
 800b108:	4a31      	ldr	r2, [pc, #196]	@ (800b1d0 <TIM_OC3_SetConfig+0xdc>)
 800b10a:	401a      	ands	r2, r3
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	69db      	ldr	r3, [r3, #28]
 800b11a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	4a2d      	ldr	r2, [pc, #180]	@ (800b1d4 <TIM_OC3_SetConfig+0xe0>)
 800b120:	4013      	ands	r3, r2
 800b122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2203      	movs	r2, #3
 800b128:	4393      	bics	r3, r2
 800b12a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	68fa      	ldr	r2, [r7, #12]
 800b132:	4313      	orrs	r3, r2
 800b134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	4a27      	ldr	r2, [pc, #156]	@ (800b1d8 <TIM_OC3_SetConfig+0xe4>)
 800b13a:	4013      	ands	r3, r2
 800b13c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	689b      	ldr	r3, [r3, #8]
 800b142:	021b      	lsls	r3, r3, #8
 800b144:	697a      	ldr	r2, [r7, #20]
 800b146:	4313      	orrs	r3, r2
 800b148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	4a23      	ldr	r2, [pc, #140]	@ (800b1dc <TIM_OC3_SetConfig+0xe8>)
 800b14e:	4293      	cmp	r3, r2
 800b150:	d10d      	bne.n	800b16e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	4a22      	ldr	r2, [pc, #136]	@ (800b1e0 <TIM_OC3_SetConfig+0xec>)
 800b156:	4013      	ands	r3, r2
 800b158:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	68db      	ldr	r3, [r3, #12]
 800b15e:	021b      	lsls	r3, r3, #8
 800b160:	697a      	ldr	r2, [r7, #20]
 800b162:	4313      	orrs	r3, r2
 800b164:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	4a1e      	ldr	r2, [pc, #120]	@ (800b1e4 <TIM_OC3_SetConfig+0xf0>)
 800b16a:	4013      	ands	r3, r2
 800b16c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	4a1a      	ldr	r2, [pc, #104]	@ (800b1dc <TIM_OC3_SetConfig+0xe8>)
 800b172:	4293      	cmp	r3, r2
 800b174:	d007      	beq.n	800b186 <TIM_OC3_SetConfig+0x92>
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	4a1b      	ldr	r2, [pc, #108]	@ (800b1e8 <TIM_OC3_SetConfig+0xf4>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	d003      	beq.n	800b186 <TIM_OC3_SetConfig+0x92>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	4a1a      	ldr	r2, [pc, #104]	@ (800b1ec <TIM_OC3_SetConfig+0xf8>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d113      	bne.n	800b1ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	4a19      	ldr	r2, [pc, #100]	@ (800b1f0 <TIM_OC3_SetConfig+0xfc>)
 800b18a:	4013      	ands	r3, r2
 800b18c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	4a18      	ldr	r2, [pc, #96]	@ (800b1f4 <TIM_OC3_SetConfig+0x100>)
 800b192:	4013      	ands	r3, r2
 800b194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	695b      	ldr	r3, [r3, #20]
 800b19a:	011b      	lsls	r3, r3, #4
 800b19c:	693a      	ldr	r2, [r7, #16]
 800b19e:	4313      	orrs	r3, r2
 800b1a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	699b      	ldr	r3, [r3, #24]
 800b1a6:	011b      	lsls	r3, r3, #4
 800b1a8:	693a      	ldr	r2, [r7, #16]
 800b1aa:	4313      	orrs	r3, r2
 800b1ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	693a      	ldr	r2, [r7, #16]
 800b1b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	68fa      	ldr	r2, [r7, #12]
 800b1b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	685a      	ldr	r2, [r3, #4]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	697a      	ldr	r2, [r7, #20]
 800b1c6:	621a      	str	r2, [r3, #32]
}
 800b1c8:	46c0      	nop			@ (mov r8, r8)
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	b006      	add	sp, #24
 800b1ce:	bd80      	pop	{r7, pc}
 800b1d0:	fffffeff 	.word	0xfffffeff
 800b1d4:	fffeff8f 	.word	0xfffeff8f
 800b1d8:	fffffdff 	.word	0xfffffdff
 800b1dc:	40012c00 	.word	0x40012c00
 800b1e0:	fffff7ff 	.word	0xfffff7ff
 800b1e4:	fffffbff 	.word	0xfffffbff
 800b1e8:	40014400 	.word	0x40014400
 800b1ec:	40014800 	.word	0x40014800
 800b1f0:	ffffefff 	.word	0xffffefff
 800b1f4:	ffffdfff 	.word	0xffffdfff

0800b1f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1f8:	b580      	push	{r7, lr}
 800b1fa:	b086      	sub	sp, #24
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
 800b200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6a1b      	ldr	r3, [r3, #32]
 800b206:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6a1b      	ldr	r3, [r3, #32]
 800b20c:	4a24      	ldr	r2, [pc, #144]	@ (800b2a0 <TIM_OC4_SetConfig+0xa8>)
 800b20e:	401a      	ands	r2, r3
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	685b      	ldr	r3, [r3, #4]
 800b218:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	69db      	ldr	r3, [r3, #28]
 800b21e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	4a20      	ldr	r2, [pc, #128]	@ (800b2a4 <TIM_OC4_SetConfig+0xac>)
 800b224:	4013      	ands	r3, r2
 800b226:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	4a1f      	ldr	r2, [pc, #124]	@ (800b2a8 <TIM_OC4_SetConfig+0xb0>)
 800b22c:	4013      	ands	r3, r2
 800b22e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	021b      	lsls	r3, r3, #8
 800b236:	68fa      	ldr	r2, [r7, #12]
 800b238:	4313      	orrs	r3, r2
 800b23a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	4a1b      	ldr	r2, [pc, #108]	@ (800b2ac <TIM_OC4_SetConfig+0xb4>)
 800b240:	4013      	ands	r3, r2
 800b242:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	689b      	ldr	r3, [r3, #8]
 800b248:	031b      	lsls	r3, r3, #12
 800b24a:	693a      	ldr	r2, [r7, #16]
 800b24c:	4313      	orrs	r3, r2
 800b24e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	4a17      	ldr	r2, [pc, #92]	@ (800b2b0 <TIM_OC4_SetConfig+0xb8>)
 800b254:	4293      	cmp	r3, r2
 800b256:	d007      	beq.n	800b268 <TIM_OC4_SetConfig+0x70>
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	4a16      	ldr	r2, [pc, #88]	@ (800b2b4 <TIM_OC4_SetConfig+0xbc>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d003      	beq.n	800b268 <TIM_OC4_SetConfig+0x70>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	4a15      	ldr	r2, [pc, #84]	@ (800b2b8 <TIM_OC4_SetConfig+0xc0>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d109      	bne.n	800b27c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b268:	697b      	ldr	r3, [r7, #20]
 800b26a:	4a14      	ldr	r2, [pc, #80]	@ (800b2bc <TIM_OC4_SetConfig+0xc4>)
 800b26c:	4013      	ands	r3, r2
 800b26e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	695b      	ldr	r3, [r3, #20]
 800b274:	019b      	lsls	r3, r3, #6
 800b276:	697a      	ldr	r2, [r7, #20]
 800b278:	4313      	orrs	r3, r2
 800b27a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	697a      	ldr	r2, [r7, #20]
 800b280:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	68fa      	ldr	r2, [r7, #12]
 800b286:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	685a      	ldr	r2, [r3, #4]
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	693a      	ldr	r2, [r7, #16]
 800b294:	621a      	str	r2, [r3, #32]
}
 800b296:	46c0      	nop			@ (mov r8, r8)
 800b298:	46bd      	mov	sp, r7
 800b29a:	b006      	add	sp, #24
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	46c0      	nop			@ (mov r8, r8)
 800b2a0:	ffffefff 	.word	0xffffefff
 800b2a4:	feff8fff 	.word	0xfeff8fff
 800b2a8:	fffffcff 	.word	0xfffffcff
 800b2ac:	ffffdfff 	.word	0xffffdfff
 800b2b0:	40012c00 	.word	0x40012c00
 800b2b4:	40014400 	.word	0x40014400
 800b2b8:	40014800 	.word	0x40014800
 800b2bc:	ffffbfff 	.word	0xffffbfff

0800b2c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b086      	sub	sp, #24
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
 800b2c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6a1b      	ldr	r3, [r3, #32]
 800b2ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6a1b      	ldr	r3, [r3, #32]
 800b2d4:	4a21      	ldr	r2, [pc, #132]	@ (800b35c <TIM_OC5_SetConfig+0x9c>)
 800b2d6:	401a      	ands	r2, r3
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	685b      	ldr	r3, [r3, #4]
 800b2e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	4a1d      	ldr	r2, [pc, #116]	@ (800b360 <TIM_OC5_SetConfig+0xa0>)
 800b2ec:	4013      	ands	r3, r2
 800b2ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	68fa      	ldr	r2, [r7, #12]
 800b2f6:	4313      	orrs	r3, r2
 800b2f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	4a19      	ldr	r2, [pc, #100]	@ (800b364 <TIM_OC5_SetConfig+0xa4>)
 800b2fe:	4013      	ands	r3, r2
 800b300:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	689b      	ldr	r3, [r3, #8]
 800b306:	041b      	lsls	r3, r3, #16
 800b308:	693a      	ldr	r2, [r7, #16]
 800b30a:	4313      	orrs	r3, r2
 800b30c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4a15      	ldr	r2, [pc, #84]	@ (800b368 <TIM_OC5_SetConfig+0xa8>)
 800b312:	4293      	cmp	r3, r2
 800b314:	d007      	beq.n	800b326 <TIM_OC5_SetConfig+0x66>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	4a14      	ldr	r2, [pc, #80]	@ (800b36c <TIM_OC5_SetConfig+0xac>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	d003      	beq.n	800b326 <TIM_OC5_SetConfig+0x66>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	4a13      	ldr	r2, [pc, #76]	@ (800b370 <TIM_OC5_SetConfig+0xb0>)
 800b322:	4293      	cmp	r3, r2
 800b324:	d109      	bne.n	800b33a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	4a0c      	ldr	r2, [pc, #48]	@ (800b35c <TIM_OC5_SetConfig+0x9c>)
 800b32a:	4013      	ands	r3, r2
 800b32c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	695b      	ldr	r3, [r3, #20]
 800b332:	021b      	lsls	r3, r3, #8
 800b334:	697a      	ldr	r2, [r7, #20]
 800b336:	4313      	orrs	r3, r2
 800b338:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	697a      	ldr	r2, [r7, #20]
 800b33e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	68fa      	ldr	r2, [r7, #12]
 800b344:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	685a      	ldr	r2, [r3, #4]
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	693a      	ldr	r2, [r7, #16]
 800b352:	621a      	str	r2, [r3, #32]
}
 800b354:	46c0      	nop			@ (mov r8, r8)
 800b356:	46bd      	mov	sp, r7
 800b358:	b006      	add	sp, #24
 800b35a:	bd80      	pop	{r7, pc}
 800b35c:	fffeffff 	.word	0xfffeffff
 800b360:	fffeff8f 	.word	0xfffeff8f
 800b364:	fffdffff 	.word	0xfffdffff
 800b368:	40012c00 	.word	0x40012c00
 800b36c:	40014400 	.word	0x40014400
 800b370:	40014800 	.word	0x40014800

0800b374 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b086      	sub	sp, #24
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
 800b37c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6a1b      	ldr	r3, [r3, #32]
 800b382:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	6a1b      	ldr	r3, [r3, #32]
 800b388:	4a22      	ldr	r2, [pc, #136]	@ (800b414 <TIM_OC6_SetConfig+0xa0>)
 800b38a:	401a      	ands	r2, r3
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	685b      	ldr	r3, [r3, #4]
 800b394:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b39a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	4a1e      	ldr	r2, [pc, #120]	@ (800b418 <TIM_OC6_SetConfig+0xa4>)
 800b3a0:	4013      	ands	r3, r2
 800b3a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	021b      	lsls	r3, r3, #8
 800b3aa:	68fa      	ldr	r2, [r7, #12]
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b3b0:	693b      	ldr	r3, [r7, #16]
 800b3b2:	4a1a      	ldr	r2, [pc, #104]	@ (800b41c <TIM_OC6_SetConfig+0xa8>)
 800b3b4:	4013      	ands	r3, r2
 800b3b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	689b      	ldr	r3, [r3, #8]
 800b3bc:	051b      	lsls	r3, r3, #20
 800b3be:	693a      	ldr	r2, [r7, #16]
 800b3c0:	4313      	orrs	r3, r2
 800b3c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	4a16      	ldr	r2, [pc, #88]	@ (800b420 <TIM_OC6_SetConfig+0xac>)
 800b3c8:	4293      	cmp	r3, r2
 800b3ca:	d007      	beq.n	800b3dc <TIM_OC6_SetConfig+0x68>
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	4a15      	ldr	r2, [pc, #84]	@ (800b424 <TIM_OC6_SetConfig+0xb0>)
 800b3d0:	4293      	cmp	r3, r2
 800b3d2:	d003      	beq.n	800b3dc <TIM_OC6_SetConfig+0x68>
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	4a14      	ldr	r2, [pc, #80]	@ (800b428 <TIM_OC6_SetConfig+0xb4>)
 800b3d8:	4293      	cmp	r3, r2
 800b3da:	d109      	bne.n	800b3f0 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	4a13      	ldr	r2, [pc, #76]	@ (800b42c <TIM_OC6_SetConfig+0xb8>)
 800b3e0:	4013      	ands	r3, r2
 800b3e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	695b      	ldr	r3, [r3, #20]
 800b3e8:	029b      	lsls	r3, r3, #10
 800b3ea:	697a      	ldr	r2, [r7, #20]
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	697a      	ldr	r2, [r7, #20]
 800b3f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	68fa      	ldr	r2, [r7, #12]
 800b3fa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	685a      	ldr	r2, [r3, #4]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	693a      	ldr	r2, [r7, #16]
 800b408:	621a      	str	r2, [r3, #32]
}
 800b40a:	46c0      	nop			@ (mov r8, r8)
 800b40c:	46bd      	mov	sp, r7
 800b40e:	b006      	add	sp, #24
 800b410:	bd80      	pop	{r7, pc}
 800b412:	46c0      	nop			@ (mov r8, r8)
 800b414:	ffefffff 	.word	0xffefffff
 800b418:	feff8fff 	.word	0xfeff8fff
 800b41c:	ffdfffff 	.word	0xffdfffff
 800b420:	40012c00 	.word	0x40012c00
 800b424:	40014400 	.word	0x40014400
 800b428:	40014800 	.word	0x40014800
 800b42c:	fffbffff 	.word	0xfffbffff

0800b430 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b086      	sub	sp, #24
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
 800b43c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	6a1b      	ldr	r3, [r3, #32]
 800b442:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	6a1b      	ldr	r3, [r3, #32]
 800b448:	2201      	movs	r2, #1
 800b44a:	4393      	bics	r3, r2
 800b44c:	001a      	movs	r2, r3
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	699b      	ldr	r3, [r3, #24]
 800b456:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	4a1e      	ldr	r2, [pc, #120]	@ (800b4d4 <TIM_TI1_SetConfig+0xa4>)
 800b45c:	4293      	cmp	r3, r2
 800b45e:	d008      	beq.n	800b472 <TIM_TI1_SetConfig+0x42>
 800b460:	68fa      	ldr	r2, [r7, #12]
 800b462:	2380      	movs	r3, #128	@ 0x80
 800b464:	05db      	lsls	r3, r3, #23
 800b466:	429a      	cmp	r2, r3
 800b468:	d003      	beq.n	800b472 <TIM_TI1_SetConfig+0x42>
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	4a1a      	ldr	r2, [pc, #104]	@ (800b4d8 <TIM_TI1_SetConfig+0xa8>)
 800b46e:	4293      	cmp	r3, r2
 800b470:	d101      	bne.n	800b476 <TIM_TI1_SetConfig+0x46>
 800b472:	2301      	movs	r3, #1
 800b474:	e000      	b.n	800b478 <TIM_TI1_SetConfig+0x48>
 800b476:	2300      	movs	r3, #0
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d008      	beq.n	800b48e <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	2203      	movs	r2, #3
 800b480:	4393      	bics	r3, r2
 800b482:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b484:	697a      	ldr	r2, [r7, #20]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	4313      	orrs	r3, r2
 800b48a:	617b      	str	r3, [r7, #20]
 800b48c:	e003      	b.n	800b496 <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	2201      	movs	r2, #1
 800b492:	4313      	orrs	r3, r2
 800b494:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b496:	697b      	ldr	r3, [r7, #20]
 800b498:	22f0      	movs	r2, #240	@ 0xf0
 800b49a:	4393      	bics	r3, r2
 800b49c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	011b      	lsls	r3, r3, #4
 800b4a2:	22ff      	movs	r2, #255	@ 0xff
 800b4a4:	4013      	ands	r3, r2
 800b4a6:	697a      	ldr	r2, [r7, #20]
 800b4a8:	4313      	orrs	r3, r2
 800b4aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b4ac:	693b      	ldr	r3, [r7, #16]
 800b4ae:	220a      	movs	r2, #10
 800b4b0:	4393      	bics	r3, r2
 800b4b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	220a      	movs	r2, #10
 800b4b8:	4013      	ands	r3, r2
 800b4ba:	693a      	ldr	r2, [r7, #16]
 800b4bc:	4313      	orrs	r3, r2
 800b4be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	697a      	ldr	r2, [r7, #20]
 800b4c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	693a      	ldr	r2, [r7, #16]
 800b4ca:	621a      	str	r2, [r3, #32]
}
 800b4cc:	46c0      	nop			@ (mov r8, r8)
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	b006      	add	sp, #24
 800b4d2:	bd80      	pop	{r7, pc}
 800b4d4:	40012c00 	.word	0x40012c00
 800b4d8:	40000400 	.word	0x40000400

0800b4dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b086      	sub	sp, #24
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	60f8      	str	r0, [r7, #12]
 800b4e4:	60b9      	str	r1, [r7, #8]
 800b4e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	6a1b      	ldr	r3, [r3, #32]
 800b4ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	6a1b      	ldr	r3, [r3, #32]
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	4393      	bics	r3, r2
 800b4f6:	001a      	movs	r2, r3
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	699b      	ldr	r3, [r3, #24]
 800b500:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b502:	693b      	ldr	r3, [r7, #16]
 800b504:	22f0      	movs	r2, #240	@ 0xf0
 800b506:	4393      	bics	r3, r2
 800b508:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	011b      	lsls	r3, r3, #4
 800b50e:	693a      	ldr	r2, [r7, #16]
 800b510:	4313      	orrs	r3, r2
 800b512:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	220a      	movs	r2, #10
 800b518:	4393      	bics	r3, r2
 800b51a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b51c:	697a      	ldr	r2, [r7, #20]
 800b51e:	68bb      	ldr	r3, [r7, #8]
 800b520:	4313      	orrs	r3, r2
 800b522:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	693a      	ldr	r2, [r7, #16]
 800b528:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	697a      	ldr	r2, [r7, #20]
 800b52e:	621a      	str	r2, [r3, #32]
}
 800b530:	46c0      	nop			@ (mov r8, r8)
 800b532:	46bd      	mov	sp, r7
 800b534:	b006      	add	sp, #24
 800b536:	bd80      	pop	{r7, pc}

0800b538 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b538:	b580      	push	{r7, lr}
 800b53a:	b086      	sub	sp, #24
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	60f8      	str	r0, [r7, #12]
 800b540:	60b9      	str	r1, [r7, #8]
 800b542:	607a      	str	r2, [r7, #4]
 800b544:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	6a1b      	ldr	r3, [r3, #32]
 800b54a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	6a1b      	ldr	r3, [r3, #32]
 800b550:	2210      	movs	r2, #16
 800b552:	4393      	bics	r3, r2
 800b554:	001a      	movs	r2, r3
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	699b      	ldr	r3, [r3, #24]
 800b55e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b560:	693b      	ldr	r3, [r7, #16]
 800b562:	4a14      	ldr	r2, [pc, #80]	@ (800b5b4 <TIM_TI2_SetConfig+0x7c>)
 800b564:	4013      	ands	r3, r2
 800b566:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	021b      	lsls	r3, r3, #8
 800b56c:	693a      	ldr	r2, [r7, #16]
 800b56e:	4313      	orrs	r3, r2
 800b570:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b572:	693b      	ldr	r3, [r7, #16]
 800b574:	4a10      	ldr	r2, [pc, #64]	@ (800b5b8 <TIM_TI2_SetConfig+0x80>)
 800b576:	4013      	ands	r3, r2
 800b578:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	031b      	lsls	r3, r3, #12
 800b57e:	041b      	lsls	r3, r3, #16
 800b580:	0c1b      	lsrs	r3, r3, #16
 800b582:	693a      	ldr	r2, [r7, #16]
 800b584:	4313      	orrs	r3, r2
 800b586:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b588:	697b      	ldr	r3, [r7, #20]
 800b58a:	22a0      	movs	r2, #160	@ 0xa0
 800b58c:	4393      	bics	r3, r2
 800b58e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	011b      	lsls	r3, r3, #4
 800b594:	22a0      	movs	r2, #160	@ 0xa0
 800b596:	4013      	ands	r3, r2
 800b598:	697a      	ldr	r2, [r7, #20]
 800b59a:	4313      	orrs	r3, r2
 800b59c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	693a      	ldr	r2, [r7, #16]
 800b5a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	697a      	ldr	r2, [r7, #20]
 800b5a8:	621a      	str	r2, [r3, #32]
}
 800b5aa:	46c0      	nop			@ (mov r8, r8)
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	b006      	add	sp, #24
 800b5b0:	bd80      	pop	{r7, pc}
 800b5b2:	46c0      	nop			@ (mov r8, r8)
 800b5b4:	fffffcff 	.word	0xfffffcff
 800b5b8:	ffff0fff 	.word	0xffff0fff

0800b5bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b086      	sub	sp, #24
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	60f8      	str	r0, [r7, #12]
 800b5c4:	60b9      	str	r1, [r7, #8]
 800b5c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	6a1b      	ldr	r3, [r3, #32]
 800b5cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	6a1b      	ldr	r3, [r3, #32]
 800b5d2:	2210      	movs	r2, #16
 800b5d4:	4393      	bics	r3, r2
 800b5d6:	001a      	movs	r2, r3
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	699b      	ldr	r3, [r3, #24]
 800b5e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b5e2:	693b      	ldr	r3, [r7, #16]
 800b5e4:	4a0d      	ldr	r2, [pc, #52]	@ (800b61c <TIM_TI2_ConfigInputStage+0x60>)
 800b5e6:	4013      	ands	r3, r2
 800b5e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	031b      	lsls	r3, r3, #12
 800b5ee:	693a      	ldr	r2, [r7, #16]
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	22a0      	movs	r2, #160	@ 0xa0
 800b5f8:	4393      	bics	r3, r2
 800b5fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	011b      	lsls	r3, r3, #4
 800b600:	697a      	ldr	r2, [r7, #20]
 800b602:	4313      	orrs	r3, r2
 800b604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	693a      	ldr	r2, [r7, #16]
 800b60a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	697a      	ldr	r2, [r7, #20]
 800b610:	621a      	str	r2, [r3, #32]
}
 800b612:	46c0      	nop			@ (mov r8, r8)
 800b614:	46bd      	mov	sp, r7
 800b616:	b006      	add	sp, #24
 800b618:	bd80      	pop	{r7, pc}
 800b61a:	46c0      	nop			@ (mov r8, r8)
 800b61c:	ffff0fff 	.word	0xffff0fff

0800b620 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b086      	sub	sp, #24
 800b624:	af00      	add	r7, sp, #0
 800b626:	60f8      	str	r0, [r7, #12]
 800b628:	60b9      	str	r1, [r7, #8]
 800b62a:	607a      	str	r2, [r7, #4]
 800b62c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800b62e:	68fb      	ldr	r3, [r7, #12]
 800b630:	6a1b      	ldr	r3, [r3, #32]
 800b632:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	6a1b      	ldr	r3, [r3, #32]
 800b638:	4a17      	ldr	r2, [pc, #92]	@ (800b698 <TIM_TI3_SetConfig+0x78>)
 800b63a:	401a      	ands	r2, r3
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	69db      	ldr	r3, [r3, #28]
 800b644:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b646:	693b      	ldr	r3, [r7, #16]
 800b648:	2203      	movs	r2, #3
 800b64a:	4393      	bics	r3, r2
 800b64c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800b64e:	693a      	ldr	r2, [r7, #16]
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	4313      	orrs	r3, r2
 800b654:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b656:	693b      	ldr	r3, [r7, #16]
 800b658:	22f0      	movs	r2, #240	@ 0xf0
 800b65a:	4393      	bics	r3, r2
 800b65c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	011b      	lsls	r3, r3, #4
 800b662:	22ff      	movs	r2, #255	@ 0xff
 800b664:	4013      	ands	r3, r2
 800b666:	693a      	ldr	r2, [r7, #16]
 800b668:	4313      	orrs	r3, r2
 800b66a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	4a0b      	ldr	r2, [pc, #44]	@ (800b69c <TIM_TI3_SetConfig+0x7c>)
 800b670:	4013      	ands	r3, r2
 800b672:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	021a      	lsls	r2, r3, #8
 800b678:	23a0      	movs	r3, #160	@ 0xa0
 800b67a:	011b      	lsls	r3, r3, #4
 800b67c:	4013      	ands	r3, r2
 800b67e:	697a      	ldr	r2, [r7, #20]
 800b680:	4313      	orrs	r3, r2
 800b682:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	693a      	ldr	r2, [r7, #16]
 800b688:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	697a      	ldr	r2, [r7, #20]
 800b68e:	621a      	str	r2, [r3, #32]
}
 800b690:	46c0      	nop			@ (mov r8, r8)
 800b692:	46bd      	mov	sp, r7
 800b694:	b006      	add	sp, #24
 800b696:	bd80      	pop	{r7, pc}
 800b698:	fffffeff 	.word	0xfffffeff
 800b69c:	fffff5ff 	.word	0xfffff5ff

0800b6a0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b086      	sub	sp, #24
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	60f8      	str	r0, [r7, #12]
 800b6a8:	60b9      	str	r1, [r7, #8]
 800b6aa:	607a      	str	r2, [r7, #4]
 800b6ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	6a1b      	ldr	r3, [r3, #32]
 800b6b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	6a1b      	ldr	r3, [r3, #32]
 800b6b8:	4a18      	ldr	r2, [pc, #96]	@ (800b71c <TIM_TI4_SetConfig+0x7c>)
 800b6ba:	401a      	ands	r2, r3
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	69db      	ldr	r3, [r3, #28]
 800b6c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b6c6:	693b      	ldr	r3, [r7, #16]
 800b6c8:	4a15      	ldr	r2, [pc, #84]	@ (800b720 <TIM_TI4_SetConfig+0x80>)
 800b6ca:	4013      	ands	r3, r2
 800b6cc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	021b      	lsls	r3, r3, #8
 800b6d2:	693a      	ldr	r2, [r7, #16]
 800b6d4:	4313      	orrs	r3, r2
 800b6d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	4a12      	ldr	r2, [pc, #72]	@ (800b724 <TIM_TI4_SetConfig+0x84>)
 800b6dc:	4013      	ands	r3, r2
 800b6de:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	031b      	lsls	r3, r3, #12
 800b6e4:	041b      	lsls	r3, r3, #16
 800b6e6:	0c1b      	lsrs	r3, r3, #16
 800b6e8:	693a      	ldr	r2, [r7, #16]
 800b6ea:	4313      	orrs	r3, r2
 800b6ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b6ee:	697b      	ldr	r3, [r7, #20]
 800b6f0:	4a0d      	ldr	r2, [pc, #52]	@ (800b728 <TIM_TI4_SetConfig+0x88>)
 800b6f2:	4013      	ands	r3, r2
 800b6f4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b6f6:	68bb      	ldr	r3, [r7, #8]
 800b6f8:	031a      	lsls	r2, r3, #12
 800b6fa:	23a0      	movs	r3, #160	@ 0xa0
 800b6fc:	021b      	lsls	r3, r3, #8
 800b6fe:	4013      	ands	r3, r2
 800b700:	697a      	ldr	r2, [r7, #20]
 800b702:	4313      	orrs	r3, r2
 800b704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	693a      	ldr	r2, [r7, #16]
 800b70a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	697a      	ldr	r2, [r7, #20]
 800b710:	621a      	str	r2, [r3, #32]
}
 800b712:	46c0      	nop			@ (mov r8, r8)
 800b714:	46bd      	mov	sp, r7
 800b716:	b006      	add	sp, #24
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	46c0      	nop			@ (mov r8, r8)
 800b71c:	ffffefff 	.word	0xffffefff
 800b720:	fffffcff 	.word	0xfffffcff
 800b724:	ffff0fff 	.word	0xffff0fff
 800b728:	ffff5fff 	.word	0xffff5fff

0800b72c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
 800b734:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	689b      	ldr	r3, [r3, #8]
 800b73a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	4a08      	ldr	r2, [pc, #32]	@ (800b760 <TIM_ITRx_SetConfig+0x34>)
 800b740:	4013      	ands	r3, r2
 800b742:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b744:	683a      	ldr	r2, [r7, #0]
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	4313      	orrs	r3, r2
 800b74a:	2207      	movs	r2, #7
 800b74c:	4313      	orrs	r3, r2
 800b74e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	68fa      	ldr	r2, [r7, #12]
 800b754:	609a      	str	r2, [r3, #8]
}
 800b756:	46c0      	nop			@ (mov r8, r8)
 800b758:	46bd      	mov	sp, r7
 800b75a:	b004      	add	sp, #16
 800b75c:	bd80      	pop	{r7, pc}
 800b75e:	46c0      	nop			@ (mov r8, r8)
 800b760:	ffcfff8f 	.word	0xffcfff8f

0800b764 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b764:	b580      	push	{r7, lr}
 800b766:	b086      	sub	sp, #24
 800b768:	af00      	add	r7, sp, #0
 800b76a:	60f8      	str	r0, [r7, #12]
 800b76c:	60b9      	str	r1, [r7, #8]
 800b76e:	607a      	str	r2, [r7, #4]
 800b770:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	689b      	ldr	r3, [r3, #8]
 800b776:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	4a09      	ldr	r2, [pc, #36]	@ (800b7a0 <TIM_ETR_SetConfig+0x3c>)
 800b77c:	4013      	ands	r3, r2
 800b77e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	021a      	lsls	r2, r3, #8
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	431a      	orrs	r2, r3
 800b788:	68bb      	ldr	r3, [r7, #8]
 800b78a:	4313      	orrs	r3, r2
 800b78c:	697a      	ldr	r2, [r7, #20]
 800b78e:	4313      	orrs	r3, r2
 800b790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	697a      	ldr	r2, [r7, #20]
 800b796:	609a      	str	r2, [r3, #8]
}
 800b798:	46c0      	nop			@ (mov r8, r8)
 800b79a:	46bd      	mov	sp, r7
 800b79c:	b006      	add	sp, #24
 800b79e:	bd80      	pop	{r7, pc}
 800b7a0:	ffff00ff 	.word	0xffff00ff

0800b7a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b086      	sub	sp, #24
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	60f8      	str	r0, [r7, #12]
 800b7ac:	60b9      	str	r1, [r7, #8]
 800b7ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	221f      	movs	r2, #31
 800b7b4:	4013      	ands	r3, r2
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	409a      	lsls	r2, r3
 800b7ba:	0013      	movs	r3, r2
 800b7bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	6a1b      	ldr	r3, [r3, #32]
 800b7c2:	697a      	ldr	r2, [r7, #20]
 800b7c4:	43d2      	mvns	r2, r2
 800b7c6:	401a      	ands	r2, r3
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	6a1a      	ldr	r2, [r3, #32]
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	211f      	movs	r1, #31
 800b7d4:	400b      	ands	r3, r1
 800b7d6:	6879      	ldr	r1, [r7, #4]
 800b7d8:	4099      	lsls	r1, r3
 800b7da:	000b      	movs	r3, r1
 800b7dc:	431a      	orrs	r2, r3
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	621a      	str	r2, [r3, #32]
}
 800b7e2:	46c0      	nop			@ (mov r8, r8)
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	b006      	add	sp, #24
 800b7e8:	bd80      	pop	{r7, pc}
	...

0800b7ec <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b082      	sub	sp, #8
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2184      	movs	r1, #132	@ 0x84
 800b7f8:	4a1c      	ldr	r2, [pc, #112]	@ (800b86c <TIM_ResetCallback+0x80>)
 800b7fa:	505a      	str	r2, [r3, r1]
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2188      	movs	r1, #136	@ 0x88
 800b800:	4a1b      	ldr	r2, [pc, #108]	@ (800b870 <TIM_ResetCallback+0x84>)
 800b802:	505a      	str	r2, [r3, r1]
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	218c      	movs	r1, #140	@ 0x8c
 800b808:	4a1a      	ldr	r2, [pc, #104]	@ (800b874 <TIM_ResetCallback+0x88>)
 800b80a:	505a      	str	r2, [r3, r1]
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2190      	movs	r1, #144	@ 0x90
 800b810:	4a19      	ldr	r2, [pc, #100]	@ (800b878 <TIM_ResetCallback+0x8c>)
 800b812:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2194      	movs	r1, #148	@ 0x94
 800b818:	4a18      	ldr	r2, [pc, #96]	@ (800b87c <TIM_ResetCallback+0x90>)
 800b81a:	505a      	str	r2, [r3, r1]
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	2198      	movs	r1, #152	@ 0x98
 800b820:	4a17      	ldr	r2, [pc, #92]	@ (800b880 <TIM_ResetCallback+0x94>)
 800b822:	505a      	str	r2, [r3, r1]
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	219c      	movs	r1, #156	@ 0x9c
 800b828:	4a16      	ldr	r2, [pc, #88]	@ (800b884 <TIM_ResetCallback+0x98>)
 800b82a:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	21a0      	movs	r1, #160	@ 0xa0
 800b830:	4a15      	ldr	r2, [pc, #84]	@ (800b888 <TIM_ResetCallback+0x9c>)
 800b832:	505a      	str	r2, [r3, r1]
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	21a4      	movs	r1, #164	@ 0xa4
 800b838:	4a14      	ldr	r2, [pc, #80]	@ (800b88c <TIM_ResetCallback+0xa0>)
 800b83a:	505a      	str	r2, [r3, r1]
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	21a8      	movs	r1, #168	@ 0xa8
 800b840:	4a13      	ldr	r2, [pc, #76]	@ (800b890 <TIM_ResetCallback+0xa4>)
 800b842:	505a      	str	r2, [r3, r1]
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	21ac      	movs	r1, #172	@ 0xac
 800b848:	4a12      	ldr	r2, [pc, #72]	@ (800b894 <TIM_ResetCallback+0xa8>)
 800b84a:	505a      	str	r2, [r3, r1]
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	21b0      	movs	r1, #176	@ 0xb0
 800b850:	4a11      	ldr	r2, [pc, #68]	@ (800b898 <TIM_ResetCallback+0xac>)
 800b852:	505a      	str	r2, [r3, r1]
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	21b4      	movs	r1, #180	@ 0xb4
 800b858:	4a10      	ldr	r2, [pc, #64]	@ (800b89c <TIM_ResetCallback+0xb0>)
 800b85a:	505a      	str	r2, [r3, r1]
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	21b8      	movs	r1, #184	@ 0xb8
 800b860:	4a0f      	ldr	r2, [pc, #60]	@ (800b8a0 <TIM_ResetCallback+0xb4>)
 800b862:	505a      	str	r2, [r3, r1]
}
 800b864:	46c0      	nop			@ (mov r8, r8)
 800b866:	46bd      	mov	sp, r7
 800b868:	b002      	add	sp, #8
 800b86a:	bd80      	pop	{r7, pc}
 800b86c:	0800ab45 	.word	0x0800ab45
 800b870:	0800ab55 	.word	0x0800ab55
 800b874:	0800abb5 	.word	0x0800abb5
 800b878:	0800abc5 	.word	0x0800abc5
 800b87c:	0800ab75 	.word	0x0800ab75
 800b880:	0800ab85 	.word	0x0800ab85
 800b884:	0800ab65 	.word	0x0800ab65
 800b888:	0800ab95 	.word	0x0800ab95
 800b88c:	0800aba5 	.word	0x0800aba5
 800b890:	0800abd5 	.word	0x0800abd5
 800b894:	0800baad 	.word	0x0800baad
 800b898:	0800babd 	.word	0x0800babd
 800b89c:	0800bacd 	.word	0x0800bacd
 800b8a0:	0800badd 	.word	0x0800badd

0800b8a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b084      	sub	sp, #16
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
 800b8ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	223c      	movs	r2, #60	@ 0x3c
 800b8b2:	5c9b      	ldrb	r3, [r3, r2]
 800b8b4:	2b01      	cmp	r3, #1
 800b8b6:	d101      	bne.n	800b8bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b8b8:	2302      	movs	r3, #2
 800b8ba:	e050      	b.n	800b95e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	223c      	movs	r2, #60	@ 0x3c
 800b8c0:	2101      	movs	r1, #1
 800b8c2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	223d      	movs	r2, #61	@ 0x3d
 800b8c8:	2102      	movs	r1, #2
 800b8ca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	685b      	ldr	r3, [r3, #4]
 800b8d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	689b      	ldr	r3, [r3, #8]
 800b8da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	4a21      	ldr	r2, [pc, #132]	@ (800b968 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	d108      	bne.n	800b8f8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	4a20      	ldr	r2, [pc, #128]	@ (800b96c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800b8ea:	4013      	ands	r3, r2
 800b8ec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b8ee:	683b      	ldr	r3, [r7, #0]
 800b8f0:	685b      	ldr	r3, [r3, #4]
 800b8f2:	68fa      	ldr	r2, [r7, #12]
 800b8f4:	4313      	orrs	r3, r2
 800b8f6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2270      	movs	r2, #112	@ 0x70
 800b8fc:	4393      	bics	r3, r2
 800b8fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	68fa      	ldr	r2, [r7, #12]
 800b906:	4313      	orrs	r3, r2
 800b908:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	68fa      	ldr	r2, [r7, #12]
 800b910:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	4a14      	ldr	r2, [pc, #80]	@ (800b968 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800b918:	4293      	cmp	r3, r2
 800b91a:	d00a      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	2380      	movs	r3, #128	@ 0x80
 800b922:	05db      	lsls	r3, r3, #23
 800b924:	429a      	cmp	r2, r3
 800b926:	d004      	beq.n	800b932 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	4a10      	ldr	r2, [pc, #64]	@ (800b970 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d10c      	bne.n	800b94c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	2280      	movs	r2, #128	@ 0x80
 800b936:	4393      	bics	r3, r2
 800b938:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	689b      	ldr	r3, [r3, #8]
 800b93e:	68ba      	ldr	r2, [r7, #8]
 800b940:	4313      	orrs	r3, r2
 800b942:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	68ba      	ldr	r2, [r7, #8]
 800b94a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	223d      	movs	r2, #61	@ 0x3d
 800b950:	2101      	movs	r1, #1
 800b952:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	223c      	movs	r2, #60	@ 0x3c
 800b958:	2100      	movs	r1, #0
 800b95a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b95c:	2300      	movs	r3, #0
}
 800b95e:	0018      	movs	r0, r3
 800b960:	46bd      	mov	sp, r7
 800b962:	b004      	add	sp, #16
 800b964:	bd80      	pop	{r7, pc}
 800b966:	46c0      	nop			@ (mov r8, r8)
 800b968:	40012c00 	.word	0x40012c00
 800b96c:	ff0fffff 	.word	0xff0fffff
 800b970:	40000400 	.word	0x40000400

0800b974 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b084      	sub	sp, #16
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b97e:	2300      	movs	r3, #0
 800b980:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	223c      	movs	r2, #60	@ 0x3c
 800b986:	5c9b      	ldrb	r3, [r3, r2]
 800b988:	2b01      	cmp	r3, #1
 800b98a:	d101      	bne.n	800b990 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b98c:	2302      	movs	r3, #2
 800b98e:	e06f      	b.n	800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	223c      	movs	r2, #60	@ 0x3c
 800b994:	2101      	movs	r1, #1
 800b996:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	22ff      	movs	r2, #255	@ 0xff
 800b99c:	4393      	bics	r3, r2
 800b99e:	001a      	movs	r2, r3
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	68db      	ldr	r3, [r3, #12]
 800b9a4:	4313      	orrs	r3, r2
 800b9a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	4a33      	ldr	r2, [pc, #204]	@ (800ba78 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800b9ac:	401a      	ands	r2, r3
 800b9ae:	683b      	ldr	r3, [r7, #0]
 800b9b0:	689b      	ldr	r3, [r3, #8]
 800b9b2:	4313      	orrs	r3, r2
 800b9b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	4a30      	ldr	r2, [pc, #192]	@ (800ba7c <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800b9ba:	401a      	ands	r2, r3
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	4313      	orrs	r3, r2
 800b9c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	4a2e      	ldr	r2, [pc, #184]	@ (800ba80 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800b9c8:	401a      	ands	r2, r3
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	4313      	orrs	r3, r2
 800b9d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	4a2b      	ldr	r2, [pc, #172]	@ (800ba84 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800b9d6:	401a      	ands	r2, r3
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	691b      	ldr	r3, [r3, #16]
 800b9dc:	4313      	orrs	r3, r2
 800b9de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	4a29      	ldr	r2, [pc, #164]	@ (800ba88 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800b9e4:	401a      	ands	r2, r3
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	695b      	ldr	r3, [r3, #20]
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	4a26      	ldr	r2, [pc, #152]	@ (800ba8c <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800b9f2:	401a      	ands	r2, r3
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9f8:	4313      	orrs	r3, r2
 800b9fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	4a24      	ldr	r2, [pc, #144]	@ (800ba90 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800ba00:	401a      	ands	r2, r3
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	699b      	ldr	r3, [r3, #24]
 800ba06:	041b      	lsls	r3, r3, #16
 800ba08:	4313      	orrs	r3, r2
 800ba0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	4a21      	ldr	r2, [pc, #132]	@ (800ba94 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800ba10:	401a      	ands	r2, r3
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	69db      	ldr	r3, [r3, #28]
 800ba16:	4313      	orrs	r3, r2
 800ba18:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	4a1e      	ldr	r2, [pc, #120]	@ (800ba98 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d11c      	bne.n	800ba5e <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	4a1d      	ldr	r2, [pc, #116]	@ (800ba9c <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800ba28:	401a      	ands	r2, r3
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba2e:	051b      	lsls	r3, r3, #20
 800ba30:	4313      	orrs	r3, r2
 800ba32:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	4a1a      	ldr	r2, [pc, #104]	@ (800baa0 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800ba38:	401a      	ands	r2, r3
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	6a1b      	ldr	r3, [r3, #32]
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	4a17      	ldr	r2, [pc, #92]	@ (800baa4 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800ba46:	401a      	ands	r2, r3
 800ba48:	683b      	ldr	r3, [r7, #0]
 800ba4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba4c:	4313      	orrs	r3, r2
 800ba4e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	4a15      	ldr	r2, [pc, #84]	@ (800baa8 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800ba54:	401a      	ands	r2, r3
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba5a:	4313      	orrs	r3, r2
 800ba5c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	68fa      	ldr	r2, [r7, #12]
 800ba64:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	223c      	movs	r2, #60	@ 0x3c
 800ba6a:	2100      	movs	r1, #0
 800ba6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ba6e:	2300      	movs	r3, #0
}
 800ba70:	0018      	movs	r0, r3
 800ba72:	46bd      	mov	sp, r7
 800ba74:	b004      	add	sp, #16
 800ba76:	bd80      	pop	{r7, pc}
 800ba78:	fffffcff 	.word	0xfffffcff
 800ba7c:	fffffbff 	.word	0xfffffbff
 800ba80:	fffff7ff 	.word	0xfffff7ff
 800ba84:	ffffefff 	.word	0xffffefff
 800ba88:	ffffdfff 	.word	0xffffdfff
 800ba8c:	ffffbfff 	.word	0xffffbfff
 800ba90:	fff0ffff 	.word	0xfff0ffff
 800ba94:	efffffff 	.word	0xefffffff
 800ba98:	40012c00 	.word	0x40012c00
 800ba9c:	ff0fffff 	.word	0xff0fffff
 800baa0:	feffffff 	.word	0xfeffffff
 800baa4:	fdffffff 	.word	0xfdffffff
 800baa8:	dfffffff 	.word	0xdfffffff

0800baac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b082      	sub	sp, #8
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bab4:	46c0      	nop			@ (mov r8, r8)
 800bab6:	46bd      	mov	sp, r7
 800bab8:	b002      	add	sp, #8
 800baba:	bd80      	pop	{r7, pc}

0800babc <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800babc:	b580      	push	{r7, lr}
 800babe:	b082      	sub	sp, #8
 800bac0:	af00      	add	r7, sp, #0
 800bac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800bac4:	46c0      	nop			@ (mov r8, r8)
 800bac6:	46bd      	mov	sp, r7
 800bac8:	b002      	add	sp, #8
 800baca:	bd80      	pop	{r7, pc}

0800bacc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b082      	sub	sp, #8
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bad4:	46c0      	nop			@ (mov r8, r8)
 800bad6:	46bd      	mov	sp, r7
 800bad8:	b002      	add	sp, #8
 800bada:	bd80      	pop	{r7, pc}

0800badc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b082      	sub	sp, #8
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bae4:	46c0      	nop			@ (mov r8, r8)
 800bae6:	46bd      	mov	sp, r7
 800bae8:	b002      	add	sp, #8
 800baea:	bd80      	pop	{r7, pc}

0800baec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b082      	sub	sp, #8
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d101      	bne.n	800bafe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bafa:	2301      	movs	r3, #1
 800bafc:	e055      	b.n	800bbaa <HAL_UART_Init+0xbe>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2288      	movs	r2, #136	@ 0x88
 800bb02:	589b      	ldr	r3, [r3, r2]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d116      	bne.n	800bb36 <HAL_UART_Init+0x4a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2284      	movs	r2, #132	@ 0x84
 800bb0c:	2100      	movs	r1, #0
 800bb0e:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	0018      	movs	r0, r3
 800bb14:	f000 fce0 	bl	800c4d8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	22c4      	movs	r2, #196	@ 0xc4
 800bb1c:	589b      	ldr	r3, [r3, r2]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d103      	bne.n	800bb2a <HAL_UART_Init+0x3e>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	21c4      	movs	r1, #196	@ 0xc4
 800bb26:	4a23      	ldr	r2, [pc, #140]	@ (800bbb4 <HAL_UART_Init+0xc8>)
 800bb28:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	22c4      	movs	r2, #196	@ 0xc4
 800bb2e:	589b      	ldr	r3, [r3, r2]
 800bb30:	687a      	ldr	r2, [r7, #4]
 800bb32:	0010      	movs	r0, r2
 800bb34:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2288      	movs	r2, #136	@ 0x88
 800bb3a:	2124      	movs	r1, #36	@ 0x24
 800bb3c:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	2101      	movs	r1, #1
 800bb4a:	438a      	bics	r2, r1
 800bb4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d003      	beq.n	800bb5e <HAL_UART_Init+0x72>
  {
    UART_AdvFeatureConfig(huart);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	0018      	movs	r0, r3
 800bb5a:	f000 ff85 	bl	800ca68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	0018      	movs	r0, r3
 800bb62:	f000 fd09 	bl	800c578 <UART_SetConfig>
 800bb66:	0003      	movs	r3, r0
 800bb68:	2b01      	cmp	r3, #1
 800bb6a:	d101      	bne.n	800bb70 <HAL_UART_Init+0x84>
  {
    return HAL_ERROR;
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	e01c      	b.n	800bbaa <HAL_UART_Init+0xbe>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	685a      	ldr	r2, [r3, #4]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	490f      	ldr	r1, [pc, #60]	@ (800bbb8 <HAL_UART_Init+0xcc>)
 800bb7c:	400a      	ands	r2, r1
 800bb7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	689a      	ldr	r2, [r3, #8]
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	212a      	movs	r1, #42	@ 0x2a
 800bb8c:	438a      	bics	r2, r1
 800bb8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	681a      	ldr	r2, [r3, #0]
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	2101      	movs	r1, #1
 800bb9c:	430a      	orrs	r2, r1
 800bb9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	0018      	movs	r0, r3
 800bba4:	f001 f814 	bl	800cbd0 <UART_CheckIdleState>
 800bba8:	0003      	movs	r3, r0
}
 800bbaa:	0018      	movs	r0, r3
 800bbac:	46bd      	mov	sp, r7
 800bbae:	b002      	add	sp, #8
 800bbb0:	bd80      	pop	{r7, pc}
 800bbb2:	46c0      	nop			@ (mov r8, r8)
 800bbb4:	08004fbd 	.word	0x08004fbd
 800bbb8:	ffffb7ff 	.word	0xffffb7ff

0800bbbc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b086      	sub	sp, #24
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	60f8      	str	r0, [r7, #12]
 800bbc4:	607a      	str	r2, [r7, #4]
 800bbc6:	230b      	movs	r3, #11
 800bbc8:	18fb      	adds	r3, r7, r3
 800bbca:	1c0a      	adds	r2, r1, #0
 800bbcc:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bbce:	2317      	movs	r3, #23
 800bbd0:	18fb      	adds	r3, r7, r3
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	701a      	strb	r2, [r3, #0]

  if (pCallback == NULL)
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d109      	bne.n	800bbf0 <HAL_UART_RegisterCallback+0x34>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	2290      	movs	r2, #144	@ 0x90
 800bbe0:	589b      	ldr	r3, [r3, r2]
 800bbe2:	2240      	movs	r2, #64	@ 0x40
 800bbe4:	431a      	orrs	r2, r3
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	2190      	movs	r1, #144	@ 0x90
 800bbea:	505a      	str	r2, [r3, r1]

    return HAL_ERROR;
 800bbec:	2301      	movs	r3, #1
 800bbee:	e08f      	b.n	800bd10 <HAL_UART_RegisterCallback+0x154>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2288      	movs	r2, #136	@ 0x88
 800bbf4:	589b      	ldr	r3, [r3, r2]
 800bbf6:	2b20      	cmp	r3, #32
 800bbf8:	d157      	bne.n	800bcaa <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800bbfa:	230b      	movs	r3, #11
 800bbfc:	18fb      	adds	r3, r7, r3
 800bbfe:	781b      	ldrb	r3, [r3, #0]
 800bc00:	2b0c      	cmp	r3, #12
 800bc02:	d845      	bhi.n	800bc90 <HAL_UART_RegisterCallback+0xd4>
 800bc04:	009a      	lsls	r2, r3, #2
 800bc06:	4b44      	ldr	r3, [pc, #272]	@ (800bd18 <HAL_UART_RegisterCallback+0x15c>)
 800bc08:	18d3      	adds	r3, r2, r3
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	469f      	mov	pc, r3
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	2194      	movs	r1, #148	@ 0x94
 800bc12:	687a      	ldr	r2, [r7, #4]
 800bc14:	505a      	str	r2, [r3, r1]
        break;
 800bc16:	e078      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	2198      	movs	r1, #152	@ 0x98
 800bc1c:	687a      	ldr	r2, [r7, #4]
 800bc1e:	505a      	str	r2, [r3, r1]
        break;
 800bc20:	e073      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	219c      	movs	r1, #156	@ 0x9c
 800bc26:	687a      	ldr	r2, [r7, #4]
 800bc28:	505a      	str	r2, [r3, r1]
        break;
 800bc2a:	e06e      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	21a0      	movs	r1, #160	@ 0xa0
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	505a      	str	r2, [r3, r1]
        break;
 800bc34:	e069      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	21a4      	movs	r1, #164	@ 0xa4
 800bc3a:	687a      	ldr	r2, [r7, #4]
 800bc3c:	505a      	str	r2, [r3, r1]
        break;
 800bc3e:	e064      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	21a8      	movs	r1, #168	@ 0xa8
 800bc44:	687a      	ldr	r2, [r7, #4]
 800bc46:	505a      	str	r2, [r3, r1]
        break;
 800bc48:	e05f      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	21ac      	movs	r1, #172	@ 0xac
 800bc4e:	687a      	ldr	r2, [r7, #4]
 800bc50:	505a      	str	r2, [r3, r1]
        break;
 800bc52:	e05a      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	21b0      	movs	r1, #176	@ 0xb0
 800bc58:	687a      	ldr	r2, [r7, #4]
 800bc5a:	505a      	str	r2, [r3, r1]
        break;
 800bc5c:	e055      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	21b4      	movs	r1, #180	@ 0xb4
 800bc62:	687a      	ldr	r2, [r7, #4]
 800bc64:	505a      	str	r2, [r3, r1]
        break;
 800bc66:	e050      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	21b8      	movs	r1, #184	@ 0xb8
 800bc6c:	687a      	ldr	r2, [r7, #4]
 800bc6e:	505a      	str	r2, [r3, r1]
        break;
 800bc70:	e04b      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	21bc      	movs	r1, #188	@ 0xbc
 800bc76:	687a      	ldr	r2, [r7, #4]
 800bc78:	505a      	str	r2, [r3, r1]
        break;
 800bc7a:	e046      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	21c4      	movs	r1, #196	@ 0xc4
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	505a      	str	r2, [r3, r1]
        break;
 800bc84:	e041      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	21c8      	movs	r1, #200	@ 0xc8
 800bc8a:	687a      	ldr	r2, [r7, #4]
 800bc8c:	505a      	str	r2, [r3, r1]
        break;
 800bc8e:	e03c      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	2290      	movs	r2, #144	@ 0x90
 800bc94:	589b      	ldr	r3, [r3, r2]
 800bc96:	2240      	movs	r2, #64	@ 0x40
 800bc98:	431a      	orrs	r2, r3
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	2190      	movs	r1, #144	@ 0x90
 800bc9e:	505a      	str	r2, [r3, r1]

        status =  HAL_ERROR;
 800bca0:	2317      	movs	r3, #23
 800bca2:	18fb      	adds	r3, r7, r3
 800bca4:	2201      	movs	r2, #1
 800bca6:	701a      	strb	r2, [r3, #0]
        break;
 800bca8:	e02f      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	2288      	movs	r2, #136	@ 0x88
 800bcae:	589b      	ldr	r3, [r3, r2]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d11e      	bne.n	800bcf2 <HAL_UART_RegisterCallback+0x136>
  {
    switch (CallbackID)
 800bcb4:	230b      	movs	r3, #11
 800bcb6:	18fb      	adds	r3, r7, r3
 800bcb8:	781b      	ldrb	r3, [r3, #0]
 800bcba:	2b0b      	cmp	r3, #11
 800bcbc:	d002      	beq.n	800bcc4 <HAL_UART_RegisterCallback+0x108>
 800bcbe:	2b0c      	cmp	r3, #12
 800bcc0:	d005      	beq.n	800bcce <HAL_UART_RegisterCallback+0x112>
 800bcc2:	e009      	b.n	800bcd8 <HAL_UART_RegisterCallback+0x11c>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	21c4      	movs	r1, #196	@ 0xc4
 800bcc8:	687a      	ldr	r2, [r7, #4]
 800bcca:	505a      	str	r2, [r3, r1]
        break;
 800bccc:	e01d      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	21c8      	movs	r1, #200	@ 0xc8
 800bcd2:	687a      	ldr	r2, [r7, #4]
 800bcd4:	505a      	str	r2, [r3, r1]
        break;
 800bcd6:	e018      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	2290      	movs	r2, #144	@ 0x90
 800bcdc:	589b      	ldr	r3, [r3, r2]
 800bcde:	2240      	movs	r2, #64	@ 0x40
 800bce0:	431a      	orrs	r2, r3
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2190      	movs	r1, #144	@ 0x90
 800bce6:	505a      	str	r2, [r3, r1]

        status =  HAL_ERROR;
 800bce8:	2317      	movs	r3, #23
 800bcea:	18fb      	adds	r3, r7, r3
 800bcec:	2201      	movs	r2, #1
 800bcee:	701a      	strb	r2, [r3, #0]
        break;
 800bcf0:	e00b      	b.n	800bd0a <HAL_UART_RegisterCallback+0x14e>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	2290      	movs	r2, #144	@ 0x90
 800bcf6:	589b      	ldr	r3, [r3, r2]
 800bcf8:	2240      	movs	r2, #64	@ 0x40
 800bcfa:	431a      	orrs	r2, r3
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	2190      	movs	r1, #144	@ 0x90
 800bd00:	505a      	str	r2, [r3, r1]

    status =  HAL_ERROR;
 800bd02:	2317      	movs	r3, #23
 800bd04:	18fb      	adds	r3, r7, r3
 800bd06:	2201      	movs	r2, #1
 800bd08:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800bd0a:	2317      	movs	r3, #23
 800bd0c:	18fb      	adds	r3, r7, r3
 800bd0e:	781b      	ldrb	r3, [r3, #0]
}
 800bd10:	0018      	movs	r0, r3
 800bd12:	46bd      	mov	sp, r7
 800bd14:	b006      	add	sp, #24
 800bd16:	bd80      	pop	{r7, pc}
 800bd18:	0800de4c 	.word	0x0800de4c

0800bd1c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b088      	sub	sp, #32
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	60f8      	str	r0, [r7, #12]
 800bd24:	60b9      	str	r1, [r7, #8]
 800bd26:	1dbb      	adds	r3, r7, #6
 800bd28:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	228c      	movs	r2, #140	@ 0x8c
 800bd2e:	589b      	ldr	r3, [r3, r2]
 800bd30:	2b20      	cmp	r3, #32
 800bd32:	d14a      	bne.n	800bdca <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd34:	68bb      	ldr	r3, [r7, #8]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d003      	beq.n	800bd42 <HAL_UART_Receive_DMA+0x26>
 800bd3a:	1dbb      	adds	r3, r7, #6
 800bd3c:	881b      	ldrh	r3, [r3, #0]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d101      	bne.n	800bd46 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800bd42:	2301      	movs	r3, #1
 800bd44:	e042      	b.n	800bdcc <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	689a      	ldr	r2, [r3, #8]
 800bd4a:	2380      	movs	r3, #128	@ 0x80
 800bd4c:	015b      	lsls	r3, r3, #5
 800bd4e:	429a      	cmp	r2, r3
 800bd50:	d109      	bne.n	800bd66 <HAL_UART_Receive_DMA+0x4a>
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	691b      	ldr	r3, [r3, #16]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d105      	bne.n	800bd66 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	2201      	movs	r2, #1
 800bd5e:	4013      	ands	r3, r2
 800bd60:	d001      	beq.n	800bd66 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 800bd62:	2301      	movs	r3, #1
 800bd64:	e032      	b.n	800bdcc <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	2200      	movs	r2, #0
 800bd6a:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	4a18      	ldr	r2, [pc, #96]	@ (800bdd4 <HAL_UART_Receive_DMA+0xb8>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d020      	beq.n	800bdb8 <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	685a      	ldr	r2, [r3, #4]
 800bd7c:	2380      	movs	r3, #128	@ 0x80
 800bd7e:	041b      	lsls	r3, r3, #16
 800bd80:	4013      	ands	r3, r2
 800bd82:	d019      	beq.n	800bdb8 <HAL_UART_Receive_DMA+0x9c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd84:	f3ef 8310 	mrs	r3, PRIMASK
 800bd88:	613b      	str	r3, [r7, #16]
  return(result);
 800bd8a:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bd8c:	61fb      	str	r3, [r7, #28]
 800bd8e:	2301      	movs	r3, #1
 800bd90:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd92:	697b      	ldr	r3, [r7, #20]
 800bd94:	f383 8810 	msr	PRIMASK, r3
}
 800bd98:	46c0      	nop			@ (mov r8, r8)
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	681a      	ldr	r2, [r3, #0]
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	2180      	movs	r1, #128	@ 0x80
 800bda6:	04c9      	lsls	r1, r1, #19
 800bda8:	430a      	orrs	r2, r1
 800bdaa:	601a      	str	r2, [r3, #0]
 800bdac:	69fb      	ldr	r3, [r7, #28]
 800bdae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdb0:	69bb      	ldr	r3, [r7, #24]
 800bdb2:	f383 8810 	msr	PRIMASK, r3
}
 800bdb6:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bdb8:	1dbb      	adds	r3, r7, #6
 800bdba:	881a      	ldrh	r2, [r3, #0]
 800bdbc:	68b9      	ldr	r1, [r7, #8]
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	0018      	movs	r0, r3
 800bdc2:	f001 f81f 	bl	800ce04 <UART_Start_Receive_DMA>
 800bdc6:	0003      	movs	r3, r0
 800bdc8:	e000      	b.n	800bdcc <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 800bdca:	2302      	movs	r3, #2
  }
}
 800bdcc:	0018      	movs	r0, r3
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	b008      	add	sp, #32
 800bdd2:	bd80      	pop	{r7, pc}
 800bdd4:	40008000 	.word	0x40008000

0800bdd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bdd8:	b5b0      	push	{r4, r5, r7, lr}
 800bdda:	b0aa      	sub	sp, #168	@ 0xa8
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	69db      	ldr	r3, [r3, #28]
 800bde6:	22a4      	movs	r2, #164	@ 0xa4
 800bde8:	18b9      	adds	r1, r7, r2
 800bdea:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	20a0      	movs	r0, #160	@ 0xa0
 800bdf4:	1839      	adds	r1, r7, r0
 800bdf6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	689b      	ldr	r3, [r3, #8]
 800bdfe:	249c      	movs	r4, #156	@ 0x9c
 800be00:	1939      	adds	r1, r7, r4
 800be02:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800be04:	0011      	movs	r1, r2
 800be06:	18bb      	adds	r3, r7, r2
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4aa5      	ldr	r2, [pc, #660]	@ (800c0a0 <HAL_UART_IRQHandler+0x2c8>)
 800be0c:	4013      	ands	r3, r2
 800be0e:	2298      	movs	r2, #152	@ 0x98
 800be10:	18bd      	adds	r5, r7, r2
 800be12:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800be14:	18bb      	adds	r3, r7, r2
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d11a      	bne.n	800be52 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800be1c:	187b      	adds	r3, r7, r1
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	2220      	movs	r2, #32
 800be22:	4013      	ands	r3, r2
 800be24:	d015      	beq.n	800be52 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800be26:	183b      	adds	r3, r7, r0
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	2220      	movs	r2, #32
 800be2c:	4013      	ands	r3, r2
 800be2e:	d105      	bne.n	800be3c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800be30:	193b      	adds	r3, r7, r4
 800be32:	681a      	ldr	r2, [r3, #0]
 800be34:	2380      	movs	r3, #128	@ 0x80
 800be36:	055b      	lsls	r3, r3, #21
 800be38:	4013      	ands	r3, r2
 800be3a:	d00a      	beq.n	800be52 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800be40:	2b00      	cmp	r3, #0
 800be42:	d100      	bne.n	800be46 <HAL_UART_IRQHandler+0x6e>
 800be44:	e2ea      	b.n	800c41c <HAL_UART_IRQHandler+0x644>
      {
        huart->RxISR(huart);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800be4a:	687a      	ldr	r2, [r7, #4]
 800be4c:	0010      	movs	r0, r2
 800be4e:	4798      	blx	r3
      }
      return;
 800be50:	e2e4      	b.n	800c41c <HAL_UART_IRQHandler+0x644>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800be52:	2398      	movs	r3, #152	@ 0x98
 800be54:	18fb      	adds	r3, r7, r3
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d100      	bne.n	800be5e <HAL_UART_IRQHandler+0x86>
 800be5c:	e128      	b.n	800c0b0 <HAL_UART_IRQHandler+0x2d8>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800be5e:	239c      	movs	r3, #156	@ 0x9c
 800be60:	18fb      	adds	r3, r7, r3
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	4a8f      	ldr	r2, [pc, #572]	@ (800c0a4 <HAL_UART_IRQHandler+0x2cc>)
 800be66:	4013      	ands	r3, r2
 800be68:	d106      	bne.n	800be78 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800be6a:	23a0      	movs	r3, #160	@ 0xa0
 800be6c:	18fb      	adds	r3, r7, r3
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	4a8d      	ldr	r2, [pc, #564]	@ (800c0a8 <HAL_UART_IRQHandler+0x2d0>)
 800be72:	4013      	ands	r3, r2
 800be74:	d100      	bne.n	800be78 <HAL_UART_IRQHandler+0xa0>
 800be76:	e11b      	b.n	800c0b0 <HAL_UART_IRQHandler+0x2d8>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800be78:	23a4      	movs	r3, #164	@ 0xa4
 800be7a:	18fb      	adds	r3, r7, r3
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	2201      	movs	r2, #1
 800be80:	4013      	ands	r3, r2
 800be82:	d012      	beq.n	800beaa <HAL_UART_IRQHandler+0xd2>
 800be84:	23a0      	movs	r3, #160	@ 0xa0
 800be86:	18fb      	adds	r3, r7, r3
 800be88:	681a      	ldr	r2, [r3, #0]
 800be8a:	2380      	movs	r3, #128	@ 0x80
 800be8c:	005b      	lsls	r3, r3, #1
 800be8e:	4013      	ands	r3, r2
 800be90:	d00b      	beq.n	800beaa <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	2201      	movs	r2, #1
 800be98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2290      	movs	r2, #144	@ 0x90
 800be9e:	589b      	ldr	r3, [r3, r2]
 800bea0:	2201      	movs	r2, #1
 800bea2:	431a      	orrs	r2, r3
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2190      	movs	r1, #144	@ 0x90
 800bea8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800beaa:	23a4      	movs	r3, #164	@ 0xa4
 800beac:	18fb      	adds	r3, r7, r3
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2202      	movs	r2, #2
 800beb2:	4013      	ands	r3, r2
 800beb4:	d011      	beq.n	800beda <HAL_UART_IRQHandler+0x102>
 800beb6:	239c      	movs	r3, #156	@ 0x9c
 800beb8:	18fb      	adds	r3, r7, r3
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	2201      	movs	r2, #1
 800bebe:	4013      	ands	r3, r2
 800bec0:	d00b      	beq.n	800beda <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	2202      	movs	r2, #2
 800bec8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2290      	movs	r2, #144	@ 0x90
 800bece:	589b      	ldr	r3, [r3, r2]
 800bed0:	2204      	movs	r2, #4
 800bed2:	431a      	orrs	r2, r3
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2190      	movs	r1, #144	@ 0x90
 800bed8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800beda:	23a4      	movs	r3, #164	@ 0xa4
 800bedc:	18fb      	adds	r3, r7, r3
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	2204      	movs	r2, #4
 800bee2:	4013      	ands	r3, r2
 800bee4:	d011      	beq.n	800bf0a <HAL_UART_IRQHandler+0x132>
 800bee6:	239c      	movs	r3, #156	@ 0x9c
 800bee8:	18fb      	adds	r3, r7, r3
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	2201      	movs	r2, #1
 800beee:	4013      	ands	r3, r2
 800bef0:	d00b      	beq.n	800bf0a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	2204      	movs	r2, #4
 800bef8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2290      	movs	r2, #144	@ 0x90
 800befe:	589b      	ldr	r3, [r3, r2]
 800bf00:	2202      	movs	r2, #2
 800bf02:	431a      	orrs	r2, r3
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2190      	movs	r1, #144	@ 0x90
 800bf08:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bf0a:	23a4      	movs	r3, #164	@ 0xa4
 800bf0c:	18fb      	adds	r3, r7, r3
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	2208      	movs	r2, #8
 800bf12:	4013      	ands	r3, r2
 800bf14:	d017      	beq.n	800bf46 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bf16:	23a0      	movs	r3, #160	@ 0xa0
 800bf18:	18fb      	adds	r3, r7, r3
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	2220      	movs	r2, #32
 800bf1e:	4013      	ands	r3, r2
 800bf20:	d105      	bne.n	800bf2e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bf22:	239c      	movs	r3, #156	@ 0x9c
 800bf24:	18fb      	adds	r3, r7, r3
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a5e      	ldr	r2, [pc, #376]	@ (800c0a4 <HAL_UART_IRQHandler+0x2cc>)
 800bf2a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bf2c:	d00b      	beq.n	800bf46 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2208      	movs	r2, #8
 800bf34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2290      	movs	r2, #144	@ 0x90
 800bf3a:	589b      	ldr	r3, [r3, r2]
 800bf3c:	2208      	movs	r2, #8
 800bf3e:	431a      	orrs	r2, r3
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2190      	movs	r1, #144	@ 0x90
 800bf44:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bf46:	23a4      	movs	r3, #164	@ 0xa4
 800bf48:	18fb      	adds	r3, r7, r3
 800bf4a:	681a      	ldr	r2, [r3, #0]
 800bf4c:	2380      	movs	r3, #128	@ 0x80
 800bf4e:	011b      	lsls	r3, r3, #4
 800bf50:	4013      	ands	r3, r2
 800bf52:	d013      	beq.n	800bf7c <HAL_UART_IRQHandler+0x1a4>
 800bf54:	23a0      	movs	r3, #160	@ 0xa0
 800bf56:	18fb      	adds	r3, r7, r3
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	2380      	movs	r3, #128	@ 0x80
 800bf5c:	04db      	lsls	r3, r3, #19
 800bf5e:	4013      	ands	r3, r2
 800bf60:	d00c      	beq.n	800bf7c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	2280      	movs	r2, #128	@ 0x80
 800bf68:	0112      	lsls	r2, r2, #4
 800bf6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	2290      	movs	r2, #144	@ 0x90
 800bf70:	589b      	ldr	r3, [r3, r2]
 800bf72:	2220      	movs	r2, #32
 800bf74:	431a      	orrs	r2, r3
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2190      	movs	r1, #144	@ 0x90
 800bf7a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2290      	movs	r2, #144	@ 0x90
 800bf80:	589b      	ldr	r3, [r3, r2]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d100      	bne.n	800bf88 <HAL_UART_IRQHandler+0x1b0>
 800bf86:	e24b      	b.n	800c420 <HAL_UART_IRQHandler+0x648>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bf88:	23a4      	movs	r3, #164	@ 0xa4
 800bf8a:	18fb      	adds	r3, r7, r3
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	2220      	movs	r2, #32
 800bf90:	4013      	ands	r3, r2
 800bf92:	d015      	beq.n	800bfc0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bf94:	23a0      	movs	r3, #160	@ 0xa0
 800bf96:	18fb      	adds	r3, r7, r3
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	2220      	movs	r2, #32
 800bf9c:	4013      	ands	r3, r2
 800bf9e:	d106      	bne.n	800bfae <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bfa0:	239c      	movs	r3, #156	@ 0x9c
 800bfa2:	18fb      	adds	r3, r7, r3
 800bfa4:	681a      	ldr	r2, [r3, #0]
 800bfa6:	2380      	movs	r3, #128	@ 0x80
 800bfa8:	055b      	lsls	r3, r3, #21
 800bfaa:	4013      	ands	r3, r2
 800bfac:	d008      	beq.n	800bfc0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d004      	beq.n	800bfc0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfba:	687a      	ldr	r2, [r7, #4]
 800bfbc:	0010      	movs	r0, r2
 800bfbe:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2290      	movs	r2, #144	@ 0x90
 800bfc4:	589b      	ldr	r3, [r3, r2]
 800bfc6:	2194      	movs	r1, #148	@ 0x94
 800bfc8:	187a      	adds	r2, r7, r1
 800bfca:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	689b      	ldr	r3, [r3, #8]
 800bfd2:	2240      	movs	r2, #64	@ 0x40
 800bfd4:	4013      	ands	r3, r2
 800bfd6:	2b40      	cmp	r3, #64	@ 0x40
 800bfd8:	d004      	beq.n	800bfe4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bfda:	187b      	adds	r3, r7, r1
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	2228      	movs	r2, #40	@ 0x28
 800bfe0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bfe2:	d050      	beq.n	800c086 <HAL_UART_IRQHandler+0x2ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	0018      	movs	r0, r3
 800bfe8:	f000 fff2 	bl	800cfd0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	689b      	ldr	r3, [r3, #8]
 800bff2:	2240      	movs	r2, #64	@ 0x40
 800bff4:	4013      	ands	r3, r2
 800bff6:	2b40      	cmp	r3, #64	@ 0x40
 800bff8:	d13e      	bne.n	800c078 <HAL_UART_IRQHandler+0x2a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bffa:	f3ef 8310 	mrs	r3, PRIMASK
 800bffe:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800c000:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c002:	2090      	movs	r0, #144	@ 0x90
 800c004:	183a      	adds	r2, r7, r0
 800c006:	6013      	str	r3, [r2, #0]
 800c008:	2301      	movs	r3, #1
 800c00a:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c00c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c00e:	f383 8810 	msr	PRIMASK, r3
}
 800c012:	46c0      	nop			@ (mov r8, r8)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	689a      	ldr	r2, [r3, #8]
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	2140      	movs	r1, #64	@ 0x40
 800c020:	438a      	bics	r2, r1
 800c022:	609a      	str	r2, [r3, #8]
 800c024:	183b      	adds	r3, r7, r0
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c02a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c02c:	f383 8810 	msr	PRIMASK, r3
}
 800c030:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	2280      	movs	r2, #128	@ 0x80
 800c036:	589b      	ldr	r3, [r3, r2]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d016      	beq.n	800c06a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	2280      	movs	r2, #128	@ 0x80
 800c040:	589b      	ldr	r3, [r3, r2]
 800c042:	4a1a      	ldr	r2, [pc, #104]	@ (800c0ac <HAL_UART_IRQHandler+0x2d4>)
 800c044:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2280      	movs	r2, #128	@ 0x80
 800c04a:	589b      	ldr	r3, [r3, r2]
 800c04c:	0018      	movs	r0, r3
 800c04e:	f7fb fb3f 	bl	80076d0 <HAL_DMA_Abort_IT>
 800c052:	1e03      	subs	r3, r0, #0
 800c054:	d022      	beq.n	800c09c <HAL_UART_IRQHandler+0x2c4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2280      	movs	r2, #128	@ 0x80
 800c05a:	589b      	ldr	r3, [r3, r2]
 800c05c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c05e:	687a      	ldr	r2, [r7, #4]
 800c060:	2180      	movs	r1, #128	@ 0x80
 800c062:	5852      	ldr	r2, [r2, r1]
 800c064:	0010      	movs	r0, r2
 800c066:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c068:	e018      	b.n	800c09c <HAL_UART_IRQHandler+0x2c4>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	22a4      	movs	r2, #164	@ 0xa4
 800c06e:	589b      	ldr	r3, [r3, r2]
 800c070:	687a      	ldr	r2, [r7, #4]
 800c072:	0010      	movs	r0, r2
 800c074:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c076:	e011      	b.n	800c09c <HAL_UART_IRQHandler+0x2c4>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	22a4      	movs	r2, #164	@ 0xa4
 800c07c:	589b      	ldr	r3, [r3, r2]
 800c07e:	687a      	ldr	r2, [r7, #4]
 800c080:	0010      	movs	r0, r2
 800c082:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c084:	e00a      	b.n	800c09c <HAL_UART_IRQHandler+0x2c4>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	22a4      	movs	r2, #164	@ 0xa4
 800c08a:	589b      	ldr	r3, [r3, r2]
 800c08c:	687a      	ldr	r2, [r7, #4]
 800c08e:	0010      	movs	r0, r2
 800c090:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2290      	movs	r2, #144	@ 0x90
 800c096:	2100      	movs	r1, #0
 800c098:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800c09a:	e1c1      	b.n	800c420 <HAL_UART_IRQHandler+0x648>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c09c:	46c0      	nop			@ (mov r8, r8)
    return;
 800c09e:	e1bf      	b.n	800c420 <HAL_UART_IRQHandler+0x648>
 800c0a0:	0000080f 	.word	0x0000080f
 800c0a4:	10000001 	.word	0x10000001
 800c0a8:	04000120 	.word	0x04000120
 800c0ac:	0800d2a3 	.word	0x0800d2a3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0b4:	2b01      	cmp	r3, #1
 800c0b6:	d000      	beq.n	800c0ba <HAL_UART_IRQHandler+0x2e2>
 800c0b8:	e140      	b.n	800c33c <HAL_UART_IRQHandler+0x564>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c0ba:	23a4      	movs	r3, #164	@ 0xa4
 800c0bc:	18fb      	adds	r3, r7, r3
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	2210      	movs	r2, #16
 800c0c2:	4013      	ands	r3, r2
 800c0c4:	d100      	bne.n	800c0c8 <HAL_UART_IRQHandler+0x2f0>
 800c0c6:	e139      	b.n	800c33c <HAL_UART_IRQHandler+0x564>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c0c8:	23a0      	movs	r3, #160	@ 0xa0
 800c0ca:	18fb      	adds	r3, r7, r3
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	2210      	movs	r2, #16
 800c0d0:	4013      	ands	r3, r2
 800c0d2:	d100      	bne.n	800c0d6 <HAL_UART_IRQHandler+0x2fe>
 800c0d4:	e132      	b.n	800c33c <HAL_UART_IRQHandler+0x564>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	2210      	movs	r2, #16
 800c0dc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	689b      	ldr	r3, [r3, #8]
 800c0e4:	2240      	movs	r2, #64	@ 0x40
 800c0e6:	4013      	ands	r3, r2
 800c0e8:	2b40      	cmp	r3, #64	@ 0x40
 800c0ea:	d000      	beq.n	800c0ee <HAL_UART_IRQHandler+0x316>
 800c0ec:	e0a5      	b.n	800c23a <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	2280      	movs	r2, #128	@ 0x80
 800c0f2:	589b      	ldr	r3, [r3, r2]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	685a      	ldr	r2, [r3, #4]
 800c0f8:	217e      	movs	r1, #126	@ 0x7e
 800c0fa:	187b      	adds	r3, r7, r1
 800c0fc:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800c0fe:	187b      	adds	r3, r7, r1
 800c100:	881b      	ldrh	r3, [r3, #0]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d100      	bne.n	800c108 <HAL_UART_IRQHandler+0x330>
 800c106:	e18d      	b.n	800c424 <HAL_UART_IRQHandler+0x64c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	225c      	movs	r2, #92	@ 0x5c
 800c10c:	5a9b      	ldrh	r3, [r3, r2]
 800c10e:	187a      	adds	r2, r7, r1
 800c110:	8812      	ldrh	r2, [r2, #0]
 800c112:	429a      	cmp	r2, r3
 800c114:	d300      	bcc.n	800c118 <HAL_UART_IRQHandler+0x340>
 800c116:	e185      	b.n	800c424 <HAL_UART_IRQHandler+0x64c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	187a      	adds	r2, r7, r1
 800c11c:	215e      	movs	r1, #94	@ 0x5e
 800c11e:	8812      	ldrh	r2, [r2, #0]
 800c120:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2280      	movs	r2, #128	@ 0x80
 800c126:	589b      	ldr	r3, [r3, r2]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	2220      	movs	r2, #32
 800c12e:	4013      	ands	r3, r2
 800c130:	d170      	bne.n	800c214 <HAL_UART_IRQHandler+0x43c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c132:	f3ef 8310 	mrs	r3, PRIMASK
 800c136:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800c138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c13a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c13c:	2301      	movs	r3, #1
 800c13e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c142:	f383 8810 	msr	PRIMASK, r3
}
 800c146:	46c0      	nop			@ (mov r8, r8)
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	681a      	ldr	r2, [r3, #0]
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	49b8      	ldr	r1, [pc, #736]	@ (800c434 <HAL_UART_IRQHandler+0x65c>)
 800c154:	400a      	ands	r2, r1
 800c156:	601a      	str	r2, [r3, #0]
 800c158:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c15a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c15c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c15e:	f383 8810 	msr	PRIMASK, r3
}
 800c162:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c164:	f3ef 8310 	mrs	r3, PRIMASK
 800c168:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800c16a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c16c:	677b      	str	r3, [r7, #116]	@ 0x74
 800c16e:	2301      	movs	r3, #1
 800c170:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c172:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c174:	f383 8810 	msr	PRIMASK, r3
}
 800c178:	46c0      	nop			@ (mov r8, r8)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	689a      	ldr	r2, [r3, #8]
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	2101      	movs	r1, #1
 800c186:	438a      	bics	r2, r1
 800c188:	609a      	str	r2, [r3, #8]
 800c18a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c18c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c18e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c190:	f383 8810 	msr	PRIMASK, r3
}
 800c194:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c196:	f3ef 8310 	mrs	r3, PRIMASK
 800c19a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800c19c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c19e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c1a0:	2301      	movs	r3, #1
 800c1a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1a6:	f383 8810 	msr	PRIMASK, r3
}
 800c1aa:	46c0      	nop			@ (mov r8, r8)
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	689a      	ldr	r2, [r3, #8]
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	2140      	movs	r1, #64	@ 0x40
 800c1b8:	438a      	bics	r2, r1
 800c1ba:	609a      	str	r2, [r3, #8]
 800c1bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1be:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1c2:	f383 8810 	msr	PRIMASK, r3
}
 800c1c6:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	228c      	movs	r2, #140	@ 0x8c
 800c1cc:	2120      	movs	r1, #32
 800c1ce:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c1d6:	f3ef 8310 	mrs	r3, PRIMASK
 800c1da:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800c1dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c1e6:	f383 8810 	msr	PRIMASK, r3
}
 800c1ea:	46c0      	nop			@ (mov r8, r8)
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	681a      	ldr	r2, [r3, #0]
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	2110      	movs	r1, #16
 800c1f8:	438a      	bics	r2, r1
 800c1fa:	601a      	str	r2, [r3, #0]
 800c1fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c1fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c200:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c202:	f383 8810 	msr	PRIMASK, r3
}
 800c206:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2280      	movs	r2, #128	@ 0x80
 800c20c:	589b      	ldr	r3, [r3, r2]
 800c20e:	0018      	movs	r0, r3
 800c210:	f7fb f9fc 	bl	800760c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2202      	movs	r2, #2
 800c218:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	22c0      	movs	r2, #192	@ 0xc0
 800c21e:	589b      	ldr	r3, [r3, r2]
 800c220:	687a      	ldr	r2, [r7, #4]
 800c222:	215c      	movs	r1, #92	@ 0x5c
 800c224:	5a51      	ldrh	r1, [r2, r1]
 800c226:	687a      	ldr	r2, [r7, #4]
 800c228:	205e      	movs	r0, #94	@ 0x5e
 800c22a:	5a12      	ldrh	r2, [r2, r0]
 800c22c:	b292      	uxth	r2, r2
 800c22e:	1a8a      	subs	r2, r1, r2
 800c230:	b291      	uxth	r1, r2
 800c232:	687a      	ldr	r2, [r7, #4]
 800c234:	0010      	movs	r0, r2
 800c236:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c238:	e0f4      	b.n	800c424 <HAL_UART_IRQHandler+0x64c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	225c      	movs	r2, #92	@ 0x5c
 800c23e:	5a99      	ldrh	r1, [r3, r2]
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	225e      	movs	r2, #94	@ 0x5e
 800c244:	5a9b      	ldrh	r3, [r3, r2]
 800c246:	b29a      	uxth	r2, r3
 800c248:	208e      	movs	r0, #142	@ 0x8e
 800c24a:	183b      	adds	r3, r7, r0
 800c24c:	1a8a      	subs	r2, r1, r2
 800c24e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	225e      	movs	r2, #94	@ 0x5e
 800c254:	5a9b      	ldrh	r3, [r3, r2]
 800c256:	b29b      	uxth	r3, r3
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d100      	bne.n	800c25e <HAL_UART_IRQHandler+0x486>
 800c25c:	e0e4      	b.n	800c428 <HAL_UART_IRQHandler+0x650>
          && (nb_rx_data > 0U))
 800c25e:	183b      	adds	r3, r7, r0
 800c260:	881b      	ldrh	r3, [r3, #0]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d100      	bne.n	800c268 <HAL_UART_IRQHandler+0x490>
 800c266:	e0df      	b.n	800c428 <HAL_UART_IRQHandler+0x650>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c268:	f3ef 8310 	mrs	r3, PRIMASK
 800c26c:	60fb      	str	r3, [r7, #12]
  return(result);
 800c26e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c270:	2488      	movs	r4, #136	@ 0x88
 800c272:	193a      	adds	r2, r7, r4
 800c274:	6013      	str	r3, [r2, #0]
 800c276:	2301      	movs	r3, #1
 800c278:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c27a:	693b      	ldr	r3, [r7, #16]
 800c27c:	f383 8810 	msr	PRIMASK, r3
}
 800c280:	46c0      	nop			@ (mov r8, r8)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	681a      	ldr	r2, [r3, #0]
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	496a      	ldr	r1, [pc, #424]	@ (800c438 <HAL_UART_IRQHandler+0x660>)
 800c28e:	400a      	ands	r2, r1
 800c290:	601a      	str	r2, [r3, #0]
 800c292:	193b      	adds	r3, r7, r4
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c298:	697b      	ldr	r3, [r7, #20]
 800c29a:	f383 8810 	msr	PRIMASK, r3
}
 800c29e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c2a0:	f3ef 8310 	mrs	r3, PRIMASK
 800c2a4:	61bb      	str	r3, [r7, #24]
  return(result);
 800c2a6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c2a8:	2484      	movs	r4, #132	@ 0x84
 800c2aa:	193a      	adds	r2, r7, r4
 800c2ac:	6013      	str	r3, [r2, #0]
 800c2ae:	2301      	movs	r3, #1
 800c2b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2b2:	69fb      	ldr	r3, [r7, #28]
 800c2b4:	f383 8810 	msr	PRIMASK, r3
}
 800c2b8:	46c0      	nop			@ (mov r8, r8)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	689a      	ldr	r2, [r3, #8]
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	495d      	ldr	r1, [pc, #372]	@ (800c43c <HAL_UART_IRQHandler+0x664>)
 800c2c6:	400a      	ands	r2, r1
 800c2c8:	609a      	str	r2, [r3, #8]
 800c2ca:	193b      	adds	r3, r7, r4
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2d0:	6a3b      	ldr	r3, [r7, #32]
 800c2d2:	f383 8810 	msr	PRIMASK, r3
}
 800c2d6:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	228c      	movs	r2, #140	@ 0x8c
 800c2dc:	2120      	movs	r1, #32
 800c2de:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c2ec:	f3ef 8310 	mrs	r3, PRIMASK
 800c2f0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800c2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2f4:	2480      	movs	r4, #128	@ 0x80
 800c2f6:	193a      	adds	r2, r7, r4
 800c2f8:	6013      	str	r3, [r2, #0]
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c300:	f383 8810 	msr	PRIMASK, r3
}
 800c304:	46c0      	nop			@ (mov r8, r8)
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	681a      	ldr	r2, [r3, #0]
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	2110      	movs	r1, #16
 800c312:	438a      	bics	r2, r1
 800c314:	601a      	str	r2, [r3, #0]
 800c316:	193b      	adds	r3, r7, r4
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c31c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c31e:	f383 8810 	msr	PRIMASK, r3
}
 800c322:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	2202      	movs	r2, #2
 800c328:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	22c0      	movs	r2, #192	@ 0xc0
 800c32e:	589b      	ldr	r3, [r3, r2]
 800c330:	183a      	adds	r2, r7, r0
 800c332:	8811      	ldrh	r1, [r2, #0]
 800c334:	687a      	ldr	r2, [r7, #4]
 800c336:	0010      	movs	r0, r2
 800c338:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c33a:	e075      	b.n	800c428 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c33c:	23a4      	movs	r3, #164	@ 0xa4
 800c33e:	18fb      	adds	r3, r7, r3
 800c340:	681a      	ldr	r2, [r3, #0]
 800c342:	2380      	movs	r3, #128	@ 0x80
 800c344:	035b      	lsls	r3, r3, #13
 800c346:	4013      	ands	r3, r2
 800c348:	d012      	beq.n	800c370 <HAL_UART_IRQHandler+0x598>
 800c34a:	239c      	movs	r3, #156	@ 0x9c
 800c34c:	18fb      	adds	r3, r7, r3
 800c34e:	681a      	ldr	r2, [r3, #0]
 800c350:	2380      	movs	r3, #128	@ 0x80
 800c352:	03db      	lsls	r3, r3, #15
 800c354:	4013      	ands	r3, r2
 800c356:	d00b      	beq.n	800c370 <HAL_UART_IRQHandler+0x598>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	2280      	movs	r2, #128	@ 0x80
 800c35e:	0352      	lsls	r2, r2, #13
 800c360:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	22b4      	movs	r2, #180	@ 0xb4
 800c366:	589b      	ldr	r3, [r3, r2]
 800c368:	687a      	ldr	r2, [r7, #4]
 800c36a:	0010      	movs	r0, r2
 800c36c:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c36e:	e05e      	b.n	800c42e <HAL_UART_IRQHandler+0x656>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c370:	23a4      	movs	r3, #164	@ 0xa4
 800c372:	18fb      	adds	r3, r7, r3
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	2280      	movs	r2, #128	@ 0x80
 800c378:	4013      	ands	r3, r2
 800c37a:	d016      	beq.n	800c3aa <HAL_UART_IRQHandler+0x5d2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c37c:	23a0      	movs	r3, #160	@ 0xa0
 800c37e:	18fb      	adds	r3, r7, r3
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	2280      	movs	r2, #128	@ 0x80
 800c384:	4013      	ands	r3, r2
 800c386:	d106      	bne.n	800c396 <HAL_UART_IRQHandler+0x5be>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c388:	239c      	movs	r3, #156	@ 0x9c
 800c38a:	18fb      	adds	r3, r7, r3
 800c38c:	681a      	ldr	r2, [r3, #0]
 800c38e:	2380      	movs	r3, #128	@ 0x80
 800c390:	041b      	lsls	r3, r3, #16
 800c392:	4013      	ands	r3, r2
 800c394:	d009      	beq.n	800c3aa <HAL_UART_IRQHandler+0x5d2>
  {
    if (huart->TxISR != NULL)
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d046      	beq.n	800c42c <HAL_UART_IRQHandler+0x654>
    {
      huart->TxISR(huart);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c3a2:	687a      	ldr	r2, [r7, #4]
 800c3a4:	0010      	movs	r0, r2
 800c3a6:	4798      	blx	r3
    }
    return;
 800c3a8:	e040      	b.n	800c42c <HAL_UART_IRQHandler+0x654>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c3aa:	23a4      	movs	r3, #164	@ 0xa4
 800c3ac:	18fb      	adds	r3, r7, r3
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	2240      	movs	r2, #64	@ 0x40
 800c3b2:	4013      	ands	r3, r2
 800c3b4:	d00a      	beq.n	800c3cc <HAL_UART_IRQHandler+0x5f4>
 800c3b6:	23a0      	movs	r3, #160	@ 0xa0
 800c3b8:	18fb      	adds	r3, r7, r3
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	2240      	movs	r2, #64	@ 0x40
 800c3be:	4013      	ands	r3, r2
 800c3c0:	d004      	beq.n	800c3cc <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	0018      	movs	r0, r3
 800c3c6:	f000 ff85 	bl	800d2d4 <UART_EndTransmit_IT>
    return;
 800c3ca:	e030      	b.n	800c42e <HAL_UART_IRQHandler+0x656>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c3cc:	23a4      	movs	r3, #164	@ 0xa4
 800c3ce:	18fb      	adds	r3, r7, r3
 800c3d0:	681a      	ldr	r2, [r3, #0]
 800c3d2:	2380      	movs	r3, #128	@ 0x80
 800c3d4:	041b      	lsls	r3, r3, #16
 800c3d6:	4013      	ands	r3, r2
 800c3d8:	d00d      	beq.n	800c3f6 <HAL_UART_IRQHandler+0x61e>
 800c3da:	23a0      	movs	r3, #160	@ 0xa0
 800c3dc:	18fb      	adds	r3, r7, r3
 800c3de:	681a      	ldr	r2, [r3, #0]
 800c3e0:	2380      	movs	r3, #128	@ 0x80
 800c3e2:	05db      	lsls	r3, r3, #23
 800c3e4:	4013      	ands	r3, r2
 800c3e6:	d006      	beq.n	800c3f6 <HAL_UART_IRQHandler+0x61e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	22bc      	movs	r2, #188	@ 0xbc
 800c3ec:	589b      	ldr	r3, [r3, r2]
 800c3ee:	687a      	ldr	r2, [r7, #4]
 800c3f0:	0010      	movs	r0, r2
 800c3f2:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c3f4:	e01b      	b.n	800c42e <HAL_UART_IRQHandler+0x656>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c3f6:	23a4      	movs	r3, #164	@ 0xa4
 800c3f8:	18fb      	adds	r3, r7, r3
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	2380      	movs	r3, #128	@ 0x80
 800c3fe:	045b      	lsls	r3, r3, #17
 800c400:	4013      	ands	r3, r2
 800c402:	d014      	beq.n	800c42e <HAL_UART_IRQHandler+0x656>
 800c404:	23a0      	movs	r3, #160	@ 0xa0
 800c406:	18fb      	adds	r3, r7, r3
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	da0f      	bge.n	800c42e <HAL_UART_IRQHandler+0x656>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	22b8      	movs	r2, #184	@ 0xb8
 800c412:	589b      	ldr	r3, [r3, r2]
 800c414:	687a      	ldr	r2, [r7, #4]
 800c416:	0010      	movs	r0, r2
 800c418:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c41a:	e008      	b.n	800c42e <HAL_UART_IRQHandler+0x656>
      return;
 800c41c:	46c0      	nop			@ (mov r8, r8)
 800c41e:	e006      	b.n	800c42e <HAL_UART_IRQHandler+0x656>
    return;
 800c420:	46c0      	nop			@ (mov r8, r8)
 800c422:	e004      	b.n	800c42e <HAL_UART_IRQHandler+0x656>
      return;
 800c424:	46c0      	nop			@ (mov r8, r8)
 800c426:	e002      	b.n	800c42e <HAL_UART_IRQHandler+0x656>
      return;
 800c428:	46c0      	nop			@ (mov r8, r8)
 800c42a:	e000      	b.n	800c42e <HAL_UART_IRQHandler+0x656>
    return;
 800c42c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800c42e:	46bd      	mov	sp, r7
 800c430:	b02a      	add	sp, #168	@ 0xa8
 800c432:	bdb0      	pop	{r4, r5, r7, pc}
 800c434:	fffffeff 	.word	0xfffffeff
 800c438:	fffffedf 	.word	0xfffffedf
 800c43c:	effffffe 	.word	0xeffffffe

0800c440 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b082      	sub	sp, #8
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c448:	46c0      	nop			@ (mov r8, r8)
 800c44a:	46bd      	mov	sp, r7
 800c44c:	b002      	add	sp, #8
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b082      	sub	sp, #8
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c458:	46c0      	nop			@ (mov r8, r8)
 800c45a:	46bd      	mov	sp, r7
 800c45c:	b002      	add	sp, #8
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b082      	sub	sp, #8
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800c468:	46c0      	nop			@ (mov r8, r8)
 800c46a:	46bd      	mov	sp, r7
 800c46c:	b002      	add	sp, #8
 800c46e:	bd80      	pop	{r7, pc}

0800c470 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b082      	sub	sp, #8
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c478:	46c0      	nop			@ (mov r8, r8)
 800c47a:	46bd      	mov	sp, r7
 800c47c:	b002      	add	sp, #8
 800c47e:	bd80      	pop	{r7, pc}

0800c480 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b082      	sub	sp, #8
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c488:	46c0      	nop			@ (mov r8, r8)
 800c48a:	46bd      	mov	sp, r7
 800c48c:	b002      	add	sp, #8
 800c48e:	bd80      	pop	{r7, pc}

0800c490 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b082      	sub	sp, #8
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800c498:	46c0      	nop			@ (mov r8, r8)
 800c49a:	46bd      	mov	sp, r7
 800c49c:	b002      	add	sp, #8
 800c49e:	bd80      	pop	{r7, pc}

0800c4a0 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b082      	sub	sp, #8
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800c4a8:	46c0      	nop			@ (mov r8, r8)
 800c4aa:	46bd      	mov	sp, r7
 800c4ac:	b002      	add	sp, #8
 800c4ae:	bd80      	pop	{r7, pc}

0800c4b0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b082      	sub	sp, #8
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800c4b8:	46c0      	nop			@ (mov r8, r8)
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	b002      	add	sp, #8
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b082      	sub	sp, #8
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	6078      	str	r0, [r7, #4]
 800c4c8:	000a      	movs	r2, r1
 800c4ca:	1cbb      	adds	r3, r7, #2
 800c4cc:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c4ce:	46c0      	nop			@ (mov r8, r8)
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	b002      	add	sp, #8
 800c4d4:	bd80      	pop	{r7, pc}
	...

0800c4d8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800c4d8:	b580      	push	{r7, lr}
 800c4da:	b082      	sub	sp, #8
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2194      	movs	r1, #148	@ 0x94
 800c4e4:	4a18      	ldr	r2, [pc, #96]	@ (800c548 <UART_InitCallbacksToDefault+0x70>)
 800c4e6:	505a      	str	r2, [r3, r1]
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2198      	movs	r1, #152	@ 0x98
 800c4ec:	4a17      	ldr	r2, [pc, #92]	@ (800c54c <UART_InitCallbacksToDefault+0x74>)
 800c4ee:	505a      	str	r2, [r3, r1]
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	219c      	movs	r1, #156	@ 0x9c
 800c4f4:	4a16      	ldr	r2, [pc, #88]	@ (800c550 <UART_InitCallbacksToDefault+0x78>)
 800c4f6:	505a      	str	r2, [r3, r1]
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	21a0      	movs	r1, #160	@ 0xa0
 800c4fc:	4a15      	ldr	r2, [pc, #84]	@ (800c554 <UART_InitCallbacksToDefault+0x7c>)
 800c4fe:	505a      	str	r2, [r3, r1]
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	21a4      	movs	r1, #164	@ 0xa4
 800c504:	4a14      	ldr	r2, [pc, #80]	@ (800c558 <UART_InitCallbacksToDefault+0x80>)
 800c506:	505a      	str	r2, [r3, r1]
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	21a8      	movs	r1, #168	@ 0xa8
 800c50c:	4a13      	ldr	r2, [pc, #76]	@ (800c55c <UART_InitCallbacksToDefault+0x84>)
 800c50e:	505a      	str	r2, [r3, r1]
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	21ac      	movs	r1, #172	@ 0xac
 800c514:	4a12      	ldr	r2, [pc, #72]	@ (800c560 <UART_InitCallbacksToDefault+0x88>)
 800c516:	505a      	str	r2, [r3, r1]
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	21b0      	movs	r1, #176	@ 0xb0
 800c51c:	4a11      	ldr	r2, [pc, #68]	@ (800c564 <UART_InitCallbacksToDefault+0x8c>)
 800c51e:	505a      	str	r2, [r3, r1]
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	21b4      	movs	r1, #180	@ 0xb4
 800c524:	4a10      	ldr	r2, [pc, #64]	@ (800c568 <UART_InitCallbacksToDefault+0x90>)
 800c526:	505a      	str	r2, [r3, r1]
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	21b8      	movs	r1, #184	@ 0xb8
 800c52c:	4a0f      	ldr	r2, [pc, #60]	@ (800c56c <UART_InitCallbacksToDefault+0x94>)
 800c52e:	505a      	str	r2, [r3, r1]
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	21bc      	movs	r1, #188	@ 0xbc
 800c534:	4a0e      	ldr	r2, [pc, #56]	@ (800c570 <UART_InitCallbacksToDefault+0x98>)
 800c536:	505a      	str	r2, [r3, r1]
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	21c0      	movs	r1, #192	@ 0xc0
 800c53c:	4a0d      	ldr	r2, [pc, #52]	@ (800c574 <UART_InitCallbacksToDefault+0x9c>)
 800c53e:	505a      	str	r2, [r3, r1]

}
 800c540:	46c0      	nop			@ (mov r8, r8)
 800c542:	46bd      	mov	sp, r7
 800c544:	b002      	add	sp, #8
 800c546:	bd80      	pop	{r7, pc}
 800c548:	0800c451 	.word	0x0800c451
 800c54c:	0800c441 	.word	0x0800c441
 800c550:	0800c471 	.word	0x0800c471
 800c554:	0800c461 	.word	0x0800c461
 800c558:	0800c481 	.word	0x0800c481
 800c55c:	0800c491 	.word	0x0800c491
 800c560:	0800c4a1 	.word	0x0800c4a1
 800c564:	0800c4b1 	.word	0x0800c4b1
 800c568:	0800d331 	.word	0x0800d331
 800c56c:	0800d341 	.word	0x0800d341
 800c570:	0800d351 	.word	0x0800d351
 800c574:	0800c4c1 	.word	0x0800c4c1

0800c578 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c578:	b5b0      	push	{r4, r5, r7, lr}
 800c57a:	b090      	sub	sp, #64	@ 0x40
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c580:	231a      	movs	r3, #26
 800c582:	2220      	movs	r2, #32
 800c584:	189b      	adds	r3, r3, r2
 800c586:	19db      	adds	r3, r3, r7
 800c588:	2200      	movs	r2, #0
 800c58a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c58e:	689a      	ldr	r2, [r3, #8]
 800c590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c592:	691b      	ldr	r3, [r3, #16]
 800c594:	431a      	orrs	r2, r3
 800c596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c598:	695b      	ldr	r3, [r3, #20]
 800c59a:	431a      	orrs	r2, r3
 800c59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c59e:	69db      	ldr	r3, [r3, #28]
 800c5a0:	4313      	orrs	r3, r2
 800c5a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	4ac4      	ldr	r2, [pc, #784]	@ (800c8bc <UART_SetConfig+0x344>)
 800c5ac:	4013      	ands	r3, r2
 800c5ae:	0019      	movs	r1, r3
 800c5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5b2:	681a      	ldr	r2, [r3, #0]
 800c5b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5b6:	430b      	orrs	r3, r1
 800c5b8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	4abf      	ldr	r2, [pc, #764]	@ (800c8c0 <UART_SetConfig+0x348>)
 800c5c2:	4013      	ands	r3, r2
 800c5c4:	0018      	movs	r0, r3
 800c5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5c8:	68d9      	ldr	r1, [r3, #12]
 800c5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5cc:	681a      	ldr	r2, [r3, #0]
 800c5ce:	0003      	movs	r3, r0
 800c5d0:	430b      	orrs	r3, r1
 800c5d2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c5d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5d6:	699b      	ldr	r3, [r3, #24]
 800c5d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	4ab9      	ldr	r2, [pc, #740]	@ (800c8c4 <UART_SetConfig+0x34c>)
 800c5e0:	4293      	cmp	r3, r2
 800c5e2:	d004      	beq.n	800c5ee <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c5e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5e6:	6a1b      	ldr	r3, [r3, #32]
 800c5e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c5ea:	4313      	orrs	r3, r2
 800c5ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	689b      	ldr	r3, [r3, #8]
 800c5f4:	4ab4      	ldr	r2, [pc, #720]	@ (800c8c8 <UART_SetConfig+0x350>)
 800c5f6:	4013      	ands	r3, r2
 800c5f8:	0019      	movs	r1, r3
 800c5fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5fc:	681a      	ldr	r2, [r3, #0]
 800c5fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c600:	430b      	orrs	r3, r1
 800c602:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c60a:	220f      	movs	r2, #15
 800c60c:	4393      	bics	r3, r2
 800c60e:	0018      	movs	r0, r3
 800c610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c612:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800c614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c616:	681a      	ldr	r2, [r3, #0]
 800c618:	0003      	movs	r3, r0
 800c61a:	430b      	orrs	r3, r1
 800c61c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c61e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	4aaa      	ldr	r2, [pc, #680]	@ (800c8cc <UART_SetConfig+0x354>)
 800c624:	4293      	cmp	r3, r2
 800c626:	d131      	bne.n	800c68c <UART_SetConfig+0x114>
 800c628:	4ba9      	ldr	r3, [pc, #676]	@ (800c8d0 <UART_SetConfig+0x358>)
 800c62a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c62c:	2203      	movs	r2, #3
 800c62e:	4013      	ands	r3, r2
 800c630:	2b03      	cmp	r3, #3
 800c632:	d01d      	beq.n	800c670 <UART_SetConfig+0xf8>
 800c634:	d823      	bhi.n	800c67e <UART_SetConfig+0x106>
 800c636:	2b02      	cmp	r3, #2
 800c638:	d00c      	beq.n	800c654 <UART_SetConfig+0xdc>
 800c63a:	d820      	bhi.n	800c67e <UART_SetConfig+0x106>
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d002      	beq.n	800c646 <UART_SetConfig+0xce>
 800c640:	2b01      	cmp	r3, #1
 800c642:	d00e      	beq.n	800c662 <UART_SetConfig+0xea>
 800c644:	e01b      	b.n	800c67e <UART_SetConfig+0x106>
 800c646:	231b      	movs	r3, #27
 800c648:	2220      	movs	r2, #32
 800c64a:	189b      	adds	r3, r3, r2
 800c64c:	19db      	adds	r3, r3, r7
 800c64e:	2200      	movs	r2, #0
 800c650:	701a      	strb	r2, [r3, #0]
 800c652:	e071      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c654:	231b      	movs	r3, #27
 800c656:	2220      	movs	r2, #32
 800c658:	189b      	adds	r3, r3, r2
 800c65a:	19db      	adds	r3, r3, r7
 800c65c:	2202      	movs	r2, #2
 800c65e:	701a      	strb	r2, [r3, #0]
 800c660:	e06a      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c662:	231b      	movs	r3, #27
 800c664:	2220      	movs	r2, #32
 800c666:	189b      	adds	r3, r3, r2
 800c668:	19db      	adds	r3, r3, r7
 800c66a:	2204      	movs	r2, #4
 800c66c:	701a      	strb	r2, [r3, #0]
 800c66e:	e063      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c670:	231b      	movs	r3, #27
 800c672:	2220      	movs	r2, #32
 800c674:	189b      	adds	r3, r3, r2
 800c676:	19db      	adds	r3, r3, r7
 800c678:	2208      	movs	r2, #8
 800c67a:	701a      	strb	r2, [r3, #0]
 800c67c:	e05c      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c67e:	231b      	movs	r3, #27
 800c680:	2220      	movs	r2, #32
 800c682:	189b      	adds	r3, r3, r2
 800c684:	19db      	adds	r3, r3, r7
 800c686:	2210      	movs	r2, #16
 800c688:	701a      	strb	r2, [r3, #0]
 800c68a:	e055      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	4a90      	ldr	r2, [pc, #576]	@ (800c8d4 <UART_SetConfig+0x35c>)
 800c692:	4293      	cmp	r3, r2
 800c694:	d106      	bne.n	800c6a4 <UART_SetConfig+0x12c>
 800c696:	231b      	movs	r3, #27
 800c698:	2220      	movs	r2, #32
 800c69a:	189b      	adds	r3, r3, r2
 800c69c:	19db      	adds	r3, r3, r7
 800c69e:	2200      	movs	r2, #0
 800c6a0:	701a      	strb	r2, [r3, #0]
 800c6a2:	e049      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	4a86      	ldr	r2, [pc, #536]	@ (800c8c4 <UART_SetConfig+0x34c>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d13e      	bne.n	800c72c <UART_SetConfig+0x1b4>
 800c6ae:	4b88      	ldr	r3, [pc, #544]	@ (800c8d0 <UART_SetConfig+0x358>)
 800c6b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c6b2:	23c0      	movs	r3, #192	@ 0xc0
 800c6b4:	011b      	lsls	r3, r3, #4
 800c6b6:	4013      	ands	r3, r2
 800c6b8:	22c0      	movs	r2, #192	@ 0xc0
 800c6ba:	0112      	lsls	r2, r2, #4
 800c6bc:	4293      	cmp	r3, r2
 800c6be:	d027      	beq.n	800c710 <UART_SetConfig+0x198>
 800c6c0:	22c0      	movs	r2, #192	@ 0xc0
 800c6c2:	0112      	lsls	r2, r2, #4
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d82a      	bhi.n	800c71e <UART_SetConfig+0x1a6>
 800c6c8:	2280      	movs	r2, #128	@ 0x80
 800c6ca:	0112      	lsls	r2, r2, #4
 800c6cc:	4293      	cmp	r3, r2
 800c6ce:	d011      	beq.n	800c6f4 <UART_SetConfig+0x17c>
 800c6d0:	2280      	movs	r2, #128	@ 0x80
 800c6d2:	0112      	lsls	r2, r2, #4
 800c6d4:	4293      	cmp	r3, r2
 800c6d6:	d822      	bhi.n	800c71e <UART_SetConfig+0x1a6>
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d004      	beq.n	800c6e6 <UART_SetConfig+0x16e>
 800c6dc:	2280      	movs	r2, #128	@ 0x80
 800c6de:	00d2      	lsls	r2, r2, #3
 800c6e0:	4293      	cmp	r3, r2
 800c6e2:	d00e      	beq.n	800c702 <UART_SetConfig+0x18a>
 800c6e4:	e01b      	b.n	800c71e <UART_SetConfig+0x1a6>
 800c6e6:	231b      	movs	r3, #27
 800c6e8:	2220      	movs	r2, #32
 800c6ea:	189b      	adds	r3, r3, r2
 800c6ec:	19db      	adds	r3, r3, r7
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	701a      	strb	r2, [r3, #0]
 800c6f2:	e021      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c6f4:	231b      	movs	r3, #27
 800c6f6:	2220      	movs	r2, #32
 800c6f8:	189b      	adds	r3, r3, r2
 800c6fa:	19db      	adds	r3, r3, r7
 800c6fc:	2202      	movs	r2, #2
 800c6fe:	701a      	strb	r2, [r3, #0]
 800c700:	e01a      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c702:	231b      	movs	r3, #27
 800c704:	2220      	movs	r2, #32
 800c706:	189b      	adds	r3, r3, r2
 800c708:	19db      	adds	r3, r3, r7
 800c70a:	2204      	movs	r2, #4
 800c70c:	701a      	strb	r2, [r3, #0]
 800c70e:	e013      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c710:	231b      	movs	r3, #27
 800c712:	2220      	movs	r2, #32
 800c714:	189b      	adds	r3, r3, r2
 800c716:	19db      	adds	r3, r3, r7
 800c718:	2208      	movs	r2, #8
 800c71a:	701a      	strb	r2, [r3, #0]
 800c71c:	e00c      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c71e:	231b      	movs	r3, #27
 800c720:	2220      	movs	r2, #32
 800c722:	189b      	adds	r3, r3, r2
 800c724:	19db      	adds	r3, r3, r7
 800c726:	2210      	movs	r2, #16
 800c728:	701a      	strb	r2, [r3, #0]
 800c72a:	e005      	b.n	800c738 <UART_SetConfig+0x1c0>
 800c72c:	231b      	movs	r3, #27
 800c72e:	2220      	movs	r2, #32
 800c730:	189b      	adds	r3, r3, r2
 800c732:	19db      	adds	r3, r3, r7
 800c734:	2210      	movs	r2, #16
 800c736:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	4a61      	ldr	r2, [pc, #388]	@ (800c8c4 <UART_SetConfig+0x34c>)
 800c73e:	4293      	cmp	r3, r2
 800c740:	d000      	beq.n	800c744 <UART_SetConfig+0x1cc>
 800c742:	e092      	b.n	800c86a <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c744:	231b      	movs	r3, #27
 800c746:	2220      	movs	r2, #32
 800c748:	189b      	adds	r3, r3, r2
 800c74a:	19db      	adds	r3, r3, r7
 800c74c:	781b      	ldrb	r3, [r3, #0]
 800c74e:	2b08      	cmp	r3, #8
 800c750:	d015      	beq.n	800c77e <UART_SetConfig+0x206>
 800c752:	dc18      	bgt.n	800c786 <UART_SetConfig+0x20e>
 800c754:	2b04      	cmp	r3, #4
 800c756:	d00d      	beq.n	800c774 <UART_SetConfig+0x1fc>
 800c758:	dc15      	bgt.n	800c786 <UART_SetConfig+0x20e>
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d002      	beq.n	800c764 <UART_SetConfig+0x1ec>
 800c75e:	2b02      	cmp	r3, #2
 800c760:	d005      	beq.n	800c76e <UART_SetConfig+0x1f6>
 800c762:	e010      	b.n	800c786 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c764:	f7fc fdd6 	bl	8009314 <HAL_RCC_GetPCLK1Freq>
 800c768:	0003      	movs	r3, r0
 800c76a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c76c:	e014      	b.n	800c798 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c76e:	4b5a      	ldr	r3, [pc, #360]	@ (800c8d8 <UART_SetConfig+0x360>)
 800c770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c772:	e011      	b.n	800c798 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c774:	f7fc fd42 	bl	80091fc <HAL_RCC_GetSysClockFreq>
 800c778:	0003      	movs	r3, r0
 800c77a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c77c:	e00c      	b.n	800c798 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c77e:	2380      	movs	r3, #128	@ 0x80
 800c780:	021b      	lsls	r3, r3, #8
 800c782:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c784:	e008      	b.n	800c798 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 800c786:	2300      	movs	r3, #0
 800c788:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800c78a:	231a      	movs	r3, #26
 800c78c:	2220      	movs	r2, #32
 800c78e:	189b      	adds	r3, r3, r2
 800c790:	19db      	adds	r3, r3, r7
 800c792:	2201      	movs	r2, #1
 800c794:	701a      	strb	r2, [r3, #0]
        break;
 800c796:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d100      	bne.n	800c7a0 <UART_SetConfig+0x228>
 800c79e:	e147      	b.n	800ca30 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c7a4:	4b4d      	ldr	r3, [pc, #308]	@ (800c8dc <UART_SetConfig+0x364>)
 800c7a6:	0052      	lsls	r2, r2, #1
 800c7a8:	5ad3      	ldrh	r3, [r2, r3]
 800c7aa:	0019      	movs	r1, r3
 800c7ac:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c7ae:	f7f3 fcab 	bl	8000108 <__udivsi3>
 800c7b2:	0003      	movs	r3, r0
 800c7b4:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7b8:	685a      	ldr	r2, [r3, #4]
 800c7ba:	0013      	movs	r3, r2
 800c7bc:	005b      	lsls	r3, r3, #1
 800c7be:	189b      	adds	r3, r3, r2
 800c7c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7c2:	429a      	cmp	r2, r3
 800c7c4:	d305      	bcc.n	800c7d2 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7c8:	685b      	ldr	r3, [r3, #4]
 800c7ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c7cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7ce:	429a      	cmp	r2, r3
 800c7d0:	d906      	bls.n	800c7e0 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 800c7d2:	231a      	movs	r3, #26
 800c7d4:	2220      	movs	r2, #32
 800c7d6:	189b      	adds	r3, r3, r2
 800c7d8:	19db      	adds	r3, r3, r7
 800c7da:	2201      	movs	r2, #1
 800c7dc:	701a      	strb	r2, [r3, #0]
 800c7de:	e127      	b.n	800ca30 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c7e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7e2:	61bb      	str	r3, [r7, #24]
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	61fb      	str	r3, [r7, #28]
 800c7e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c7ec:	4b3b      	ldr	r3, [pc, #236]	@ (800c8dc <UART_SetConfig+0x364>)
 800c7ee:	0052      	lsls	r2, r2, #1
 800c7f0:	5ad3      	ldrh	r3, [r2, r3]
 800c7f2:	613b      	str	r3, [r7, #16]
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	617b      	str	r3, [r7, #20]
 800c7f8:	693a      	ldr	r2, [r7, #16]
 800c7fa:	697b      	ldr	r3, [r7, #20]
 800c7fc:	69b8      	ldr	r0, [r7, #24]
 800c7fe:	69f9      	ldr	r1, [r7, #28]
 800c800:	f7f3 fd0e 	bl	8000220 <__aeabi_uldivmod>
 800c804:	0002      	movs	r2, r0
 800c806:	000b      	movs	r3, r1
 800c808:	0e11      	lsrs	r1, r2, #24
 800c80a:	021d      	lsls	r5, r3, #8
 800c80c:	430d      	orrs	r5, r1
 800c80e:	0214      	lsls	r4, r2, #8
 800c810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c812:	685b      	ldr	r3, [r3, #4]
 800c814:	085b      	lsrs	r3, r3, #1
 800c816:	60bb      	str	r3, [r7, #8]
 800c818:	2300      	movs	r3, #0
 800c81a:	60fb      	str	r3, [r7, #12]
 800c81c:	68b8      	ldr	r0, [r7, #8]
 800c81e:	68f9      	ldr	r1, [r7, #12]
 800c820:	1900      	adds	r0, r0, r4
 800c822:	4169      	adcs	r1, r5
 800c824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c826:	685b      	ldr	r3, [r3, #4]
 800c828:	603b      	str	r3, [r7, #0]
 800c82a:	2300      	movs	r3, #0
 800c82c:	607b      	str	r3, [r7, #4]
 800c82e:	683a      	ldr	r2, [r7, #0]
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	f7f3 fcf5 	bl	8000220 <__aeabi_uldivmod>
 800c836:	0002      	movs	r2, r0
 800c838:	000b      	movs	r3, r1
 800c83a:	0013      	movs	r3, r2
 800c83c:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c83e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c840:	23c0      	movs	r3, #192	@ 0xc0
 800c842:	009b      	lsls	r3, r3, #2
 800c844:	429a      	cmp	r2, r3
 800c846:	d309      	bcc.n	800c85c <UART_SetConfig+0x2e4>
 800c848:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c84a:	2380      	movs	r3, #128	@ 0x80
 800c84c:	035b      	lsls	r3, r3, #13
 800c84e:	429a      	cmp	r2, r3
 800c850:	d204      	bcs.n	800c85c <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 800c852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c858:	60da      	str	r2, [r3, #12]
 800c85a:	e0e9      	b.n	800ca30 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 800c85c:	231a      	movs	r3, #26
 800c85e:	2220      	movs	r2, #32
 800c860:	189b      	adds	r3, r3, r2
 800c862:	19db      	adds	r3, r3, r7
 800c864:	2201      	movs	r2, #1
 800c866:	701a      	strb	r2, [r3, #0]
 800c868:	e0e2      	b.n	800ca30 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c86a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c86c:	69da      	ldr	r2, [r3, #28]
 800c86e:	2380      	movs	r3, #128	@ 0x80
 800c870:	021b      	lsls	r3, r3, #8
 800c872:	429a      	cmp	r2, r3
 800c874:	d000      	beq.n	800c878 <UART_SetConfig+0x300>
 800c876:	e083      	b.n	800c980 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 800c878:	231b      	movs	r3, #27
 800c87a:	2220      	movs	r2, #32
 800c87c:	189b      	adds	r3, r3, r2
 800c87e:	19db      	adds	r3, r3, r7
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	2b08      	cmp	r3, #8
 800c884:	d015      	beq.n	800c8b2 <UART_SetConfig+0x33a>
 800c886:	dc2b      	bgt.n	800c8e0 <UART_SetConfig+0x368>
 800c888:	2b04      	cmp	r3, #4
 800c88a:	d00d      	beq.n	800c8a8 <UART_SetConfig+0x330>
 800c88c:	dc28      	bgt.n	800c8e0 <UART_SetConfig+0x368>
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d002      	beq.n	800c898 <UART_SetConfig+0x320>
 800c892:	2b02      	cmp	r3, #2
 800c894:	d005      	beq.n	800c8a2 <UART_SetConfig+0x32a>
 800c896:	e023      	b.n	800c8e0 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c898:	f7fc fd3c 	bl	8009314 <HAL_RCC_GetPCLK1Freq>
 800c89c:	0003      	movs	r3, r0
 800c89e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c8a0:	e027      	b.n	800c8f2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800c8d8 <UART_SetConfig+0x360>)
 800c8a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c8a6:	e024      	b.n	800c8f2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c8a8:	f7fc fca8 	bl	80091fc <HAL_RCC_GetSysClockFreq>
 800c8ac:	0003      	movs	r3, r0
 800c8ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c8b0:	e01f      	b.n	800c8f2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c8b2:	2380      	movs	r3, #128	@ 0x80
 800c8b4:	021b      	lsls	r3, r3, #8
 800c8b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c8b8:	e01b      	b.n	800c8f2 <UART_SetConfig+0x37a>
 800c8ba:	46c0      	nop			@ (mov r8, r8)
 800c8bc:	cfff69f3 	.word	0xcfff69f3
 800c8c0:	ffffcfff 	.word	0xffffcfff
 800c8c4:	40008000 	.word	0x40008000
 800c8c8:	11fff4ff 	.word	0x11fff4ff
 800c8cc:	40013800 	.word	0x40013800
 800c8d0:	40021000 	.word	0x40021000
 800c8d4:	40004400 	.word	0x40004400
 800c8d8:	00f42400 	.word	0x00f42400
 800c8dc:	0800de34 	.word	0x0800de34
      default:
        pclk = 0U;
 800c8e0:	2300      	movs	r3, #0
 800c8e2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800c8e4:	231a      	movs	r3, #26
 800c8e6:	2220      	movs	r2, #32
 800c8e8:	189b      	adds	r3, r3, r2
 800c8ea:	19db      	adds	r3, r3, r7
 800c8ec:	2201      	movs	r2, #1
 800c8ee:	701a      	strb	r2, [r3, #0]
        break;
 800c8f0:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c8f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d100      	bne.n	800c8fa <UART_SetConfig+0x382>
 800c8f8:	e09a      	b.n	800ca30 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c8fe:	4b58      	ldr	r3, [pc, #352]	@ (800ca60 <UART_SetConfig+0x4e8>)
 800c900:	0052      	lsls	r2, r2, #1
 800c902:	5ad3      	ldrh	r3, [r2, r3]
 800c904:	0019      	movs	r1, r3
 800c906:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c908:	f7f3 fbfe 	bl	8000108 <__udivsi3>
 800c90c:	0003      	movs	r3, r0
 800c90e:	005a      	lsls	r2, r3, #1
 800c910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c912:	685b      	ldr	r3, [r3, #4]
 800c914:	085b      	lsrs	r3, r3, #1
 800c916:	18d2      	adds	r2, r2, r3
 800c918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c91a:	685b      	ldr	r3, [r3, #4]
 800c91c:	0019      	movs	r1, r3
 800c91e:	0010      	movs	r0, r2
 800c920:	f7f3 fbf2 	bl	8000108 <__udivsi3>
 800c924:	0003      	movs	r3, r0
 800c926:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c92a:	2b0f      	cmp	r3, #15
 800c92c:	d921      	bls.n	800c972 <UART_SetConfig+0x3fa>
 800c92e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c930:	2380      	movs	r3, #128	@ 0x80
 800c932:	025b      	lsls	r3, r3, #9
 800c934:	429a      	cmp	r2, r3
 800c936:	d21c      	bcs.n	800c972 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c93a:	b29a      	uxth	r2, r3
 800c93c:	200e      	movs	r0, #14
 800c93e:	2420      	movs	r4, #32
 800c940:	1903      	adds	r3, r0, r4
 800c942:	19db      	adds	r3, r3, r7
 800c944:	210f      	movs	r1, #15
 800c946:	438a      	bics	r2, r1
 800c948:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c94a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c94c:	085b      	lsrs	r3, r3, #1
 800c94e:	b29b      	uxth	r3, r3
 800c950:	2207      	movs	r2, #7
 800c952:	4013      	ands	r3, r2
 800c954:	b299      	uxth	r1, r3
 800c956:	1903      	adds	r3, r0, r4
 800c958:	19db      	adds	r3, r3, r7
 800c95a:	1902      	adds	r2, r0, r4
 800c95c:	19d2      	adds	r2, r2, r7
 800c95e:	8812      	ldrh	r2, [r2, #0]
 800c960:	430a      	orrs	r2, r1
 800c962:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800c964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	1902      	adds	r2, r0, r4
 800c96a:	19d2      	adds	r2, r2, r7
 800c96c:	8812      	ldrh	r2, [r2, #0]
 800c96e:	60da      	str	r2, [r3, #12]
 800c970:	e05e      	b.n	800ca30 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800c972:	231a      	movs	r3, #26
 800c974:	2220      	movs	r2, #32
 800c976:	189b      	adds	r3, r3, r2
 800c978:	19db      	adds	r3, r3, r7
 800c97a:	2201      	movs	r2, #1
 800c97c:	701a      	strb	r2, [r3, #0]
 800c97e:	e057      	b.n	800ca30 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c980:	231b      	movs	r3, #27
 800c982:	2220      	movs	r2, #32
 800c984:	189b      	adds	r3, r3, r2
 800c986:	19db      	adds	r3, r3, r7
 800c988:	781b      	ldrb	r3, [r3, #0]
 800c98a:	2b08      	cmp	r3, #8
 800c98c:	d015      	beq.n	800c9ba <UART_SetConfig+0x442>
 800c98e:	dc18      	bgt.n	800c9c2 <UART_SetConfig+0x44a>
 800c990:	2b04      	cmp	r3, #4
 800c992:	d00d      	beq.n	800c9b0 <UART_SetConfig+0x438>
 800c994:	dc15      	bgt.n	800c9c2 <UART_SetConfig+0x44a>
 800c996:	2b00      	cmp	r3, #0
 800c998:	d002      	beq.n	800c9a0 <UART_SetConfig+0x428>
 800c99a:	2b02      	cmp	r3, #2
 800c99c:	d005      	beq.n	800c9aa <UART_SetConfig+0x432>
 800c99e:	e010      	b.n	800c9c2 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c9a0:	f7fc fcb8 	bl	8009314 <HAL_RCC_GetPCLK1Freq>
 800c9a4:	0003      	movs	r3, r0
 800c9a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c9a8:	e014      	b.n	800c9d4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c9aa:	4b2e      	ldr	r3, [pc, #184]	@ (800ca64 <UART_SetConfig+0x4ec>)
 800c9ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c9ae:	e011      	b.n	800c9d4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c9b0:	f7fc fc24 	bl	80091fc <HAL_RCC_GetSysClockFreq>
 800c9b4:	0003      	movs	r3, r0
 800c9b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c9b8:	e00c      	b.n	800c9d4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c9ba:	2380      	movs	r3, #128	@ 0x80
 800c9bc:	021b      	lsls	r3, r3, #8
 800c9be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800c9c0:	e008      	b.n	800c9d4 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800c9c6:	231a      	movs	r3, #26
 800c9c8:	2220      	movs	r2, #32
 800c9ca:	189b      	adds	r3, r3, r2
 800c9cc:	19db      	adds	r3, r3, r7
 800c9ce:	2201      	movs	r2, #1
 800c9d0:	701a      	strb	r2, [r3, #0]
        break;
 800c9d2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800c9d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d02a      	beq.n	800ca30 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c9de:	4b20      	ldr	r3, [pc, #128]	@ (800ca60 <UART_SetConfig+0x4e8>)
 800c9e0:	0052      	lsls	r2, r2, #1
 800c9e2:	5ad3      	ldrh	r3, [r2, r3]
 800c9e4:	0019      	movs	r1, r3
 800c9e6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c9e8:	f7f3 fb8e 	bl	8000108 <__udivsi3>
 800c9ec:	0003      	movs	r3, r0
 800c9ee:	001a      	movs	r2, r3
 800c9f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9f2:	685b      	ldr	r3, [r3, #4]
 800c9f4:	085b      	lsrs	r3, r3, #1
 800c9f6:	18d2      	adds	r2, r2, r3
 800c9f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9fa:	685b      	ldr	r3, [r3, #4]
 800c9fc:	0019      	movs	r1, r3
 800c9fe:	0010      	movs	r0, r2
 800ca00:	f7f3 fb82 	bl	8000108 <__udivsi3>
 800ca04:	0003      	movs	r3, r0
 800ca06:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ca08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca0a:	2b0f      	cmp	r3, #15
 800ca0c:	d90a      	bls.n	800ca24 <UART_SetConfig+0x4ac>
 800ca0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca10:	2380      	movs	r3, #128	@ 0x80
 800ca12:	025b      	lsls	r3, r3, #9
 800ca14:	429a      	cmp	r2, r3
 800ca16:	d205      	bcs.n	800ca24 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ca18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca1a:	b29a      	uxth	r2, r3
 800ca1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	60da      	str	r2, [r3, #12]
 800ca22:	e005      	b.n	800ca30 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 800ca24:	231a      	movs	r3, #26
 800ca26:	2220      	movs	r2, #32
 800ca28:	189b      	adds	r3, r3, r2
 800ca2a:	19db      	adds	r3, r3, r7
 800ca2c:	2201      	movs	r2, #1
 800ca2e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ca30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca32:	226a      	movs	r2, #106	@ 0x6a
 800ca34:	2101      	movs	r1, #1
 800ca36:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800ca38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca3a:	2268      	movs	r2, #104	@ 0x68
 800ca3c:	2101      	movs	r1, #1
 800ca3e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ca40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca42:	2200      	movs	r2, #0
 800ca44:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ca46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca48:	2200      	movs	r2, #0
 800ca4a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ca4c:	231a      	movs	r3, #26
 800ca4e:	2220      	movs	r2, #32
 800ca50:	189b      	adds	r3, r3, r2
 800ca52:	19db      	adds	r3, r3, r7
 800ca54:	781b      	ldrb	r3, [r3, #0]
}
 800ca56:	0018      	movs	r0, r3
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	b010      	add	sp, #64	@ 0x40
 800ca5c:	bdb0      	pop	{r4, r5, r7, pc}
 800ca5e:	46c0      	nop			@ (mov r8, r8)
 800ca60:	0800de34 	.word	0x0800de34
 800ca64:	00f42400 	.word	0x00f42400

0800ca68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b082      	sub	sp, #8
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca74:	2208      	movs	r2, #8
 800ca76:	4013      	ands	r3, r2
 800ca78:	d00b      	beq.n	800ca92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	685b      	ldr	r3, [r3, #4]
 800ca80:	4a4a      	ldr	r2, [pc, #296]	@ (800cbac <UART_AdvFeatureConfig+0x144>)
 800ca82:	4013      	ands	r3, r2
 800ca84:	0019      	movs	r1, r3
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	430a      	orrs	r2, r1
 800ca90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ca96:	2201      	movs	r2, #1
 800ca98:	4013      	ands	r3, r2
 800ca9a:	d00b      	beq.n	800cab4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	685b      	ldr	r3, [r3, #4]
 800caa2:	4a43      	ldr	r2, [pc, #268]	@ (800cbb0 <UART_AdvFeatureConfig+0x148>)
 800caa4:	4013      	ands	r3, r2
 800caa6:	0019      	movs	r1, r3
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	430a      	orrs	r2, r1
 800cab2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cab8:	2202      	movs	r2, #2
 800caba:	4013      	ands	r3, r2
 800cabc:	d00b      	beq.n	800cad6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	685b      	ldr	r3, [r3, #4]
 800cac4:	4a3b      	ldr	r2, [pc, #236]	@ (800cbb4 <UART_AdvFeatureConfig+0x14c>)
 800cac6:	4013      	ands	r3, r2
 800cac8:	0019      	movs	r1, r3
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	430a      	orrs	r2, r1
 800cad4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cada:	2204      	movs	r2, #4
 800cadc:	4013      	ands	r3, r2
 800cade:	d00b      	beq.n	800caf8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	685b      	ldr	r3, [r3, #4]
 800cae6:	4a34      	ldr	r2, [pc, #208]	@ (800cbb8 <UART_AdvFeatureConfig+0x150>)
 800cae8:	4013      	ands	r3, r2
 800caea:	0019      	movs	r1, r3
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	430a      	orrs	r2, r1
 800caf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cafc:	2210      	movs	r2, #16
 800cafe:	4013      	ands	r3, r2
 800cb00:	d00b      	beq.n	800cb1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	689b      	ldr	r3, [r3, #8]
 800cb08:	4a2c      	ldr	r2, [pc, #176]	@ (800cbbc <UART_AdvFeatureConfig+0x154>)
 800cb0a:	4013      	ands	r3, r2
 800cb0c:	0019      	movs	r1, r3
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	430a      	orrs	r2, r1
 800cb18:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb1e:	2220      	movs	r2, #32
 800cb20:	4013      	ands	r3, r2
 800cb22:	d00b      	beq.n	800cb3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	689b      	ldr	r3, [r3, #8]
 800cb2a:	4a25      	ldr	r2, [pc, #148]	@ (800cbc0 <UART_AdvFeatureConfig+0x158>)
 800cb2c:	4013      	ands	r3, r2
 800cb2e:	0019      	movs	r1, r3
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	430a      	orrs	r2, r1
 800cb3a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb40:	2240      	movs	r2, #64	@ 0x40
 800cb42:	4013      	ands	r3, r2
 800cb44:	d01d      	beq.n	800cb82 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	685b      	ldr	r3, [r3, #4]
 800cb4c:	4a1d      	ldr	r2, [pc, #116]	@ (800cbc4 <UART_AdvFeatureConfig+0x15c>)
 800cb4e:	4013      	ands	r3, r2
 800cb50:	0019      	movs	r1, r3
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	430a      	orrs	r2, r1
 800cb5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800cb62:	2380      	movs	r3, #128	@ 0x80
 800cb64:	035b      	lsls	r3, r3, #13
 800cb66:	429a      	cmp	r2, r3
 800cb68:	d10b      	bne.n	800cb82 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	685b      	ldr	r3, [r3, #4]
 800cb70:	4a15      	ldr	r2, [pc, #84]	@ (800cbc8 <UART_AdvFeatureConfig+0x160>)
 800cb72:	4013      	ands	r3, r2
 800cb74:	0019      	movs	r1, r3
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	430a      	orrs	r2, r1
 800cb80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb86:	2280      	movs	r2, #128	@ 0x80
 800cb88:	4013      	ands	r3, r2
 800cb8a:	d00b      	beq.n	800cba4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	4a0e      	ldr	r2, [pc, #56]	@ (800cbcc <UART_AdvFeatureConfig+0x164>)
 800cb94:	4013      	ands	r3, r2
 800cb96:	0019      	movs	r1, r3
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	430a      	orrs	r2, r1
 800cba2:	605a      	str	r2, [r3, #4]
  }
}
 800cba4:	46c0      	nop			@ (mov r8, r8)
 800cba6:	46bd      	mov	sp, r7
 800cba8:	b002      	add	sp, #8
 800cbaa:	bd80      	pop	{r7, pc}
 800cbac:	ffff7fff 	.word	0xffff7fff
 800cbb0:	fffdffff 	.word	0xfffdffff
 800cbb4:	fffeffff 	.word	0xfffeffff
 800cbb8:	fffbffff 	.word	0xfffbffff
 800cbbc:	ffffefff 	.word	0xffffefff
 800cbc0:	ffffdfff 	.word	0xffffdfff
 800cbc4:	ffefffff 	.word	0xffefffff
 800cbc8:	ff9fffff 	.word	0xff9fffff
 800cbcc:	fff7ffff 	.word	0xfff7ffff

0800cbd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b092      	sub	sp, #72	@ 0x48
 800cbd4:	af02      	add	r7, sp, #8
 800cbd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2290      	movs	r2, #144	@ 0x90
 800cbdc:	2100      	movs	r1, #0
 800cbde:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cbe0:	f7f9 f8c0 	bl	8005d64 <HAL_GetTick>
 800cbe4:	0003      	movs	r3, r0
 800cbe6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	2208      	movs	r2, #8
 800cbf0:	4013      	ands	r3, r2
 800cbf2:	2b08      	cmp	r3, #8
 800cbf4:	d12d      	bne.n	800cc52 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cbf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbf8:	2280      	movs	r2, #128	@ 0x80
 800cbfa:	0391      	lsls	r1, r2, #14
 800cbfc:	6878      	ldr	r0, [r7, #4]
 800cbfe:	4a47      	ldr	r2, [pc, #284]	@ (800cd1c <UART_CheckIdleState+0x14c>)
 800cc00:	9200      	str	r2, [sp, #0]
 800cc02:	2200      	movs	r2, #0
 800cc04:	f000 f88e 	bl	800cd24 <UART_WaitOnFlagUntilTimeout>
 800cc08:	1e03      	subs	r3, r0, #0
 800cc0a:	d022      	beq.n	800cc52 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc0c:	f3ef 8310 	mrs	r3, PRIMASK
 800cc10:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800cc12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800cc14:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cc16:	2301      	movs	r3, #1
 800cc18:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc1c:	f383 8810 	msr	PRIMASK, r3
}
 800cc20:	46c0      	nop			@ (mov r8, r8)
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	681a      	ldr	r2, [r3, #0]
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	2180      	movs	r1, #128	@ 0x80
 800cc2e:	438a      	bics	r2, r1
 800cc30:	601a      	str	r2, [r3, #0]
 800cc32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc38:	f383 8810 	msr	PRIMASK, r3
}
 800cc3c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	2288      	movs	r2, #136	@ 0x88
 800cc42:	2120      	movs	r1, #32
 800cc44:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	2284      	movs	r2, #132	@ 0x84
 800cc4a:	2100      	movs	r1, #0
 800cc4c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cc4e:	2303      	movs	r3, #3
 800cc50:	e060      	b.n	800cd14 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	2204      	movs	r2, #4
 800cc5a:	4013      	ands	r3, r2
 800cc5c:	2b04      	cmp	r3, #4
 800cc5e:	d146      	bne.n	800ccee <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cc60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc62:	2280      	movs	r2, #128	@ 0x80
 800cc64:	03d1      	lsls	r1, r2, #15
 800cc66:	6878      	ldr	r0, [r7, #4]
 800cc68:	4a2c      	ldr	r2, [pc, #176]	@ (800cd1c <UART_CheckIdleState+0x14c>)
 800cc6a:	9200      	str	r2, [sp, #0]
 800cc6c:	2200      	movs	r2, #0
 800cc6e:	f000 f859 	bl	800cd24 <UART_WaitOnFlagUntilTimeout>
 800cc72:	1e03      	subs	r3, r0, #0
 800cc74:	d03b      	beq.n	800ccee <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc76:	f3ef 8310 	mrs	r3, PRIMASK
 800cc7a:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc7c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc7e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cc80:	2301      	movs	r3, #1
 800cc82:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc84:	693b      	ldr	r3, [r7, #16]
 800cc86:	f383 8810 	msr	PRIMASK, r3
}
 800cc8a:	46c0      	nop			@ (mov r8, r8)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	681a      	ldr	r2, [r3, #0]
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	4922      	ldr	r1, [pc, #136]	@ (800cd20 <UART_CheckIdleState+0x150>)
 800cc98:	400a      	ands	r2, r1
 800cc9a:	601a      	str	r2, [r3, #0]
 800cc9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cca0:	697b      	ldr	r3, [r7, #20]
 800cca2:	f383 8810 	msr	PRIMASK, r3
}
 800cca6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cca8:	f3ef 8310 	mrs	r3, PRIMASK
 800ccac:	61bb      	str	r3, [r7, #24]
  return(result);
 800ccae:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ccb0:	633b      	str	r3, [r7, #48]	@ 0x30
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccb6:	69fb      	ldr	r3, [r7, #28]
 800ccb8:	f383 8810 	msr	PRIMASK, r3
}
 800ccbc:	46c0      	nop			@ (mov r8, r8)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	689a      	ldr	r2, [r3, #8]
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	2101      	movs	r1, #1
 800ccca:	438a      	bics	r2, r1
 800cccc:	609a      	str	r2, [r3, #8]
 800ccce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccd0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccd2:	6a3b      	ldr	r3, [r7, #32]
 800ccd4:	f383 8810 	msr	PRIMASK, r3
}
 800ccd8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	228c      	movs	r2, #140	@ 0x8c
 800ccde:	2120      	movs	r1, #32
 800cce0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	2284      	movs	r2, #132	@ 0x84
 800cce6:	2100      	movs	r1, #0
 800cce8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ccea:	2303      	movs	r3, #3
 800ccec:	e012      	b.n	800cd14 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2288      	movs	r2, #136	@ 0x88
 800ccf2:	2120      	movs	r1, #32
 800ccf4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	228c      	movs	r2, #140	@ 0x8c
 800ccfa:	2120      	movs	r1, #32
 800ccfc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2200      	movs	r2, #0
 800cd02:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	2200      	movs	r2, #0
 800cd08:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	2284      	movs	r2, #132	@ 0x84
 800cd0e:	2100      	movs	r1, #0
 800cd10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cd12:	2300      	movs	r3, #0
}
 800cd14:	0018      	movs	r0, r3
 800cd16:	46bd      	mov	sp, r7
 800cd18:	b010      	add	sp, #64	@ 0x40
 800cd1a:	bd80      	pop	{r7, pc}
 800cd1c:	01ffffff 	.word	0x01ffffff
 800cd20:	fffffedf 	.word	0xfffffedf

0800cd24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b084      	sub	sp, #16
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	60f8      	str	r0, [r7, #12]
 800cd2c:	60b9      	str	r1, [r7, #8]
 800cd2e:	603b      	str	r3, [r7, #0]
 800cd30:	1dfb      	adds	r3, r7, #7
 800cd32:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cd34:	e051      	b.n	800cdda <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cd36:	69bb      	ldr	r3, [r7, #24]
 800cd38:	3301      	adds	r3, #1
 800cd3a:	d04e      	beq.n	800cdda <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cd3c:	f7f9 f812 	bl	8005d64 <HAL_GetTick>
 800cd40:	0002      	movs	r2, r0
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	1ad3      	subs	r3, r2, r3
 800cd46:	69ba      	ldr	r2, [r7, #24]
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	d302      	bcc.n	800cd52 <UART_WaitOnFlagUntilTimeout+0x2e>
 800cd4c:	69bb      	ldr	r3, [r7, #24]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d101      	bne.n	800cd56 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800cd52:	2303      	movs	r3, #3
 800cd54:	e051      	b.n	800cdfa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	2204      	movs	r2, #4
 800cd5e:	4013      	ands	r3, r2
 800cd60:	d03b      	beq.n	800cdda <UART_WaitOnFlagUntilTimeout+0xb6>
 800cd62:	68bb      	ldr	r3, [r7, #8]
 800cd64:	2b80      	cmp	r3, #128	@ 0x80
 800cd66:	d038      	beq.n	800cdda <UART_WaitOnFlagUntilTimeout+0xb6>
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	2b40      	cmp	r3, #64	@ 0x40
 800cd6c:	d035      	beq.n	800cdda <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	69db      	ldr	r3, [r3, #28]
 800cd74:	2208      	movs	r2, #8
 800cd76:	4013      	ands	r3, r2
 800cd78:	2b08      	cmp	r3, #8
 800cd7a:	d111      	bne.n	800cda0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800cd7c:	68fb      	ldr	r3, [r7, #12]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	2208      	movs	r2, #8
 800cd82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	0018      	movs	r0, r3
 800cd88:	f000 f922 	bl	800cfd0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	2290      	movs	r2, #144	@ 0x90
 800cd90:	2108      	movs	r1, #8
 800cd92:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	2284      	movs	r2, #132	@ 0x84
 800cd98:	2100      	movs	r1, #0
 800cd9a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	e02c      	b.n	800cdfa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	69da      	ldr	r2, [r3, #28]
 800cda6:	2380      	movs	r3, #128	@ 0x80
 800cda8:	011b      	lsls	r3, r3, #4
 800cdaa:	401a      	ands	r2, r3
 800cdac:	2380      	movs	r3, #128	@ 0x80
 800cdae:	011b      	lsls	r3, r3, #4
 800cdb0:	429a      	cmp	r2, r3
 800cdb2:	d112      	bne.n	800cdda <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	2280      	movs	r2, #128	@ 0x80
 800cdba:	0112      	lsls	r2, r2, #4
 800cdbc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	0018      	movs	r0, r3
 800cdc2:	f000 f905 	bl	800cfd0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	2290      	movs	r2, #144	@ 0x90
 800cdca:	2120      	movs	r1, #32
 800cdcc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	2284      	movs	r2, #132	@ 0x84
 800cdd2:	2100      	movs	r1, #0
 800cdd4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800cdd6:	2303      	movs	r3, #3
 800cdd8:	e00f      	b.n	800cdfa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	69db      	ldr	r3, [r3, #28]
 800cde0:	68ba      	ldr	r2, [r7, #8]
 800cde2:	4013      	ands	r3, r2
 800cde4:	68ba      	ldr	r2, [r7, #8]
 800cde6:	1ad3      	subs	r3, r2, r3
 800cde8:	425a      	negs	r2, r3
 800cdea:	4153      	adcs	r3, r2
 800cdec:	b2db      	uxtb	r3, r3
 800cdee:	001a      	movs	r2, r3
 800cdf0:	1dfb      	adds	r3, r7, #7
 800cdf2:	781b      	ldrb	r3, [r3, #0]
 800cdf4:	429a      	cmp	r2, r3
 800cdf6:	d09e      	beq.n	800cd36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cdf8:	2300      	movs	r3, #0
}
 800cdfa:	0018      	movs	r0, r3
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	b004      	add	sp, #16
 800ce00:	bd80      	pop	{r7, pc}
	...

0800ce04 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b090      	sub	sp, #64	@ 0x40
 800ce08:	af00      	add	r7, sp, #0
 800ce0a:	60f8      	str	r0, [r7, #12]
 800ce0c:	60b9      	str	r1, [r7, #8]
 800ce0e:	1dbb      	adds	r3, r7, #6
 800ce10:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	68ba      	ldr	r2, [r7, #8]
 800ce16:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	1dba      	adds	r2, r7, #6
 800ce1c:	215c      	movs	r1, #92	@ 0x5c
 800ce1e:	8812      	ldrh	r2, [r2, #0]
 800ce20:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	2290      	movs	r2, #144	@ 0x90
 800ce26:	2100      	movs	r1, #0
 800ce28:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	228c      	movs	r2, #140	@ 0x8c
 800ce2e:	2122      	movs	r1, #34	@ 0x22
 800ce30:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	2280      	movs	r2, #128	@ 0x80
 800ce36:	589b      	ldr	r3, [r3, r2]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d02d      	beq.n	800ce98 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	2280      	movs	r2, #128	@ 0x80
 800ce40:	589b      	ldr	r3, [r3, r2]
 800ce42:	4a40      	ldr	r2, [pc, #256]	@ (800cf44 <UART_Start_Receive_DMA+0x140>)
 800ce44:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	2280      	movs	r2, #128	@ 0x80
 800ce4a:	589b      	ldr	r3, [r3, r2]
 800ce4c:	4a3e      	ldr	r2, [pc, #248]	@ (800cf48 <UART_Start_Receive_DMA+0x144>)
 800ce4e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	2280      	movs	r2, #128	@ 0x80
 800ce54:	589b      	ldr	r3, [r3, r2]
 800ce56:	4a3d      	ldr	r2, [pc, #244]	@ (800cf4c <UART_Start_Receive_DMA+0x148>)
 800ce58:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	2280      	movs	r2, #128	@ 0x80
 800ce5e:	589b      	ldr	r3, [r3, r2]
 800ce60:	2200      	movs	r2, #0
 800ce62:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	2280      	movs	r2, #128	@ 0x80
 800ce68:	5898      	ldr	r0, [r3, r2]
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	3324      	adds	r3, #36	@ 0x24
 800ce70:	0019      	movs	r1, r3
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce76:	001a      	movs	r2, r3
 800ce78:	1dbb      	adds	r3, r7, #6
 800ce7a:	881b      	ldrh	r3, [r3, #0]
 800ce7c:	f7fa fb40 	bl	8007500 <HAL_DMA_Start_IT>
 800ce80:	1e03      	subs	r3, r0, #0
 800ce82:	d009      	beq.n	800ce98 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	2290      	movs	r2, #144	@ 0x90
 800ce88:	2110      	movs	r1, #16
 800ce8a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	228c      	movs	r2, #140	@ 0x8c
 800ce90:	2120      	movs	r1, #32
 800ce92:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800ce94:	2301      	movs	r3, #1
 800ce96:	e050      	b.n	800cf3a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	691b      	ldr	r3, [r3, #16]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d019      	beq.n	800ced4 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cea0:	f3ef 8310 	mrs	r3, PRIMASK
 800cea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800cea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ceaa:	2301      	movs	r3, #1
 800ceac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ceae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceb0:	f383 8810 	msr	PRIMASK, r3
}
 800ceb4:	46c0      	nop			@ (mov r8, r8)
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	681a      	ldr	r2, [r3, #0]
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	2180      	movs	r1, #128	@ 0x80
 800cec2:	0049      	lsls	r1, r1, #1
 800cec4:	430a      	orrs	r2, r1
 800cec6:	601a      	str	r2, [r3, #0]
 800cec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceca:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cece:	f383 8810 	msr	PRIMASK, r3
}
 800ced2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ced4:	f3ef 8310 	mrs	r3, PRIMASK
 800ced8:	613b      	str	r3, [r7, #16]
  return(result);
 800ceda:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cedc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cede:	2301      	movs	r3, #1
 800cee0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cee2:	697b      	ldr	r3, [r7, #20]
 800cee4:	f383 8810 	msr	PRIMASK, r3
}
 800cee8:	46c0      	nop			@ (mov r8, r8)
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	681b      	ldr	r3, [r3, #0]
 800ceee:	689a      	ldr	r2, [r3, #8]
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	2101      	movs	r1, #1
 800cef6:	430a      	orrs	r2, r1
 800cef8:	609a      	str	r2, [r3, #8]
 800cefa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cefc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cefe:	69bb      	ldr	r3, [r7, #24]
 800cf00:	f383 8810 	msr	PRIMASK, r3
}
 800cf04:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf06:	f3ef 8310 	mrs	r3, PRIMASK
 800cf0a:	61fb      	str	r3, [r7, #28]
  return(result);
 800cf0c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800cf0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cf10:	2301      	movs	r3, #1
 800cf12:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf14:	6a3b      	ldr	r3, [r7, #32]
 800cf16:	f383 8810 	msr	PRIMASK, r3
}
 800cf1a:	46c0      	nop			@ (mov r8, r8)
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	689a      	ldr	r2, [r3, #8]
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	2140      	movs	r1, #64	@ 0x40
 800cf28:	430a      	orrs	r2, r1
 800cf2a:	609a      	str	r2, [r3, #8]
 800cf2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf2e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf32:	f383 8810 	msr	PRIMASK, r3
}
 800cf36:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 800cf38:	2300      	movs	r3, #0
}
 800cf3a:	0018      	movs	r0, r3
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	b010      	add	sp, #64	@ 0x40
 800cf40:	bd80      	pop	{r7, pc}
 800cf42:	46c0      	nop			@ (mov r8, r8)
 800cf44:	0800d09d 	.word	0x0800d09d
 800cf48:	0800d1d1 	.word	0x0800d1d1
 800cf4c:	0800d219 	.word	0x0800d219

0800cf50 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cf50:	b580      	push	{r7, lr}
 800cf52:	b08a      	sub	sp, #40	@ 0x28
 800cf54:	af00      	add	r7, sp, #0
 800cf56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf58:	f3ef 8310 	mrs	r3, PRIMASK
 800cf5c:	60bb      	str	r3, [r7, #8]
  return(result);
 800cf5e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800cf60:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf62:	2301      	movs	r3, #1
 800cf64:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	f383 8810 	msr	PRIMASK, r3
}
 800cf6c:	46c0      	nop			@ (mov r8, r8)
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	681a      	ldr	r2, [r3, #0]
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	21c0      	movs	r1, #192	@ 0xc0
 800cf7a:	438a      	bics	r2, r1
 800cf7c:	601a      	str	r2, [r3, #0]
 800cf7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	f383 8810 	msr	PRIMASK, r3
}
 800cf88:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cf8a:	f3ef 8310 	mrs	r3, PRIMASK
 800cf8e:	617b      	str	r3, [r7, #20]
  return(result);
 800cf90:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800cf92:	623b      	str	r3, [r7, #32]
 800cf94:	2301      	movs	r3, #1
 800cf96:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf98:	69bb      	ldr	r3, [r7, #24]
 800cf9a:	f383 8810 	msr	PRIMASK, r3
}
 800cf9e:	46c0      	nop			@ (mov r8, r8)
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	689a      	ldr	r2, [r3, #8]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	4908      	ldr	r1, [pc, #32]	@ (800cfcc <UART_EndTxTransfer+0x7c>)
 800cfac:	400a      	ands	r2, r1
 800cfae:	609a      	str	r2, [r3, #8]
 800cfb0:	6a3b      	ldr	r3, [r7, #32]
 800cfb2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cfb4:	69fb      	ldr	r3, [r7, #28]
 800cfb6:	f383 8810 	msr	PRIMASK, r3
}
 800cfba:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2288      	movs	r2, #136	@ 0x88
 800cfc0:	2120      	movs	r1, #32
 800cfc2:	5099      	str	r1, [r3, r2]
}
 800cfc4:	46c0      	nop			@ (mov r8, r8)
 800cfc6:	46bd      	mov	sp, r7
 800cfc8:	b00a      	add	sp, #40	@ 0x28
 800cfca:	bd80      	pop	{r7, pc}
 800cfcc:	ff7fffff 	.word	0xff7fffff

0800cfd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b08e      	sub	sp, #56	@ 0x38
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cfd8:	f3ef 8310 	mrs	r3, PRIMASK
 800cfdc:	617b      	str	r3, [r7, #20]
  return(result);
 800cfde:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cfe0:	637b      	str	r3, [r7, #52]	@ 0x34
 800cfe2:	2301      	movs	r3, #1
 800cfe4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cfe6:	69bb      	ldr	r3, [r7, #24]
 800cfe8:	f383 8810 	msr	PRIMASK, r3
}
 800cfec:	46c0      	nop			@ (mov r8, r8)
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	681a      	ldr	r2, [r3, #0]
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	4926      	ldr	r1, [pc, #152]	@ (800d094 <UART_EndRxTransfer+0xc4>)
 800cffa:	400a      	ands	r2, r1
 800cffc:	601a      	str	r2, [r3, #0]
 800cffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d000:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d002:	69fb      	ldr	r3, [r7, #28]
 800d004:	f383 8810 	msr	PRIMASK, r3
}
 800d008:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d00a:	f3ef 8310 	mrs	r3, PRIMASK
 800d00e:	623b      	str	r3, [r7, #32]
  return(result);
 800d010:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d012:	633b      	str	r3, [r7, #48]	@ 0x30
 800d014:	2301      	movs	r3, #1
 800d016:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01a:	f383 8810 	msr	PRIMASK, r3
}
 800d01e:	46c0      	nop			@ (mov r8, r8)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	689a      	ldr	r2, [r3, #8]
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	491b      	ldr	r1, [pc, #108]	@ (800d098 <UART_EndRxTransfer+0xc8>)
 800d02c:	400a      	ands	r2, r1
 800d02e:	609a      	str	r2, [r3, #8]
 800d030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d032:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d036:	f383 8810 	msr	PRIMASK, r3
}
 800d03a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d040:	2b01      	cmp	r3, #1
 800d042:	d118      	bne.n	800d076 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d044:	f3ef 8310 	mrs	r3, PRIMASK
 800d048:	60bb      	str	r3, [r7, #8]
  return(result);
 800d04a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d04c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d04e:	2301      	movs	r3, #1
 800d050:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	f383 8810 	msr	PRIMASK, r3
}
 800d058:	46c0      	nop			@ (mov r8, r8)
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	681a      	ldr	r2, [r3, #0]
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	2110      	movs	r1, #16
 800d066:	438a      	bics	r2, r1
 800d068:	601a      	str	r2, [r3, #0]
 800d06a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d06c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d06e:	693b      	ldr	r3, [r7, #16]
 800d070:	f383 8810 	msr	PRIMASK, r3
}
 800d074:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	228c      	movs	r2, #140	@ 0x8c
 800d07a:	2120      	movs	r1, #32
 800d07c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	2200      	movs	r2, #0
 800d082:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	2200      	movs	r2, #0
 800d088:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d08a:	46c0      	nop			@ (mov r8, r8)
 800d08c:	46bd      	mov	sp, r7
 800d08e:	b00e      	add	sp, #56	@ 0x38
 800d090:	bd80      	pop	{r7, pc}
 800d092:	46c0      	nop			@ (mov r8, r8)
 800d094:	fffffedf 	.word	0xfffffedf
 800d098:	effffffe 	.word	0xeffffffe

0800d09c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b094      	sub	sp, #80	@ 0x50
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0a8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	2220      	movs	r2, #32
 800d0b2:	4013      	ands	r3, r2
 800d0b4:	d16f      	bne.n	800d196 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800d0b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0b8:	225e      	movs	r2, #94	@ 0x5e
 800d0ba:	2100      	movs	r1, #0
 800d0bc:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d0be:	f3ef 8310 	mrs	r3, PRIMASK
 800d0c2:	61bb      	str	r3, [r7, #24]
  return(result);
 800d0c4:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d0c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d0cc:	69fb      	ldr	r3, [r7, #28]
 800d0ce:	f383 8810 	msr	PRIMASK, r3
}
 800d0d2:	46c0      	nop			@ (mov r8, r8)
 800d0d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	681a      	ldr	r2, [r3, #0]
 800d0da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	493b      	ldr	r1, [pc, #236]	@ (800d1cc <UART_DMAReceiveCplt+0x130>)
 800d0e0:	400a      	ands	r2, r1
 800d0e2:	601a      	str	r2, [r3, #0]
 800d0e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d0e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d0e8:	6a3b      	ldr	r3, [r7, #32]
 800d0ea:	f383 8810 	msr	PRIMASK, r3
}
 800d0ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d0f0:	f3ef 8310 	mrs	r3, PRIMASK
 800d0f4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800d0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0f8:	647b      	str	r3, [r7, #68]	@ 0x44
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d100:	f383 8810 	msr	PRIMASK, r3
}
 800d104:	46c0      	nop			@ (mov r8, r8)
 800d106:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	689a      	ldr	r2, [r3, #8]
 800d10c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	2101      	movs	r1, #1
 800d112:	438a      	bics	r2, r1
 800d114:	609a      	str	r2, [r3, #8]
 800d116:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d118:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d11a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d11c:	f383 8810 	msr	PRIMASK, r3
}
 800d120:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d122:	f3ef 8310 	mrs	r3, PRIMASK
 800d126:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800d128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d12a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d12c:	2301      	movs	r3, #1
 800d12e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d132:	f383 8810 	msr	PRIMASK, r3
}
 800d136:	46c0      	nop			@ (mov r8, r8)
 800d138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	689a      	ldr	r2, [r3, #8]
 800d13e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	2140      	movs	r1, #64	@ 0x40
 800d144:	438a      	bics	r2, r1
 800d146:	609a      	str	r2, [r3, #8]
 800d148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d14a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d14c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d14e:	f383 8810 	msr	PRIMASK, r3
}
 800d152:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d154:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d156:	228c      	movs	r2, #140	@ 0x8c
 800d158:	2120      	movs	r1, #32
 800d15a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d15c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d15e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d160:	2b01      	cmp	r3, #1
 800d162:	d118      	bne.n	800d196 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d164:	f3ef 8310 	mrs	r3, PRIMASK
 800d168:	60fb      	str	r3, [r7, #12]
  return(result);
 800d16a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d16c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d16e:	2301      	movs	r3, #1
 800d170:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	f383 8810 	msr	PRIMASK, r3
}
 800d178:	46c0      	nop			@ (mov r8, r8)
 800d17a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	681a      	ldr	r2, [r3, #0]
 800d180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	2110      	movs	r1, #16
 800d186:	438a      	bics	r2, r1
 800d188:	601a      	str	r2, [r3, #0]
 800d18a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d18c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	f383 8810 	msr	PRIMASK, r3
}
 800d194:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d196:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d198:	2200      	movs	r2, #0
 800d19a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d19c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d19e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d1a0:	2b01      	cmp	r3, #1
 800d1a2:	d109      	bne.n	800d1b8 <UART_DMAReceiveCplt+0x11c>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800d1a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d1a6:	22c0      	movs	r2, #192	@ 0xc0
 800d1a8:	589b      	ldr	r3, [r3, r2]
 800d1aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d1ac:	215c      	movs	r1, #92	@ 0x5c
 800d1ae:	5a51      	ldrh	r1, [r2, r1]
 800d1b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d1b2:	0010      	movs	r0, r2
 800d1b4:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d1b6:	e005      	b.n	800d1c4 <UART_DMAReceiveCplt+0x128>
    huart->RxCpltCallback(huart);
 800d1b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d1ba:	22a0      	movs	r2, #160	@ 0xa0
 800d1bc:	589b      	ldr	r3, [r3, r2]
 800d1be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d1c0:	0010      	movs	r0, r2
 800d1c2:	4798      	blx	r3
}
 800d1c4:	46c0      	nop			@ (mov r8, r8)
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	b014      	add	sp, #80	@ 0x50
 800d1ca:	bd80      	pop	{r7, pc}
 800d1cc:	fffffeff 	.word	0xfffffeff

0800d1d0 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d1d0:	b580      	push	{r7, lr}
 800d1d2:	b084      	sub	sp, #16
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1dc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	2201      	movs	r2, #1
 800d1e2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d1e8:	2b01      	cmp	r3, #1
 800d1ea:	d10b      	bne.n	800d204 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	22c0      	movs	r2, #192	@ 0xc0
 800d1f0:	589b      	ldr	r3, [r3, r2]
 800d1f2:	68fa      	ldr	r2, [r7, #12]
 800d1f4:	215c      	movs	r1, #92	@ 0x5c
 800d1f6:	5a52      	ldrh	r2, [r2, r1]
 800d1f8:	0852      	lsrs	r2, r2, #1
 800d1fa:	b291      	uxth	r1, r2
 800d1fc:	68fa      	ldr	r2, [r7, #12]
 800d1fe:	0010      	movs	r0, r2
 800d200:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d202:	e005      	b.n	800d210 <UART_DMARxHalfCplt+0x40>
    huart->RxHalfCpltCallback(huart);
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	229c      	movs	r2, #156	@ 0x9c
 800d208:	589b      	ldr	r3, [r3, r2]
 800d20a:	68fa      	ldr	r2, [r7, #12]
 800d20c:	0010      	movs	r0, r2
 800d20e:	4798      	blx	r3
}
 800d210:	46c0      	nop			@ (mov r8, r8)
 800d212:	46bd      	mov	sp, r7
 800d214:	b004      	add	sp, #16
 800d216:	bd80      	pop	{r7, pc}

0800d218 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b086      	sub	sp, #24
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d224:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d226:	697b      	ldr	r3, [r7, #20]
 800d228:	2288      	movs	r2, #136	@ 0x88
 800d22a:	589b      	ldr	r3, [r3, r2]
 800d22c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d22e:	697b      	ldr	r3, [r7, #20]
 800d230:	228c      	movs	r2, #140	@ 0x8c
 800d232:	589b      	ldr	r3, [r3, r2]
 800d234:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	2280      	movs	r2, #128	@ 0x80
 800d23e:	4013      	ands	r3, r2
 800d240:	2b80      	cmp	r3, #128	@ 0x80
 800d242:	d10a      	bne.n	800d25a <UART_DMAError+0x42>
 800d244:	693b      	ldr	r3, [r7, #16]
 800d246:	2b21      	cmp	r3, #33	@ 0x21
 800d248:	d107      	bne.n	800d25a <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	2256      	movs	r2, #86	@ 0x56
 800d24e:	2100      	movs	r1, #0
 800d250:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 800d252:	697b      	ldr	r3, [r7, #20]
 800d254:	0018      	movs	r0, r3
 800d256:	f7ff fe7b 	bl	800cf50 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d25a:	697b      	ldr	r3, [r7, #20]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	689b      	ldr	r3, [r3, #8]
 800d260:	2240      	movs	r2, #64	@ 0x40
 800d262:	4013      	ands	r3, r2
 800d264:	2b40      	cmp	r3, #64	@ 0x40
 800d266:	d10a      	bne.n	800d27e <UART_DMAError+0x66>
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	2b22      	cmp	r3, #34	@ 0x22
 800d26c:	d107      	bne.n	800d27e <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	225e      	movs	r2, #94	@ 0x5e
 800d272:	2100      	movs	r1, #0
 800d274:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800d276:	697b      	ldr	r3, [r7, #20]
 800d278:	0018      	movs	r0, r3
 800d27a:	f7ff fea9 	bl	800cfd0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d27e:	697b      	ldr	r3, [r7, #20]
 800d280:	2290      	movs	r2, #144	@ 0x90
 800d282:	589b      	ldr	r3, [r3, r2]
 800d284:	2210      	movs	r2, #16
 800d286:	431a      	orrs	r2, r3
 800d288:	697b      	ldr	r3, [r7, #20]
 800d28a:	2190      	movs	r1, #144	@ 0x90
 800d28c:	505a      	str	r2, [r3, r1]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800d28e:	697b      	ldr	r3, [r7, #20]
 800d290:	22a4      	movs	r2, #164	@ 0xa4
 800d292:	589b      	ldr	r3, [r3, r2]
 800d294:	697a      	ldr	r2, [r7, #20]
 800d296:	0010      	movs	r0, r2
 800d298:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d29a:	46c0      	nop			@ (mov r8, r8)
 800d29c:	46bd      	mov	sp, r7
 800d29e:	b006      	add	sp, #24
 800d2a0:	bd80      	pop	{r7, pc}

0800d2a2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d2a2:	b580      	push	{r7, lr}
 800d2a4:	b084      	sub	sp, #16
 800d2a6:	af00      	add	r7, sp, #0
 800d2a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	225e      	movs	r2, #94	@ 0x5e
 800d2b4:	2100      	movs	r1, #0
 800d2b6:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	2256      	movs	r2, #86	@ 0x56
 800d2bc:	2100      	movs	r1, #0
 800d2be:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	22a4      	movs	r2, #164	@ 0xa4
 800d2c4:	589b      	ldr	r3, [r3, r2]
 800d2c6:	68fa      	ldr	r2, [r7, #12]
 800d2c8:	0010      	movs	r0, r2
 800d2ca:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d2cc:	46c0      	nop			@ (mov r8, r8)
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	b004      	add	sp, #16
 800d2d2:	bd80      	pop	{r7, pc}

0800d2d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b086      	sub	sp, #24
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d2dc:	f3ef 8310 	mrs	r3, PRIMASK
 800d2e0:	60bb      	str	r3, [r7, #8]
  return(result);
 800d2e2:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d2e4:	617b      	str	r3, [r7, #20]
 800d2e6:	2301      	movs	r3, #1
 800d2e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	f383 8810 	msr	PRIMASK, r3
}
 800d2f0:	46c0      	nop			@ (mov r8, r8)
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	681a      	ldr	r2, [r3, #0]
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	2140      	movs	r1, #64	@ 0x40
 800d2fe:	438a      	bics	r2, r1
 800d300:	601a      	str	r2, [r3, #0]
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d306:	693b      	ldr	r3, [r7, #16]
 800d308:	f383 8810 	msr	PRIMASK, r3
}
 800d30c:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	2288      	movs	r2, #136	@ 0x88
 800d312:	2120      	movs	r1, #32
 800d314:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	2298      	movs	r2, #152	@ 0x98
 800d320:	589b      	ldr	r3, [r3, r2]
 800d322:	687a      	ldr	r2, [r7, #4]
 800d324:	0010      	movs	r0, r2
 800d326:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d328:	46c0      	nop			@ (mov r8, r8)
 800d32a:	46bd      	mov	sp, r7
 800d32c:	b006      	add	sp, #24
 800d32e:	bd80      	pop	{r7, pc}

0800d330 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d330:	b580      	push	{r7, lr}
 800d332:	b082      	sub	sp, #8
 800d334:	af00      	add	r7, sp, #0
 800d336:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d338:	46c0      	nop			@ (mov r8, r8)
 800d33a:	46bd      	mov	sp, r7
 800d33c:	b002      	add	sp, #8
 800d33e:	bd80      	pop	{r7, pc}

0800d340 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b082      	sub	sp, #8
 800d344:	af00      	add	r7, sp, #0
 800d346:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d348:	46c0      	nop			@ (mov r8, r8)
 800d34a:	46bd      	mov	sp, r7
 800d34c:	b002      	add	sp, #8
 800d34e:	bd80      	pop	{r7, pc}

0800d350 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b082      	sub	sp, #8
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d358:	46c0      	nop			@ (mov r8, r8)
 800d35a:	46bd      	mov	sp, r7
 800d35c:	b002      	add	sp, #8
 800d35e:	bd80      	pop	{r7, pc}

0800d360 <memset>:
 800d360:	0003      	movs	r3, r0
 800d362:	1882      	adds	r2, r0, r2
 800d364:	4293      	cmp	r3, r2
 800d366:	d100      	bne.n	800d36a <memset+0xa>
 800d368:	4770      	bx	lr
 800d36a:	7019      	strb	r1, [r3, #0]
 800d36c:	3301      	adds	r3, #1
 800d36e:	e7f9      	b.n	800d364 <memset+0x4>

0800d370 <__libc_init_array>:
 800d370:	b570      	push	{r4, r5, r6, lr}
 800d372:	2600      	movs	r6, #0
 800d374:	4c0c      	ldr	r4, [pc, #48]	@ (800d3a8 <__libc_init_array+0x38>)
 800d376:	4d0d      	ldr	r5, [pc, #52]	@ (800d3ac <__libc_init_array+0x3c>)
 800d378:	1b64      	subs	r4, r4, r5
 800d37a:	10a4      	asrs	r4, r4, #2
 800d37c:	42a6      	cmp	r6, r4
 800d37e:	d109      	bne.n	800d394 <__libc_init_array+0x24>
 800d380:	2600      	movs	r6, #0
 800d382:	f000 f823 	bl	800d3cc <_init>
 800d386:	4c0a      	ldr	r4, [pc, #40]	@ (800d3b0 <__libc_init_array+0x40>)
 800d388:	4d0a      	ldr	r5, [pc, #40]	@ (800d3b4 <__libc_init_array+0x44>)
 800d38a:	1b64      	subs	r4, r4, r5
 800d38c:	10a4      	asrs	r4, r4, #2
 800d38e:	42a6      	cmp	r6, r4
 800d390:	d105      	bne.n	800d39e <__libc_init_array+0x2e>
 800d392:	bd70      	pop	{r4, r5, r6, pc}
 800d394:	00b3      	lsls	r3, r6, #2
 800d396:	58eb      	ldr	r3, [r5, r3]
 800d398:	4798      	blx	r3
 800d39a:	3601      	adds	r6, #1
 800d39c:	e7ee      	b.n	800d37c <__libc_init_array+0xc>
 800d39e:	00b3      	lsls	r3, r6, #2
 800d3a0:	58eb      	ldr	r3, [r5, r3]
 800d3a2:	4798      	blx	r3
 800d3a4:	3601      	adds	r6, #1
 800d3a6:	e7f2      	b.n	800d38e <__libc_init_array+0x1e>
 800d3a8:	0800de88 	.word	0x0800de88
 800d3ac:	0800de88 	.word	0x0800de88
 800d3b0:	0800de8c 	.word	0x0800de8c
 800d3b4:	0800de88 	.word	0x0800de88

0800d3b8 <memcpy>:
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	b510      	push	{r4, lr}
 800d3bc:	429a      	cmp	r2, r3
 800d3be:	d100      	bne.n	800d3c2 <memcpy+0xa>
 800d3c0:	bd10      	pop	{r4, pc}
 800d3c2:	5ccc      	ldrb	r4, [r1, r3]
 800d3c4:	54c4      	strb	r4, [r0, r3]
 800d3c6:	3301      	adds	r3, #1
 800d3c8:	e7f8      	b.n	800d3bc <memcpy+0x4>
	...

0800d3cc <_init>:
 800d3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ce:	46c0      	nop			@ (mov r8, r8)
 800d3d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3d2:	bc08      	pop	{r3}
 800d3d4:	469e      	mov	lr, r3
 800d3d6:	4770      	bx	lr

0800d3d8 <_fini>:
 800d3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3da:	46c0      	nop			@ (mov r8, r8)
 800d3dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3de:	bc08      	pop	{r3}
 800d3e0:	469e      	mov	lr, r3
 800d3e2:	4770      	bx	lr
 800d3e4:	0000      	movs	r0, r0
	...

0800d3e8 <__FLASH_Program_Fast_veneer>:
 800d3e8:	b401      	push	{r0}
 800d3ea:	4802      	ldr	r0, [pc, #8]	@ (800d3f4 <__FLASH_Program_Fast_veneer+0xc>)
 800d3ec:	4684      	mov	ip, r0
 800d3ee:	bc01      	pop	{r0}
 800d3f0:	4760      	bx	ip
 800d3f2:	bf00      	nop
 800d3f4:	2000044d 	.word	0x2000044d

Disassembly of section .data:

20000000 <user_preset_0>:
20000000:	407f6e7f 00000000                       .n.@....

20000008 <user_preset_1>:
20000008:	40402840 00000040                       @(@@@...

20000010 <user_preset_2>:
20000010:	007f4000 00000020                       .@.. ...

20000018 <user_preset_3>:
20000018:	7f7f4040                                 @@..d

2000001d <tap_tempo_switch_state_counter.1>:
2000001d:	                                         ...

20000020 <delay_line>:
	...
20000420:	00010000 00000200                       ........

20000428 <speed_fsm>:
20000428:	00000001                                ....

2000042c <depth_fsm>:
2000042c:	00000001                                ....

20000430 <waveshape_fsm>:
20000430:	00000001                                ....

20000434 <symmetry_fsm>:
20000434:	00000001                                ....

20000438 <phase_fsm>:
20000438:	00000001                                ....

2000043c <IP_CAP_fsm>:
2000043c:	00000400                                ....

20000440 <SystemCoreClock>:
20000440:	00f42400                                .$..

20000444 <uwTickPrio>:
20000444:	00000004                                ....

20000448 <uwTickFreq>:
20000448:	00000001                                ....

2000044c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000044c:	b580      	push	{r7, lr}
2000044e:	b088      	sub	sp, #32
20000450:	af00      	add	r7, sp, #0
20000452:	6078      	str	r0, [r7, #4]
20000454:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000456:	231f      	movs	r3, #31
20000458:	18fb      	adds	r3, r7, r3
2000045a:	2200      	movs	r2, #0
2000045c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000045e:	687b      	ldr	r3, [r7, #4]
20000460:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000462:	683b      	ldr	r3, [r7, #0]
20000464:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000466:	4b1a      	ldr	r3, [pc, #104]	@ (200004d0 <FLASH_Program_Fast+0x84>)
20000468:	695a      	ldr	r2, [r3, #20]
2000046a:	4b19      	ldr	r3, [pc, #100]	@ (200004d0 <FLASH_Program_Fast+0x84>)
2000046c:	2180      	movs	r1, #128	@ 0x80
2000046e:	02c9      	lsls	r1, r1, #11
20000470:	430a      	orrs	r2, r1
20000472:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
20000474:	f3ef 8310 	mrs	r3, PRIMASK
20000478:	60fb      	str	r3, [r7, #12]
  return(result);
2000047a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000047c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000047e:	b672      	cpsid	i
}
20000480:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000482:	e00f      	b.n	200004a4 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000484:	697a      	ldr	r2, [r7, #20]
20000486:	69bb      	ldr	r3, [r7, #24]
20000488:	6812      	ldr	r2, [r2, #0]
2000048a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000048c:	697b      	ldr	r3, [r7, #20]
2000048e:	3304      	adds	r3, #4
20000490:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000492:	69bb      	ldr	r3, [r7, #24]
20000494:	3304      	adds	r3, #4
20000496:	61bb      	str	r3, [r7, #24]
    index++;
20000498:	211f      	movs	r1, #31
2000049a:	187b      	adds	r3, r7, r1
2000049c:	781a      	ldrb	r2, [r3, #0]
2000049e:	187b      	adds	r3, r7, r1
200004a0:	3201      	adds	r2, #1
200004a2:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
200004a4:	231f      	movs	r3, #31
200004a6:	18fb      	adds	r3, r7, r3
200004a8:	781b      	ldrb	r3, [r3, #0]
200004aa:	2b3f      	cmp	r3, #63	@ 0x3f
200004ac:	d9ea      	bls.n	20000484 <FLASH_Program_Fast+0x38>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
200004ae:	46c0      	nop			@ (mov r8, r8)
200004b0:	4b07      	ldr	r3, [pc, #28]	@ (200004d0 <FLASH_Program_Fast+0x84>)
200004b2:	691a      	ldr	r2, [r3, #16]
200004b4:	2380      	movs	r3, #128	@ 0x80
200004b6:	025b      	lsls	r3, r3, #9
200004b8:	4013      	ands	r3, r2
200004ba:	d1f9      	bne.n	200004b0 <FLASH_Program_Fast+0x64>
200004bc:	693b      	ldr	r3, [r7, #16]
200004be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200004c0:	68bb      	ldr	r3, [r7, #8]
200004c2:	f383 8810 	msr	PRIMASK, r3
}
200004c6:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200004c8:	46c0      	nop			@ (mov r8, r8)
200004ca:	46bd      	mov	sp, r7
200004cc:	b008      	add	sp, #32
200004ce:	bd80      	pop	{r7, pc}
200004d0:	40022000 	.word	0x40022000
