$date
	Tue Jan 23 16:10:15 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sc_test $end
$var wire 1 ! s_out $end
$var wire 1 " c_out $end
$var reg 1 # a_in $end
$var reg 1 $ b_in $end
$scope module sc1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 % not_a $end
$var wire 1 & not_b $end
$var wire 1 ! s $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
1%
0$
0#
0"
0!
$end
#10
1!
0&
1(
1$
#20
1'
1!
1&
0(
0%
0$
1#
#30
0!
0'
1"
0&
1$
#40
