

================================================================
== Vivado HLS Report for 'image_filter_fh_Block_Mat_exit71218_proc'
================================================================
* Date:           Wed Jun  3 13:51:38 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.50|      5.48|        0.81|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     96|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      12|     97|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |ap_return                    |  Select  |      0|  0|   6|           1|           6|
    |newSel1_cast_cast_fu_117_p3  |  Select  |      0|  0|   4|           1|           4|
    |newSel3_fu_128_p3            |  Select  |      0|  0|   6|           1|           6|
    |newSel5_fu_135_p3            |  Select  |      0|  0|   5|           1|           5|
    |newSel_fu_106_p3             |  Select  |      0|  0|   5|           1|           4|
    |sel_tmp14_fu_101_p2          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_70_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_85_p2            |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_41_p2               |   icmp   |      0|  0|  11|          32|           4|
    |tmp_2_fu_47_p2               |   icmp   |      0|  0|  11|          32|           5|
    |tmp_3_fu_53_p2               |   icmp   |      0|  0|  11|          32|           5|
    |tmp_4_fu_59_p2               |   icmp   |      0|  0|  11|          32|           6|
    |tmp_s_fu_35_p2               |   icmp   |      0|  0|  11|          32|           4|
    |ap_sig_bdd_36                |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_124_p2           |    or    |      0|  0|   1|           1|           1|
    |or_cond6_fu_147_p2           |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_113_p2            |    or    |      0|  0|   1|           1|           1|
    |sel_tmp13_demorgan_fu_90_p2  |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_demorgan_fu_75_p2   |    or    |      0|  0|   1|           1|           1|
    |sel_tmp13_fu_95_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_65_p2            |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_79_p2            |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  96|         177|          64|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |   1|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  3|   0|    3|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |sel_tmp14_reg_201  |  1|   0|    1|          0|
    |sel_tmp2_reg_190   |  1|   0|    1|          0|
    |sel_tmp7_reg_196   |  1|   0|    1|          0|
    |tmp_1_reg_168      |  1|   0|    1|          0|
    |tmp_2_reg_174      |  1|   0|    1|          0|
    |tmp_3_reg_180      |  1|   0|    1|          0|
    |tmp_4_reg_185      |  1|   0|    1|          0|
    |tmp_s_reg_161      |  1|   0|    1|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 12|   0|   12|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | image_filter_fh_Block_Mat.exit71218_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | image_filter_fh_Block_Mat.exit71218_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | image_filter_fh_Block_Mat.exit71218_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | image_filter_fh_Block_Mat.exit71218_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | image_filter_fh_Block_Mat.exit71218_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | image_filter_fh_Block_Mat.exit71218_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | image_filter_fh_Block_Mat.exit71218_proc | return value |
|ap_return    | out |    6| ap_ctrl_hs | image_filter_fh_Block_Mat.exit71218_proc | return value |
|filter_size  |  in |   32|   ap_none  |                filter_size               |    scalar    |
+-------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.52ns
ST_1: filter_size_read [1/1] 0.00ns
newFuncRoot_ifconv:0  %filter_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %filter_size)

ST_1: tmp_s [1/1] 2.52ns
newFuncRoot_ifconv:1  %tmp_s = icmp eq i32 %filter_size_read, 9

ST_1: tmp_1 [1/1] 2.52ns
newFuncRoot_ifconv:2  %tmp_1 = icmp eq i32 %filter_size_read, 15

ST_1: tmp_2 [1/1] 2.52ns
newFuncRoot_ifconv:3  %tmp_2 = icmp eq i32 %filter_size_read, 21

ST_1: tmp_3 [1/1] 2.52ns
newFuncRoot_ifconv:4  %tmp_3 = icmp eq i32 %filter_size_read, 27

ST_1: tmp_4 [1/1] 2.52ns
newFuncRoot_ifconv:5  %tmp_4 = icmp eq i32 %filter_size_read, 39


 <State 2>: 5.48ns
ST_2: sel_tmp1 [1/1] 1.37ns
newFuncRoot_ifconv:6  %sel_tmp1 = xor i1 %tmp_s, true

ST_2: sel_tmp2 [1/1] 1.37ns
newFuncRoot_ifconv:7  %sel_tmp2 = and i1 %tmp_1, %sel_tmp1

ST_2: sel_tmp6_demorgan [1/1] 1.37ns
newFuncRoot_ifconv:8  %sel_tmp6_demorgan = or i1 %tmp_s, %tmp_1

ST_2: sel_tmp6 [1/1] 1.37ns
newFuncRoot_ifconv:9  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_2: sel_tmp7 [1/1] 1.37ns
newFuncRoot_ifconv:10  %sel_tmp7 = and i1 %tmp_2, %sel_tmp6

ST_2: sel_tmp13_demorgan [1/1] 1.37ns
newFuncRoot_ifconv:11  %sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_2

ST_2: sel_tmp13 [1/1] 1.37ns
newFuncRoot_ifconv:12  %sel_tmp13 = xor i1 %sel_tmp13_demorgan, true

ST_2: sel_tmp14 [1/1] 1.37ns
newFuncRoot_ifconv:13  %sel_tmp14 = and i1 %tmp_3, %sel_tmp13


 <State 3>: 4.11ns
ST_3: newSel [1/1] 1.37ns
newFuncRoot_ifconv:14  %newSel = select i1 %sel_tmp14, i5 -5, i5 -11

ST_3: or_cond [1/1] 1.37ns
newFuncRoot_ifconv:15  %or_cond = or i1 %sel_tmp14, %sel_tmp7

ST_3: newSel1_cast_cast [1/1] 1.37ns
newFuncRoot_ifconv:16  %newSel1_cast_cast = select i1 %sel_tmp2, i5 15, i5 9

ST_3: or_cond2 [1/1] 1.37ns
newFuncRoot_ifconv:17  %or_cond2 = or i1 %sel_tmp2, %tmp_s

ST_3: newSel3 [1/1] 1.37ns
newFuncRoot_ifconv:18  %newSel3 = select i1 %tmp_4, i6 -25, i6 -13

ST_3: newSel5 [1/1] 1.37ns
newFuncRoot_ifconv:19  %newSel5 = select i1 %or_cond, i5 %newSel, i5 %newSel1_cast_cast

ST_3: newSel5_cast [1/1] 0.00ns
newFuncRoot_ifconv:20  %newSel5_cast = zext i5 %newSel5 to i6

ST_3: or_cond6 [1/1] 1.37ns
newFuncRoot_ifconv:21  %or_cond6 = or i1 %or_cond, %or_cond2

ST_3: newSel7 [1/1] 1.37ns
newFuncRoot_ifconv:22  %newSel7 = select i1 %or_cond6, i6 %newSel5_cast, i6 %newSel3

ST_3: stg_27 [1/1] 0.00ns
newFuncRoot_ifconv:23  ret i6 %newSel7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filter_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fc00b77a8e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filter_size_read   (read  ) [ 0000]
tmp_s              (icmp  ) [ 0011]
tmp_1              (icmp  ) [ 0010]
tmp_2              (icmp  ) [ 0010]
tmp_3              (icmp  ) [ 0010]
tmp_4              (icmp  ) [ 0011]
sel_tmp1           (xor   ) [ 0000]
sel_tmp2           (and   ) [ 0001]
sel_tmp6_demorgan  (or    ) [ 0000]
sel_tmp6           (xor   ) [ 0000]
sel_tmp7           (and   ) [ 0001]
sel_tmp13_demorgan (or    ) [ 0000]
sel_tmp13          (xor   ) [ 0000]
sel_tmp14          (and   ) [ 0001]
newSel             (select) [ 0000]
or_cond            (or    ) [ 0000]
newSel1_cast_cast  (select) [ 0000]
or_cond2           (or    ) [ 0000]
newSel3            (select) [ 0000]
newSel5            (select) [ 0000]
newSel5_cast       (zext  ) [ 0000]
or_cond6           (or    ) [ 0000]
newSel7            (select) [ 0000]
stg_27             (ret   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filter_size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="filter_size_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_size_read/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="tmp_s_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="0"/>
<pin id="38" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="tmp_1_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="tmp_2_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="tmp_3_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="0"/>
<pin id="56" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="tmp_4_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="sel_tmp1_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="1"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sel_tmp2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="sel_tmp6_demorgan_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="1" slack="1"/>
<pin id="78" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sel_tmp6_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sel_tmp7_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sel_tmp13_demorgan_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="1"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp13_demorgan/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sel_tmp13_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp13/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sel_tmp14_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp14/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="newSel_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="or_cond_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="1" slack="1"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="newSel1_cast_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="5" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1_cast_cast/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="or_cond2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="1" slack="2"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="newSel3_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="2"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="newSel5_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="newSel5_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel5_cast/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="or_cond6_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="newSel7_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="6" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_s_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_3_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp_4_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="2"/>
<pin id="187" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="sel_tmp2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="sel_tmp7_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="sel_tmp14_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="28" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="45"><net_src comp="28" pin="2"/><net_sink comp="41" pin=0"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="51"><net_src comp="28" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="57"><net_src comp="28" pin="2"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="63"><net_src comp="28" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="65" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="75" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="79" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="75" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="90" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="113" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="106" pin="3"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="117" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="113" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="124" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="143" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="128" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="35" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="171"><net_src comp="41" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="177"><net_src comp="47" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="183"><net_src comp="53" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="188"><net_src comp="59" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="193"><net_src comp="70" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="199"><net_src comp="85" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="204"><net_src comp="101" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="113" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
		newSel5 : 1
		newSel5_cast : 2
		newSel7 : 3
		stg_27 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |         tmp_s_fu_35         |    0    |    11   |
|          |         tmp_1_fu_41         |    0    |    11   |
|   icmp   |         tmp_2_fu_47         |    0    |    11   |
|          |         tmp_3_fu_53         |    0    |    11   |
|          |         tmp_4_fu_59         |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |        newSel_fu_106        |    0    |    5    |
|          |   newSel1_cast_cast_fu_117  |    0    |    5    |
|  select  |        newSel3_fu_128       |    0    |    6    |
|          |        newSel5_fu_135       |    0    |    5    |
|          |        newSel7_fu_153       |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |   sel_tmp6_demorgan_fu_75   |    0    |    1    |
|          |   sel_tmp13_demorgan_fu_90  |    0    |    1    |
|    or    |        or_cond_fu_113       |    0    |    1    |
|          |       or_cond2_fu_124       |    0    |    1    |
|          |       or_cond6_fu_147       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |        sel_tmp1_fu_65       |    0    |    1    |
|    xor   |        sel_tmp6_fu_79       |    0    |    1    |
|          |       sel_tmp13_fu_95       |    0    |    1    |
|----------|-----------------------------|---------|---------|
|          |        sel_tmp2_fu_70       |    0    |    1    |
|    and   |        sel_tmp7_fu_85       |    0    |    1    |
|          |       sel_tmp14_fu_101      |    0    |    1    |
|----------|-----------------------------|---------|---------|
|   read   | filter_size_read_read_fu_28 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |     newSel5_cast_fu_143     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    93   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|sel_tmp14_reg_201|    1   |
| sel_tmp2_reg_190|    1   |
| sel_tmp7_reg_196|    1   |
|  tmp_1_reg_168  |    1   |
|  tmp_2_reg_174  |    1   |
|  tmp_3_reg_180  |    1   |
|  tmp_4_reg_185  |    1   |
|  tmp_s_reg_161  |    1   |
+-----------------+--------+
|      Total      |    8   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   93   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   93   |
+-----------+--------+--------+
