#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000298a47fb370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000298a47fd900 .scope module, "recorder_tb" "recorder_tb" 3 4;
 .timescale -9 -12;
v00000298a4858a70_0 .var "audio_in", 7 0;
v00000298a4858e30_0 .var "audio_valid_in", 0 0;
v00000298a4859290_0 .var "clk_in", 0 0;
v00000298a4858250_0 .net "echo_out", 7 0, v00000298a4859dd0_0;  1 drivers
v00000298a48593d0_0 .var "record_in", 0 0;
v00000298a48587f0_0 .var "rst_in", 0 0;
v00000298a4859650_0 .net "single_out", 7 0, v00000298a4859330_0;  1 drivers
S_00000298a47ea4c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 40, 3 40 0, S_00000298a47fd900;
 .timescale -9 -12;
v00000298a47d44f0_0 .var/2s "i", 31 0;
S_00000298a47ea650 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 46, 3 46 0, S_00000298a47fd900;
 .timescale -9 -12;
v00000298a47cbf20_0 .var/2s "i", 31 0;
S_00000298a47d8290 .scope module, "my_recorder" "recorder" 3 12, 4 5 0, S_00000298a47fd900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 8 "audio_in";
    .port_info 3 /INPUT 1 "record_in";
    .port_info 4 /INPUT 1 "audio_valid_in";
    .port_info 5 /OUTPUT 8 "single_out";
    .port_info 6 /OUTPUT 8 "echo_out";
L_00000298a47cacb0 .functor AND 1, v00000298a48593d0_0, v00000298a4858e30_0, C4<1>, C4<1>;
L_00000298a48d0088 .functor BUFT 1, C4<00000000000000010001000101110000>, C4<0>, C4<0>, C4<0>;
v00000298a484fee0_0 .net/2s *"_ivl_0", 31 0, L_00000298a48d0088;  1 drivers
L_00000298a48d00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000298a484ff80_0 .net/2s *"_ivl_4", 31 0, L_00000298a48d00d0;  1 drivers
v00000298a484f440_0 .var "add_a", 15 0;
v00000298a484f4e0_0 .net/s "audio_in", 7 0, v00000298a4858a70_0;  1 drivers
v00000298a48586b0_0 .net "audio_valid_in", 0 0, v00000298a4858e30_0;  1 drivers
v00000298a4858750_0 .net "bleghl", 7 0, L_00000298a47ca000;  1 drivers
v00000298a48584d0_0 .net "clk_in", 0 0, v00000298a4859290_0;  1 drivers
v00000298a4858890_0 .var "echo", 3 0;
v00000298a4858ed0_0 .var "echo_1", 7 0;
v00000298a4858b10_0 .var "echo_2", 7 0;
v00000298a4859dd0_0 .var/s "echo_out", 7 0;
v00000298a4858570_0 .var "max_add", 15 0;
v00000298a4858d90_0 .var "prev_state", 0 0;
v00000298a4858f70_0 .net/s "rcrd_out_a", 7 0, L_00000298a47ca1c0;  1 drivers
v00000298a485a050_0 .net "record_in", 0 0, v00000298a48593d0_0;  1 drivers
v00000298a4859f10_0 .net "rst_in", 0 0, v00000298a48587f0_0;  1 drivers
v00000298a4859330_0 .var/s "single_out", 7 0;
v00000298a4859010_0 .var "state", 0 0;
v00000298a48595b0_0 .var "true_add", 15 0;
L_00000298a48581b0 .part L_00000298a48d0088, 0, 16;
L_00000298a4859e70 .part L_00000298a48d00d0, 0, 8;
S_00000298a47d8420 .scope module, "audio_buffer" "xilinx_true_dual_port_read_first_2_clock_ram" 4 32, 5 10 0, S_00000298a47d8290;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addra";
    .port_info 1 /INPUT 16 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 8 "douta";
    .port_info 15 /OUTPUT 8 "doutb";
P_00000298a48c9100 .param/str "INIT_FILE" 0 5 14, "\000";
P_00000298a48c9138 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000010000000000000000>;
P_00000298a48c9170 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_00000298a48c91a8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v00000298a484f620 .array "BRAM", 0 65535, 7 0;
v00000298a484f260_0 .net "addra", 15 0, v00000298a484f440_0;  1 drivers
v00000298a484f760_0 .net "addrb", 15 0, L_00000298a48581b0;  1 drivers
v00000298a484f300_0 .net "clka", 0 0, v00000298a4859290_0;  alias, 1 drivers
v00000298a484fbc0_0 .net "clkb", 0 0, v00000298a4859290_0;  alias, 1 drivers
v00000298a484f120_0 .net "dina", 7 0, v00000298a4858a70_0;  alias, 1 drivers
v00000298a484fa80_0 .net "dinb", 7 0, L_00000298a4859e70;  1 drivers
v00000298a484f580_0 .net "douta", 7 0, L_00000298a47ca1c0;  alias, 1 drivers
v00000298a484f940_0 .net "doutb", 7 0, L_00000298a47ca000;  alias, 1 drivers
L_00000298a48d0160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298a484f6c0_0 .net "ena", 0 0, L_00000298a48d0160;  1 drivers
L_00000298a48d01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298a484fd00_0 .net "enb", 0 0, L_00000298a48d01a8;  1 drivers
v00000298a484f8a0_0 .var/i "idx", 31 0;
v00000298a484f080_0 .var "ram_data_a", 7 0;
v00000298a484fe40_0 .var "ram_data_b", 7 0;
L_00000298a48d01f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298a484f9e0_0 .net "regcea", 0 0, L_00000298a48d01f0;  1 drivers
L_00000298a48d0238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000298a484f800_0 .net "regceb", 0 0, L_00000298a48d0238;  1 drivers
v00000298a484fb20_0 .net "rsta", 0 0, v00000298a48587f0_0;  alias, 1 drivers
v00000298a484f3a0_0 .net "rstb", 0 0, v00000298a48587f0_0;  alias, 1 drivers
v00000298a484fc60_0 .net "wea", 0 0, L_00000298a47cacb0;  1 drivers
L_00000298a48d0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000298a484f1c0_0 .net "web", 0 0, L_00000298a48d0118;  1 drivers
S_00000298a48c6a60 .scope function.vec4.u32, "clogb2" "clogb2" 5 113, 5 113 0, S_00000298a47d8420;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_00000298a48c6a60
v00000298a48c7600_0 .var/i "depth", 31 0;
TD_recorder_tb.my_recorder.audio_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v00000298a48c7600_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v00000298a48c7600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000298a48c7600_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_00000298a48c6bf0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 49, 5 49 0, S_00000298a47d8420;
 .timescale -9 -12;
v00000298a47fda90_0 .var/i "ram_index", 31 0;
S_00000298a48c6d80 .scope generate, "output_register" "output_register" 5 81, 5 81 0, S_00000298a47d8420;
 .timescale -9 -12;
L_00000298a47ca1c0 .functor BUFZ 8, v00000298a47ea7e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000298a47ca000 .functor BUFZ 8, v00000298a484fda0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000298a47ea7e0_0 .var "douta_reg", 7 0;
v00000298a484fda0_0 .var "doutb_reg", 7 0;
E_00000298a47d1460 .event posedge, v00000298a484f300_0;
    .scope S_00000298a48c6bf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000298a47fda90_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000298a47fda90_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000298a47fda90_0;
    %store/vec4a v00000298a484f620, 4, 0;
    %load/vec4 v00000298a47fda90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000298a47fda90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_00000298a48c6d80;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000298a47ea7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000298a484fda0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_00000298a48c6d80;
T_3 ;
    %wait E_00000298a47d1460;
    %load/vec4 v00000298a484fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000298a47ea7e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000298a484f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000298a484f080_0;
    %assign/vec4 v00000298a47ea7e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000298a48c6d80;
T_4 ;
    %wait E_00000298a47d1460;
    %load/vec4 v00000298a484f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000298a484fda0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000298a484f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000298a484fe40_0;
    %assign/vec4 v00000298a484fda0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000298a47d8420;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000298a484f080_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000298a484fe40_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_00000298a47d8420;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000298a484f8a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000298a484f8a0_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call/w 5 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v00000298a484f620, v00000298a484f8a0_0 > {0 0 0};
    %load/vec4 v00000298a484f8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000298a484f8a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000298a47d8420;
T_7 ;
    %wait E_00000298a47d1460;
    %load/vec4 v00000298a484f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000298a484fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000298a484f120_0;
    %load/vec4 v00000298a484f260_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000298a484f620, 0, 4;
T_7.2 ;
    %load/vec4 v00000298a484f260_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000298a484f620, 4;
    %assign/vec4 v00000298a484f080_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000298a47d8420;
T_8 ;
    %wait E_00000298a47d1460;
    %load/vec4 v00000298a484fd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000298a484f1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000298a484fa80_0;
    %load/vec4 v00000298a484f760_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000298a484f620, 0, 4;
T_8.2 ;
    %load/vec4 v00000298a484f760_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v00000298a484f620, 4;
    %assign/vec4 v00000298a484fe40_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000298a47d8290;
T_9 ;
    %wait E_00000298a47d1460;
    %load/vec4 v00000298a4859f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000298a4859330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000298a4859dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000298a4858ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000298a4858b10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000298a484f440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000298a4858890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000298a48595b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000298a4859010_0;
    %assign/vec4 v00000298a4858d90_0, 0;
    %load/vec4 v00000298a485a050_0;
    %assign/vec4 v00000298a4859010_0, 0;
    %load/vec4 v00000298a4859010_0;
    %load/vec4 v00000298a4858d90_0;
    %cmp/ne;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v00000298a484f440_0;
    %assign/vec4 v00000298a4858570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000298a484f440_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000298a485a050_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v00000298a48586b0_0;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v00000298a484f440_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000298a484f440_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000298a485a050_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v00000298a48586b0_0;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v00000298a484f440_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v00000298a4858570_0;
    %pad/u 32;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v00000298a484f440_0;
    %addi 1, 0, 16;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %assign/vec4 v00000298a484f440_0, 0;
    %load/vec4 v00000298a4858f70_0;
    %assign/vec4 v00000298a4859330_0, 0;
    %load/vec4 v00000298a4858f70_0;
    %load/vec4 v00000298a4858ed0_0;
    %add;
    %load/vec4 v00000298a4858b10_0;
    %add;
    %assign/vec4 v00000298a4859dd0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000298a4858890_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v00000298a485a050_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.14, 9;
    %load/vec4 v00000298a48586b0_0;
    %inv;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v00000298a484f440_0;
    %pad/u 32;
    %cmpi/u 1499, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_9.17, 5;
    %load/vec4 v00000298a4858890_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v00000298a484f440_0;
    %assign/vec4 v00000298a48595b0_0, 0;
    %load/vec4 v00000298a484f440_0;
    %subi 1499, 0, 16;
    %assign/vec4 v00000298a484f440_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000298a4858890_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v00000298a4858890_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000298a4858890_0, 0;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v00000298a4858890_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.20, 4;
    %load/vec4 v00000298a4858f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v00000298a4858ed0_0, 0;
    %load/vec4 v00000298a48595b0_0;
    %pad/u 32;
    %cmpi/u 2999, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.22, 5;
    %load/vec4 v00000298a484f440_0;
    %subi 1500, 0, 16;
    %assign/vec4 v00000298a484f440_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000298a4858890_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000298a4858890_0, 0;
    %load/vec4 v00000298a48595b0_0;
    %assign/vec4 v00000298a484f440_0, 0;
T_9.23 ;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v00000298a4858890_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.24, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000298a4858890_0, 0;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v00000298a4858890_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %load/vec4 v00000298a4858f70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %assign/vec4 v00000298a4858b10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000298a4858890_0, 0;
    %load/vec4 v00000298a48595b0_0;
    %assign/vec4 v00000298a484f440_0, 0;
T_9.26 ;
T_9.25 ;
T_9.21 ;
T_9.19 ;
T_9.16 ;
T_9.12 ;
T_9.8 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000298a47fd900;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v00000298a4859290_0;
    %nor/r;
    %store/vec4 v00000298a4859290_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000298a47fd900;
T_11 ;
    %vpi_call/w 3 28 "$dumpfile", "recorder_tb.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000298a47fd900 {0 0 0};
    %vpi_call/w 3 30 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298a4859290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298a48587f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298a4858e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298a48593d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000298a48587f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298a48587f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000298a48593d0_0, 0, 1;
    %fork t_1, S_00000298a47ea4c0;
    %jmp t_0;
    .scope S_00000298a47ea4c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000298a47d44f0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000298a47d44f0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v00000298a47d44f0_0;
    %pad/s 8;
    %store/vec4 v00000298a4858a70_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000298a4858e30_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000298a47d44f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000298a47d44f0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_00000298a47fd900;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298a48593d0_0, 0, 1;
    %fork t_3, S_00000298a47ea650;
    %jmp t_2;
    .scope S_00000298a47ea650;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000298a47cbf20_0, 0, 32;
T_11.2 ;
    %load/vec4 v00000298a47cbf20_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000298a4858e30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298a4858e30_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v00000298a47cbf20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v00000298a47cbf20_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .scope S_00000298a47fd900;
t_2 %join;
    %vpi_call/w 3 52 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/recorder_tb.sv";
    "hdl/recorder.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
