{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461035317795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461035317800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 11:08:37 2016 " "Processing started: Tue Apr 19 11:08:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461035317800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035317800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ip_wrappers -c ip_wrappers " "Command: quartus_map --read_settings_files=on --write_settings_files=off ip_wrappers -c ip_wrappers" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035317818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1461035319013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mul11_altfp_mult_sln " "Found entity 1: fp_mul11_altfp_mult_sln" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338076 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_mul11 " "Found entity 2: fp_mul11" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul11.v" 805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mul5_altfp_mult_fkn " "Found entity 1: fp_mul5_altfp_mult_fkn" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338190 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_mul5 " "Found entity 2: fp_mul5" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_mul5.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v 22 22 " "Found 22 design units, including 22 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add7_altbarrel_shift_ltd " "Found entity 1: fp_add7_altbarrel_shift_ltd" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_add7_altbarrel_shift_aeb " "Found entity 2: fp_add7_altbarrel_shift_aeb" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_add7_altpriority_encoder_3e8 " "Found entity 3: fp_add7_altpriority_encoder_3e8" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_add7_altpriority_encoder_6e8 " "Found entity 4: fp_add7_altpriority_encoder_6e8" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_add7_altpriority_encoder_be8 " "Found entity 5: fp_add7_altpriority_encoder_be8" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "6 fp_add7_altpriority_encoder_3v7 " "Found entity 6: fp_add7_altpriority_encoder_3v7" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "7 fp_add7_altpriority_encoder_6v7 " "Found entity 7: fp_add7_altpriority_encoder_6v7" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "8 fp_add7_altpriority_encoder_bv7 " "Found entity 8: fp_add7_altpriority_encoder_bv7" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "9 fp_add7_altpriority_encoder_r08 " "Found entity 9: fp_add7_altpriority_encoder_r08" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "10 fp_add7_altpriority_encoder_rf8 " "Found entity 10: fp_add7_altpriority_encoder_rf8" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "11 fp_add7_altpriority_encoder_qb6 " "Found entity 11: fp_add7_altpriority_encoder_qb6" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "12 fp_add7_altpriority_encoder_nh8 " "Found entity 12: fp_add7_altpriority_encoder_nh8" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "13 fp_add7_altpriority_encoder_qh8 " "Found entity 13: fp_add7_altpriority_encoder_qh8" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "14 fp_add7_altpriority_encoder_vh8 " "Found entity 14: fp_add7_altpriority_encoder_vh8" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "15 fp_add7_altpriority_encoder_fj8 " "Found entity 15: fp_add7_altpriority_encoder_fj8" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "16 fp_add7_altpriority_encoder_n28 " "Found entity 16: fp_add7_altpriority_encoder_n28" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "17 fp_add7_altpriority_encoder_q28 " "Found entity 17: fp_add7_altpriority_encoder_q28" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "18 fp_add7_altpriority_encoder_v28 " "Found entity 18: fp_add7_altpriority_encoder_v28" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "19 fp_add7_altpriority_encoder_f48 " "Found entity 19: fp_add7_altpriority_encoder_f48" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "20 fp_add7_altpriority_encoder_e48 " "Found entity 20: fp_add7_altpriority_encoder_e48" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "21 fp_add7_altfp_add_sub_nti " "Found entity 21: fp_add7_altfp_add_sub_nti" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""} { "Info" "ISGN_ENTITY_NAME" "22 fp_add7 " "Found entity 22: fp_add7" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/fp_add7.v" 2616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv3d_top " "Found entity 1: conv3d_top" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_top.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "conv3d_schedule.v(165) " "Verilog HDL information at conv3d_schedule.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_schedule.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_schedule.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1461035338303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv3d_schedule " "Found entity 1: conv3d_schedule" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_schedule.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_schedule.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv3d_config " "Found entity 1: conv3d_config" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_config.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv3d_config.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_wmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_wmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv2d_wmem " "Found entity 1: conv2d_wmem" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_wmem.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_wmem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_rmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_rmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv2d_rmem " "Found entity 1: conv2d_rmem" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_rmem.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_rmem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv2d_core " "Found entity 1: conv2d_core" {  } { { "../../../Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_core.v" "" { Text "C:/Users/ertyui/vmshare/cnn_fpga/hdl/conv3d/conv2d_core.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_wrapper.v 2 2 " "Found 2 design units, including 2 entities, in source file exp_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp_wrapper_altfp_exp_pbd " "Found entity 1: exp_wrapper_altfp_exp_pbd" {  } { { "exp_wrapper.v" "" { Text "C:/altera/15.1/projects/exp_wrapper.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338470 ""} { "Info" "ISGN_ENTITY_NAME" "2 exp_wrapper " "Found entity 2: exp_wrapper" {  } { { "exp_wrapper.v" "" { Text "C:/altera/15.1/projects/exp_wrapper.v" 1893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dp_ram " "Found entity 1: dp_ram" {  } { { "dp_ram.v" "" { Text "C:/altera/15.1/projects/dp_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338503 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \")\" softmax.v(42) " "Verilog HDL syntax error at softmax.v(42) near text: \"\}\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "softmax.v" "" { Text "C:/altera/15.1/projects/softmax.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461035338520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softmax.v 0 0 " "Found 0 design units, including 0 entities, in source file softmax.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338520 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" get_max.v(26) " "Verilog HDL syntax error at get_max.v(26) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "get_max.v" "" { Text "C:/altera/15.1/projects/get_max.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461035338526 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "get_max get_max.v(16) " "Ignored design unit \"get_max\" at get_max.v(16) due to previous errors" {  } { { "get_max.v" "" { Text "C:/altera/15.1/projects/get_max.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1461035338527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_max.v 0 0 " "Found 0 design units, including 0 entities, in source file get_max.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338528 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" norm_exp_sum.v(32) " "Verilog HDL syntax error at norm_exp_sum.v(32) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "norm_exp_sum.v" "" { Text "C:/altera/15.1/projects/norm_exp_sum.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1461035338531 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "norm_exp_sum norm_exp_sum.v(16) " "Ignored design unit \"norm_exp_sum\" at norm_exp_sum.v(16) due to previous errors" {  } { { "norm_exp_sum.v" "" { Text "C:/altera/15.1/projects/norm_exp_sum.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1461035338532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm_exp_sum.v 0 0 " "Found 0 design units, including 0 entities, in source file norm_exp_sum.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsub14.v 22 22 " "Found 22 design units, including 22 entities, in source file fsub14.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsub14_altbarrel_shift_ltd " "Found entity 1: fsub14_altbarrel_shift_ltd" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "2 fsub14_altbarrel_shift_s0g " "Found entity 2: fsub14_altbarrel_shift_s0g" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "3 fsub14_altpriority_encoder_3e8 " "Found entity 3: fsub14_altpriority_encoder_3e8" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "4 fsub14_altpriority_encoder_6e8 " "Found entity 4: fsub14_altpriority_encoder_6e8" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "5 fsub14_altpriority_encoder_be8 " "Found entity 5: fsub14_altpriority_encoder_be8" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "6 fsub14_altpriority_encoder_3v7 " "Found entity 6: fsub14_altpriority_encoder_3v7" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "7 fsub14_altpriority_encoder_6v7 " "Found entity 7: fsub14_altpriority_encoder_6v7" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "8 fsub14_altpriority_encoder_bv7 " "Found entity 8: fsub14_altpriority_encoder_bv7" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "9 fsub14_altpriority_encoder_uv8 " "Found entity 9: fsub14_altpriority_encoder_uv8" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "10 fsub14_altpriority_encoder_ue9 " "Found entity 10: fsub14_altpriority_encoder_ue9" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "11 fsub14_altpriority_encoder_ou8 " "Found entity 11: fsub14_altpriority_encoder_ou8" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "12 fsub14_altpriority_encoder_nh8 " "Found entity 12: fsub14_altpriority_encoder_nh8" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "13 fsub14_altpriority_encoder_qh8 " "Found entity 13: fsub14_altpriority_encoder_qh8" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "14 fsub14_altpriority_encoder_2h9 " "Found entity 14: fsub14_altpriority_encoder_2h9" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 596 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "15 fsub14_altpriority_encoder_d6b " "Found entity 15: fsub14_altpriority_encoder_d6b" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "16 fsub14_altpriority_encoder_n28 " "Found entity 16: fsub14_altpriority_encoder_n28" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "17 fsub14_altpriority_encoder_q28 " "Found entity 17: fsub14_altpriority_encoder_q28" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "18 fsub14_altpriority_encoder_229 " "Found entity 18: fsub14_altpriority_encoder_229" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 757 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "19 fsub14_altpriority_encoder_ena " "Found entity 19: fsub14_altpriority_encoder_ena" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "20 fsub14_altpriority_encoder_dna " "Found entity 20: fsub14_altpriority_encoder_dna" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "21 fsub14_altfp_add_sub_60j " "Found entity 21: fsub14_altfp_add_sub_60j" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""} { "Info" "ISGN_ENTITY_NAME" "22 fsub14 " "Found entity 22: fsub14" {  } { { "fsub14.v" "" { Text "C:/altera/15.1/projects/fsub14.v" 3414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dp_ram " "Found entity 1: simple_dp_ram" {  } { { "simple_dp_ram.v" "" { Text "C:/altera/15.1/projects/simple_dp_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv14.v 3 3 " "Found 3 design units, including 3 entities, in source file fdiv14.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv14_altfp_div_pst_u0h " "Found entity 1: fdiv14_altfp_div_pst_u0h" {  } { { "fdiv14.v" "" { Text "C:/altera/15.1/projects/fdiv14.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338802 ""} { "Info" "ISGN_ENTITY_NAME" "2 fdiv14_altfp_div_tpj " "Found entity 2: fdiv14_altfp_div_tpj" {  } { { "fdiv14.v" "" { Text "C:/altera/15.1/projects/fdiv14.v" 1645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338802 ""} { "Info" "ISGN_ENTITY_NAME" "3 fdiv14 " "Found entity 3: fdiv14" {  } { { "fdiv14.v" "" { Text "C:/altera/15.1/projects/fdiv14.v" 1689 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proab_calu.v 1 1 " "Found 1 design units, including 1 entities, in source file proab_calu.v" { { "Info" "ISGN_ENTITY_NAME" "1 proab_calu " "Found entity 1: proab_calu" {  } { { "proab_calu.v" "" { Text "C:/altera/15.1/projects/proab_calu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "addr_gen.v" "" { Text "C:/altera/15.1/projects/addr_gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461035338805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/15.1/projects/output_files/ip_wrappers.map.smsg " "Generated suppressed messages file C:/altera/15.1/projects/output_files/ip_wrappers.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035338914 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461035339098 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 19 11:08:59 2016 " "Processing ended: Tue Apr 19 11:08:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461035339098 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461035339098 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461035339098 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461035339098 ""}
