\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def}{}\section{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___n_a_n_d_init_type_def}\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}


F\+S\+MC N\+A\+ND Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a385085e661b9bb83dc73209cd318d0ab}{F\+S\+M\+C\+\_\+\+Bank}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a16a252f0f8e2e28b5d85f0595682f750}{F\+S\+M\+C\+\_\+\+Waitfeature}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a7c001eab13cc6ab6f1b1cadd7c59ff38}{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_afdee28036db97341491f790df8169570}{F\+S\+M\+C\+\_\+\+E\+CC}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a2230b5612c5ae810f57accc94ca49081}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_af7affbed59a0cd0a102aa76d06342849}{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a094088666c8e4d51635b639d37dd9d44}{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a377f520feb3a9d0335b7284a318d9802}{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a8ec59d3e29ae3206301ec47d63dfc7ad}{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}
\item 
\hyperlink{struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a586c3d691f1d786510cc75bf2b164f42}{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a60d3ead2188e1dbdf06810e952b3ce0f}{F\+S\+M\+C\+\_\+\+Bank}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_ab350e15014c4a9f4b2c2f2848f11eeca}{F\+S\+M\+C\+\_\+\+Waitfeature}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_ab4a4f56aab3150d8fb02aaf092db0235}{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a58d0510c0ce0ae3d1e3863bf8f571377}{F\+S\+M\+C\+\_\+\+E\+CC}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a7ed6a25710ba724a7a8f90af60130cf6}{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a633c7be46a1d281916b9f2e34fa3d36a}{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_a_n_d_init_type_def_a014c1b8977b454ac15654d93dbb7dff9}{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+S\+MC N\+A\+ND Init structure definition. 

Definition at line 68 of file stm32f10x\+\_\+fsmc.\+h.



\subsection{Member Data Documentation}
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping@{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}}
\index{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping@{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}{FSMC_AddressLowMapping}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Address\+Low\+Mapping}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_af7affbed59a0cd0a102aa76d06342849}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_af7affbed59a0cd0a102aa76d06342849}


Definition at line 75 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}{FSMC_AttributeSpaceTimingStruct}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a586c3d691f1d786510cc75bf2b164f42}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a586c3d691f1d786510cc75bf2b164f42}
F\+S\+MC Attribute Space Timing 

Definition at line 81 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Bank@{F\+S\+M\+C\+\_\+\+Bank}}
\index{F\+S\+M\+C\+\_\+\+Bank@{F\+S\+M\+C\+\_\+\+Bank}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank}{FSMC_Bank}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bank}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a385085e661b9bb83dc73209cd318d0ab}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a385085e661b9bb83dc73209cd318d0ab}
Specifies the N\+A\+ND memory bank that will be used. This parameter can be a value of \hyperlink{group___f_s_m_c___n_a_n_d___bank}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Bank} 

Definition at line 70 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Bank@{F\+S\+M\+C\+\_\+\+Bank}}
\index{F\+S\+M\+C\+\_\+\+Bank@{F\+S\+M\+C\+\_\+\+Bank}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank}{FSMC_Bank}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bank}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a60d3ead2188e1dbdf06810e952b3ce0f}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a60d3ead2188e1dbdf06810e952b3ce0f}
Specifies the N\+A\+ND memory bank that will be used. This parameter can be a value of \hyperlink{group___f_s_m_c___n_a_n_d___bank}{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+Bank} 

Definition at line 185 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}{FSMC_CommonSpaceTimingStruct}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def} $\ast$ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a8ec59d3e29ae3206301ec47d63dfc7ad}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a8ec59d3e29ae3206301ec47d63dfc7ad}
F\+S\+MC Common Space Timing 

Definition at line 79 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+E\+CC@{F\+S\+M\+C\+\_\+\+E\+CC}}
\index{F\+S\+M\+C\+\_\+\+E\+CC@{F\+S\+M\+C\+\_\+\+E\+CC}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+E\+CC}{FSMC_ECC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+E\+CC}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_afdee28036db97341491f790df8169570}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_afdee28036db97341491f790df8169570}
Enables or disables the E\+CC computation. This parameter can be any value of \hyperlink{group___f_s_m_c___e_c_c}{F\+S\+M\+C\+\_\+\+E\+CC} 

Definition at line 73 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+E\+CC@{F\+S\+M\+C\+\_\+\+E\+CC}}
\index{F\+S\+M\+C\+\_\+\+E\+CC@{F\+S\+M\+C\+\_\+\+E\+CC}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+E\+CC}{FSMC_ECC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+E\+CC}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a58d0510c0ce0ae3d1e3863bf8f571377}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a58d0510c0ce0ae3d1e3863bf8f571377}
Enables or disables the E\+CC computation. This parameter can be any value of \hyperlink{group___f_s_m_c___e_c_c}{F\+S\+M\+C\+\_\+\+E\+CC} 

Definition at line 194 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size@{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}}
\index{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size@{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}{FSMC_ECCPageSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a2230b5612c5ae810f57accc94ca49081}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a2230b5612c5ae810f57accc94ca49081}
Defines the page size for the extended E\+CC. This parameter can be any value of \hyperlink{group___f_s_m_c___e_c_c___page___size}{F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+Page\+\_\+\+Size} 

Definition at line 74 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size@{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}}
\index{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size@{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}{FSMC_ECCPageSize}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a7ed6a25710ba724a7a8f90af60130cf6}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a7ed6a25710ba724a7a8f90af60130cf6}
Defines the page size for the extended E\+CC. This parameter can be any value of \hyperlink{group___f_s_m_c___e_c_c___page___size}{F\+S\+M\+C\+\_\+\+E\+C\+C\+\_\+\+Page\+\_\+\+Size} 

Definition at line 197 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Memory\+Data\+Width@{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}}
\index{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width@{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}{FSMC_MemoryDataWidth}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a7c001eab13cc6ab6f1b1cadd7c59ff38}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a7c001eab13cc6ab6f1b1cadd7c59ff38}
Specifies the external memory device width. This parameter can be any value of \hyperlink{group___f_s_m_c___data___width}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Width} 

Definition at line 72 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Memory\+Data\+Width@{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}}
\index{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width@{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}{FSMC_MemoryDataWidth}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_ab4a4f56aab3150d8fb02aaf092db0235}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_ab4a4f56aab3150d8fb02aaf092db0235}
Specifies the external memory device width. This parameter can be any value of \hyperlink{group___f_s_m_c___data___width}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Width} 

Definition at line 191 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}{FSMC_TARSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a377f520feb3a9d0335b7284a318d9802}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a377f520feb3a9d0335b7284a318d9802}
Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between 0x0 and 0x\+FF 

Definition at line 77 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}{FSMC_TARSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a014c1b8977b454ac15654d93dbb7dff9}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a014c1b8977b454ac15654d93dbb7dff9}
Defines the number of H\+C\+LK cycles to configure the delay between A\+LE low and RE low. This parameter can be a number between 0x0 and 0x\+FF 

Definition at line 204 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}{FSMC_TCLRSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a094088666c8e4d51635b639d37dd9d44}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a094088666c8e4d51635b639d37dd9d44}
Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between 0 and 0x\+FF. 

Definition at line 76 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time@{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}{FSMC_TCLRSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a633c7be46a1d281916b9f2e34fa3d36a}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a633c7be46a1d281916b9f2e34fa3d36a}
Defines the number of H\+C\+LK cycles to configure the delay between C\+LE low and RE low. This parameter can be a value between 0 and 0x\+FF. 

Definition at line 200 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}}
\index{F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Waitfeature}{FSMC_Waitfeature}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Waitfeature}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_a16a252f0f8e2e28b5d85f0595682f750}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_a16a252f0f8e2e28b5d85f0595682f750}
Enables or disables the Wait feature for the N\+A\+ND Memory Bank. This parameter can be any value of \hyperlink{group___f_s_m_c___wait__feature}{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature} 

Definition at line 71 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}}
\index{F\+S\+M\+C\+\_\+\+Waitfeature@{F\+S\+M\+C\+\_\+\+Waitfeature}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Waitfeature}{FSMC_Waitfeature}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Waitfeature}\hypertarget{struct_f_s_m_c___n_a_n_d_init_type_def_ab350e15014c4a9f4b2c2f2848f11eeca}{}\label{struct_f_s_m_c___n_a_n_d_init_type_def_ab350e15014c4a9f4b2c2f2848f11eeca}
Enables or disables the Wait feature for the N\+A\+ND Memory Bank. This parameter can be any value of \hyperlink{group___f_s_m_c___wait__feature}{F\+S\+M\+C\+\_\+\+Wait\+\_\+feature} 

Definition at line 188 of file stm32f10x\+\_\+fsmc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
