
5. Printing statistics.

=== $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            123
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               1
   Number of memory bits:          168
   Number of processes:              0
   Number of cells:                  6
     $dffe                          21
     $mux                           30

=== bilinearintrp ===

   Number of wires:                 72
   Number of wire bits:            669
   Number of public wires:          49
   Number of public wire bits:     422
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $add                           90
     $dff                          222
     $eq                            15
     $logic_not                      3
     $mul                          135
     $pmux                          16
     $sub                           16

=== col16to21 ===

   Number of wires:                 10
   Number of wire bits:            107
   Number of public wires:           6
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             6
     $logic_not                      2
     $pmux                          16

=== delay1x3 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $dff                            3

=== fifo3 ===

   Number of wires:                 48
   Number of wire bits:            453
   Number of public wires:          10
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     $add                           32
     $and                            1
     $eq                             6
     $logic_not                      2
     $mux                          220
     $ne                            14
     $not                            1
     $pmux                          54
     $reduce_and                     9
     $reduce_bool                    5
     $reduce_or                      7
     $sdffe                         56
     $sub                           32

=== linearmap ===

   Number of wires:                 28
   Number of wire bits:            259
   Number of public wires:          10
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $add                          162
     $dff                           18
     $dffe                          14
     $eq                            21
     $logic_not                      3
     $pmux                          18

=== matmult ===

   Number of wires:                 40
   Number of wire bits:            913
   Number of public wires:          25
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $add                           96
     $dff                          336
     $mul                          288

=== onlyonecycle ===

   Number of wires:                 24
   Number of wire bits:             61
   Number of public wires:           8
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            3
     $dlatch                         4
     $eq                             4
     $logic_not                      2
     $mux                            8
     $not                            3
     $pmux                           2
     $sdff                           3
     $sub                           32

=== paj_raygentop_hierarchy_no_mem ===

   Number of wires:                113
   Number of wire bits:           1514
   Number of public wires:         113
   Number of public wire bits:    1514
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $not                            1
     $or                             1
     $sdff                           1

=== raygencont ===

   Number of wires:                245
   Number of wire bits:            707
   Number of public wires:          46
   Number of public wire bits:     354
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     $add                           34
     $and                          111
     $dffe                           2
     $dlatch                       113
     $eq                            14
     $gt                            32
     $logic_not                      5
     $mux                           96
     $ne                             4
     $not                           17
     $pmux                           8
     $reduce_or                     67
     $sdff                         106
     $sub                           32

=== raysend ===

   Number of wires:                 96
   Number of wire bits:            363
   Number of public wires:          22
   Number of public wire bits:     233
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     $and                           32
     $dlatch                        48
     $eq                            36
     $logic_not                      4
     $mux                           26
     $not                           15
     $pmux                          42
     $reduce_or                     18
     $sdff                          45

=== resultrecieve ===

   Number of wires:                 90
   Number of wire bits:            435
   Number of public wires:          56
   Number of public wire bits:     395
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $and                           10
     $dlatch                       155
     $eq                            22
     $logic_not                      3
     $mux                            8
     $not                            8
     $pmux                           3
     $reduce_or                      4
     $sdff                         155

=== resultwriter ===

   Number of wires:                271
   Number of wire bits:           1209
   Number of public wires:          83
   Number of public wire bits:     794
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                237
     $and                          106
     $dffe                          63
     $dlatch                       116
     $eq                            54
     $logic_not                      4
     $mux                          191
     $not                           23
     $or                             5
     $pmux                          85
     $reduce_or                     61
     $sdff                          92

=== rgconfigmemory ===

   Number of wires:                594
   Number of wire bits:           1096
   Number of public wires:          35
   Number of public wire bits:     537
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                588
     $and                          443
     $dlatch                       228
     $eq                            52
     $logic_and                     12
     $mux                            2
     $not                           13
     $pmux                           1
     $reduce_or                    156
     $sdff                         229

=== rgsramcontroller ===

   Number of wires:                154
   Number of wire bits:           1255
   Number of public wires:          50
   Number of public wire bits:     850
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     $add                           64
     $and                           28
     $dlatch                       145
     $eq                            62
     $logic_not                      4
     $mux                          114
     $not                           14
     $or                             5
     $pmux                          87
     $reduce_bool                    7
     $reduce_or                     19
     $sdff                         160
     $sub                           32

=== spram21x4 ===

   Number of wires:                  5
   Number of wire bits:             52
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            8

=== design hierarchy ===

   paj_raygentop_hierarchy_no_mem      1
     delay1x3                        0
     matmult                         0
     onlyonecycle                    0
     raygencont                      0
     raysend                         0
     resultrecieve                   0
     resultwriter                    0
       bilinearintrp                 0
       col16to21                     0
       fifo3                         0
       linearmap                     0
     rgconfigmemory                  0
       spram21x4                     0
         $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram      0
     rgsramcontroller                0

   Number of wires:                113
   Number of wire bits:           1514
   Number of public wires:         113
   Number of public wire bits:    1514
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $not                            1
     $or                             1
     $sdff                           1

