vhdtdtfi -lib work clkDivider.vhd -prj Clock_24 -o clkDivider.spl -module clkDivider -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w clkDivider.spl /home/erid/Documents/GitHub/Xilinx-Projects/Clock_24/clkDivider.sym 
