{"vcs1":{"timestamp_begin":1681690090.693167992, "rt":1.59, "ut":0.28, "st":0.19}}
{"vcselab":{"timestamp_begin":1681690092.358444725, "rt":1.33, "ut":0.30, "st":0.13}}
{"link":{"timestamp_begin":1681690093.910868721, "rt":1.01, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681690090.288266743}
{"VCS_COMP_START_TIME": 1681690090.288266743}
{"VCS_COMP_END_TIME": 1681690515.959060148}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338240}}
{"stitch_vcselab": {"peak_mem": 222564}}
