#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Feb 24 12:24:21 2023
# Process ID: 13608
# Current directory: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3820 C:\Github\FFFT\SDF_proj_v2.xpr\SDF_proj_v2\SDF_proj_v2.xpr
# Log file: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/vivado.log
# Journal file: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2\vivado.jou
# Running On: PcFraLenzi, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 2, Host memory: 16957 MB
#-----------------------------------------------------------
start_gui
open_project C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.xpr
WARNING: [Board 49-91] Board repository path 'c:/Users/kekko/AppData/Roaming/Xilinx/Vivado/GithubFFFT' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/kekko/AppData/Roaming/Xilinx/Vivado/GithubFFFT' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/kekko/AppData/Roaming/Xilinx/Vivado/ivado-boards-master' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/kekko/AppData/Roaming/Xilinx/Vivado/ivado-boards-master' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Github/FFFT/IP_Cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1221.027 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_TextIO_SDF'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TextIO_SDF' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TextIO_SDF_vlog.prj"
"xvhdl --incr --relax -prj tb_TextIO_SDF_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TextIO_SDF_behav xil_defaultlib.tb_TextIO_SDF xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TextIO_SDF_behav xil_defaultlib.tb_TextIO_SDF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1221.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TextIO_SDF_behav -key {Behavioral:sim_1:Functional:tb_TextIO_SDF} -tclbatch {tb_TextIO_SDF.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v1/tb_Rot_ROM_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v2/tb_SDF_Stage_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_SDF_Top_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_Axi_Stream_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_TextIO_SDF_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v1/tb_Rot_ROM_behav.wcfg
WARNING: Simulation object /tb_Rot_ROM/clk was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/reset was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_TF was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_TF was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Re_Re was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Im_Re was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Re_Im was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Im_Im was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Result[0] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Result[1] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/address was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[0] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[1] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[2] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[3] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[4] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[5] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[6] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[7] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[8] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[9] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[10] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[11] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[12] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[13] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[14] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[15] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[16] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[17] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[18] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[19] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[20] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[21] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[22] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[23] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[24] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[25] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[26] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[27] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[28] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[29] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[30] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[31] was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v2/tb_SDF_Stage_behav.wcfg
WARNING: Simulation object /tb_SDF_Stage/clk was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/reset was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/data_counter was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/halfway was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/state was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/InDec_BU was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/FIFODec_BU was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_FIFOMux was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_ROT was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_ROT_ppF was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROT was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROM_inst/address was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/ROT_OutMux was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/SR_FIFO_inst/FIFO was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROM_inst/Twiddle_ROM was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_SDF_Top_behav.wcfg
WARNING: Simulation object /tb_SDF_Top/clk was not found in the design.
WARNING: Simulation object /tb_SDF_Top/reset was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/halfway was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/data_counter was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO[0] was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO[1] was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Im_Data_out was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_Axi_Stream_behav.wcfg
WARNING: Simulation object /tb_Axi_Stream/clk was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/reset was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/input_data was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/input_valid was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/input_ready was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/AXI_Input_Interface_inst/state was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/AXI_Input_Interface_inst/input_buf was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Axi_output_inst/data_received was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Axi_output_inst/state was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Axi_output_inst/output_buf was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/output_data was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/output_valid was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/output_ready was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_TextIO_SDF_behav.wcfg
source tb_TextIO_SDF.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(12)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(12)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(12)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(12)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(12)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(12)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(12)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(12)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(11)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(11)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(11)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(11)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(11)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(11)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(11)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(11)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(10)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(10)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(10)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(10)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(10)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(10)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(10)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(10)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(9)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(9)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(9)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(9)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(9)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(9)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(9)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(9)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(8)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(8)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(8)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(8)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(8)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(8)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(8)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(8)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(7)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(7)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(7)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(7)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(7)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(7)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(7)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(7)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(6)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(6)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(6)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(6)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(6)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(6)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(6)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(6)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(5)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(5)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(5)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(5)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(5)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(5)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(5)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(5)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_TextIO_SDF/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.027 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TextIO_SDF_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1221.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_Axi_Stream [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Axi_Stream'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Axi_Stream' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_Axi_Stream_vlog.prj"
"xvhdl --incr --relax -prj tb_Axi_Stream_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Axi_Stream_behav xil_defaultlib.tb_Axi_Stream xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Axi_Stream_behav xil_defaultlib.tb_Axi_Stream xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Axi_Stream_behav -key {Behavioral:sim_1:Functional:tb_Axi_Stream} -tclbatch {tb_Axi_Stream.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v1/tb_Rot_ROM_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v2/tb_SDF_Stage_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_SDF_Top_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_Axi_Stream_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_TextIO_SDF_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v1/tb_Rot_ROM_behav.wcfg
WARNING: Simulation object /tb_Rot_ROM/clk was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/reset was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_TF was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_TF was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Re_Re was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Im_Re was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Re_Im was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Im_Im was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Result[0] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Result[1] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/address was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[0] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[1] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[2] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[3] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[4] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[5] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[6] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[7] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[8] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[9] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[10] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[11] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[12] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[13] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[14] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[15] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[16] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[17] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[18] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[19] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[20] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[21] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[22] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[23] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[24] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[25] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[26] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[27] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[28] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[29] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[30] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[31] was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v2/tb_SDF_Stage_behav.wcfg
WARNING: Simulation object /tb_SDF_Stage/clk was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/reset was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/data_counter was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/halfway was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/state was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/InDec_BU was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/FIFODec_BU was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_FIFOMux was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_ROT was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_ROT_ppF was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROT was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROM_inst/address was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/ROT_OutMux was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/SR_FIFO_inst/FIFO was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROM_inst/Twiddle_ROM was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_SDF_Top_behav.wcfg
WARNING: Simulation object /tb_SDF_Top/clk was not found in the design.
WARNING: Simulation object /tb_SDF_Top/reset was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/halfway was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/data_counter was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO[0] was not found in the design.
WARNING: Simulation object /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/SR_FIFO_inst/FIFO[1] was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Top/Im_Data_out was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_Axi_Stream_behav.wcfg
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_TextIO_SDF_behav.wcfg
WARNING: Simulation object /tb_TextIO_SDF/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_TextIO_SDF/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_TextIO_SDF/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_TextIO_SDF/Im_Data_out was not found in the design.
source tb_Axi_Stream.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(4)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(3)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_Axi_Stream/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Axi_Stream_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1221.027 ; gain = 0.000
run 90 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_SDF_Top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_SDF_Top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SDF_Top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_SDF_Top_vlog.prj"
"xvhdl --incr --relax -prj tb_SDF_Top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SDF_Top_behav xil_defaultlib.tb_SDF_Top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_SDF_Top_behav xil_defaultlib.tb_SDF_Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SDF_Top_behav -key {Behavioral:sim_1:Functional:tb_SDF_Top} -tclbatch {tb_SDF_Top.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v1/tb_Rot_ROM_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v2/tb_SDF_Stage_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_SDF_Top_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_Axi_Stream_behav.wcfg} -view {C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_TextIO_SDF_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v1/tb_Rot_ROM_behav.wcfg
WARNING: Simulation object /tb_Rot_ROM/clk was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/reset was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_TF was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_TF was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Re_Re was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Im_Re was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Re_Im was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Im_Im was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Result[0] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Rotator_inst/Result[1] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/address was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[0] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[1] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[2] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[3] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[4] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[5] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[6] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[7] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[8] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[9] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[10] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[11] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[12] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[13] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[14] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[15] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[16] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[17] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[18] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[19] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[20] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[21] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[22] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[23] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[24] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[25] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[26] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[27] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[28] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[29] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[30] was not found in the design.
WARNING: Simulation object /tb_Rot_ROM/TF_ROM_inst/Twiddle_ROM[31] was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sim_1/imports/SDF_proj_v2/tb_SDF_Stage_behav.wcfg
WARNING: Simulation object /tb_SDF_Stage/clk was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/reset was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/data_counter was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/halfway was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/state was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/InDec_BU was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/FIFODec_BU was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_FIFOMux was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_ROT was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/BU_ROT_ppF was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROT was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROM_inst/address was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/ROT_OutMux was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/SR_FIFO_inst/FIFO was not found in the design.
WARNING: Simulation object /tb_SDF_Stage/SDF_Stage_inst/TF_ROM_inst/Twiddle_ROM was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_SDF_Top_behav.wcfg
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_Axi_Stream_behav.wcfg
WARNING: Simulation object /tb_Axi_Stream/clk was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/reset was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/input_data was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/input_valid was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/input_ready was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/AXI_Input_Interface_inst/state was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/AXI_Input_Interface_inst/input_buf was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Im_Data_out was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Axi_output_inst/data_received was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Axi_output_inst/state was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/Axi_output_inst/output_buf was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/output_data was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/output_valid was not found in the design.
WARNING: Simulation object /tb_Axi_Stream/output_ready was not found in the design.
open_wave_config C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/tb_TextIO_SDF_behav.wcfg
WARNING: Simulation object /tb_TextIO_SDF/Re_Data_in was not found in the design.
WARNING: Simulation object /tb_TextIO_SDF/Im_Data_in was not found in the design.
WARNING: Simulation object /tb_TextIO_SDF/Re_Data_out was not found in the design.
WARNING: Simulation object /tb_TextIO_SDF/Im_Data_out was not found in the design.
source tb_SDF_Top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(2)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:">": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
Warning: :fixed_generic_pkg:"<": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /tb_SDF_Top/SDF_Top_inst/\SDF_stage_wrap(1)\/SDF_stage_inst/BU_inst/line__54  File: C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SDF_Top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1221.027 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/synth_1/SDF_Stage.dcp with file C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Github/FFFT/SDF_proj_v2.xpr/SDF_proj_v2/SDF_proj_v2.runs/synth_1

open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1245.844 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3320.891 ; gain = 2075.047
set_property PROGRAM.FILE {C:\Github\FFFT\Bitstreams\FFT_16p_8bit_3pre.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Github/FFFT/Bitstreams/FFT_16p_8bit_3pre.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB43A7A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 20:53:52 2023...
