# Combinational Circuits: Structural Modelling using Vivado

## ğŸ“Œ Overview
This experiment focuses on designing and implementing combinational circuits using structural modeling in **Vivado**.

## ğŸ“‚ Truth Table
The following truth table represents the combinational circuit:

| a | b | c | x | y |
|---|---|---|---|---|
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

## âš¡ Tools Used
- **Vivado** for design and simulation
- **Verilog/VHDL** for structural modeling
- **Testbenches** for functional verification

## ğŸ“Š Analysis
The combinational circuit was successfully modeled and simulated using Vivado. The truth table verification showed that the outputs `x` and `y` followed the expected logical relationships with the inputs `a`, `b`, and `c`. The correctness of the design was confirmed by running multiple test cases.

## ğŸ“š Learnings
- Understanding structural modeling in **Verilog/VHDL**.
- Implementing and verifying combinational logic circuits.
- Using **Vivado** for simulation and debugging.
- Validating circuit functionality through testbenches.

## ğŸ” Conclusion
This experiment demonstrated the effectiveness of structural modeling in designing combinational circuits. By using **Vivado**, the circuit was successfully implemented and tested, confirming its expected behavior as per the truth table. The experiment provided valuable insights into digital design techniques and verification methodologies.

## ğŸ“œ Author
**Faizi.Senpai**
