{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559521990712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559521990713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 19:33:10 2019 " "Processing started: Sun Jun 02 19:33:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559521990713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559521990713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDM -c DDM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559521990713 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559521991042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_7Seg-Behavioral " "Found design unit 1: BCD_7Seg-Behavioral" {  } { { "BCD_7Seg.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/BCD_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991533 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_7Seg " "Found entity 1: BCD_7Seg" {  } { { "BCD_7Seg.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/BCD_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "central.vhd 2 1 " "Found 2 design units, including 1 entities, in source file central.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 central-Behavioral " "Found design unit 1: central-Behavioral" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991537 ""} { "Info" "ISGN_ENTITY_NAME" "1 central " "Found entity 1: central" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_tec1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_tec1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado-behavior " "Found design unit 1: Teclado-behavior" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991541 ""} { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991544 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "Divisor.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDM " "Found entity 1: DDM" {  } { { "DDM.bdf" "" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDM " "Elaborating entity \"DDM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559521991592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Teclado Teclado:inst8 " "Elaborating entity \"Teclado\" for hierarchy \"Teclado:inst8\"" {  } { { "DDM.bdf" "inst8" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 424 632 792 520 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521991594 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pr_state dec_tec1.vhd(45) " "VHDL Process Statement warning at dec_tec1.vhd(45): signal \"pr_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559521991595 "|DDM|Teclado:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst\"" {  } { { "DDM.bdf" "inst" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 496 368 480 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521991596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "central central:inst17 " "Elaborating entity \"central\" for hierarchy \"central:inst17\"" {  } { { "DDM.bdf" "inst17" { Schematic "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/DDM.bdf" { { 384 1416 1608 512 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521991598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central.vhd(120) " "VHDL Process Statement warning at Central.vhd(120): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559521991603 "|DDM|central:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central.vhd(137) " "VHDL Process Statement warning at Central.vhd(137): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559521991603 "|DDM|central:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central.vhd(168) " "VHDL Process Statement warning at Central.vhd(168): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559521991603 "|DDM|central:inst17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont Central.vhd(185) " "VHDL Process Statement warning at Central.vhd(185): signal \"cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559521991603 "|DDM|central:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador Central.vhd(49) " "VHDL Process Statement warning at Central.vhd(49): inferring latch(es) for signal or variable \"contador\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559521991604 "|DDM|central:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "precio Central.vhd(49) " "VHDL Process Statement warning at Central.vhd(49): inferring latch(es) for signal or variable \"precio\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559521991604 "|DDM|central:inst17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "litros Central.vhd(49) " "VHDL Process Statement warning at Central.vhd(49): inferring latch(es) for signal or variable \"litros\", which holds its previous value in one or more paths through the process" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1559521991604 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[0\] Central.vhd(49) " "Inferred latch for \"litros\[0\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991606 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[1\] Central.vhd(49) " "Inferred latch for \"litros\[1\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[2\] Central.vhd(49) " "Inferred latch for \"litros\[2\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[3\] Central.vhd(49) " "Inferred latch for \"litros\[3\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[4\] Central.vhd(49) " "Inferred latch for \"litros\[4\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[5\] Central.vhd(49) " "Inferred latch for \"litros\[5\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[6\] Central.vhd(49) " "Inferred latch for \"litros\[6\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[7\] Central.vhd(49) " "Inferred latch for \"litros\[7\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[8\] Central.vhd(49) " "Inferred latch for \"litros\[8\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "litros\[9\] Central.vhd(49) " "Inferred latch for \"litros\[9\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[0\] Central.vhd(49) " "Inferred latch for \"precio\[0\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[1\] Central.vhd(49) " "Inferred latch for \"precio\[1\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991607 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[2\] Central.vhd(49) " "Inferred latch for \"precio\[2\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[3\] Central.vhd(49) " "Inferred latch for \"precio\[3\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[4\] Central.vhd(49) " "Inferred latch for \"precio\[4\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[5\] Central.vhd(49) " "Inferred latch for \"precio\[5\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[6\] Central.vhd(49) " "Inferred latch for \"precio\[6\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[7\] Central.vhd(49) " "Inferred latch for \"precio\[7\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[8\] Central.vhd(49) " "Inferred latch for \"precio\[8\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "precio\[9\] Central.vhd(49) " "Inferred latch for \"precio\[9\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[0\] Central.vhd(49) " "Inferred latch for \"contador\[0\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[1\] Central.vhd(49) " "Inferred latch for \"contador\[1\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991608 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[2\] Central.vhd(49) " "Inferred latch for \"contador\[2\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991609 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[3\] Central.vhd(49) " "Inferred latch for \"contador\[3\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991609 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[4\] Central.vhd(49) " "Inferred latch for \"contador\[4\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991609 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[5\] Central.vhd(49) " "Inferred latch for \"contador\[5\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991609 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[6\] Central.vhd(49) " "Inferred latch for \"contador\[6\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991609 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[7\] Central.vhd(49) " "Inferred latch for \"contador\[7\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991609 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[8\] Central.vhd(49) " "Inferred latch for \"contador\[8\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991609 "|DDM|central:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador\[9\] Central.vhd(49) " "Inferred latch for \"contador\[9\]\" at Central.vhd(49)" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559521991609 "|DDM|central:inst17"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "central:inst17\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"central:inst17\|Div0\"" {  } { { "Central.vhd" "Div0" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559521991870 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1559521991870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "central:inst17\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"central:inst17\|lpm_divide:Div0\"" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559521991904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "central:inst17\|lpm_divide:Div0 " "Instantiated megafunction \"central:inst17\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521991905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521991905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521991905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559521991905 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1559521991905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521991998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521991998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521992062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521992062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559521992125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559521992125 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[7\] " "Latch central:inst17\|litros\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S8 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S8" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992303 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[8\] " "Latch central:inst17\|litros\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S8 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S8" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992303 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[9\] " "Latch central:inst17\|litros\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S8 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S8" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992303 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[6\] " "Latch central:inst17\|litros\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992304 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[5\] " "Latch central:inst17\|litros\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992304 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[4\] " "Latch central:inst17\|litros\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992304 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[3\] " "Latch central:inst17\|litros\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992304 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[2\] " "Latch central:inst17\|litros\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992304 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[1\] " "Latch central:inst17\|litros\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992304 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|litros\[0\] " "Latch central:inst17\|litros\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S7 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S7" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992304 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[7\] " "Latch central:inst17\|contador\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992304 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[8\] " "Latch central:inst17\|contador\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992305 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[9\] " "Latch central:inst17\|contador\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992305 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[6\] " "Latch central:inst17\|contador\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992305 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[9\] " "Latch central:inst17\|precio\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992305 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[5\] " "Latch central:inst17\|contador\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992305 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[8\] " "Latch central:inst17\|precio\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992305 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[4\] " "Latch central:inst17\|contador\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992305 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[7\] " "Latch central:inst17\|precio\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992305 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[3\] " "Latch central:inst17\|contador\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[6\] " "Latch central:inst17\|precio\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[2\] " "Latch central:inst17\|contador\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[5\] " "Latch central:inst17\|precio\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[1\] " "Latch central:inst17\|contador\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S1 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S1" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[4\] " "Latch central:inst17\|precio\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|contador\[0\] " "Latch central:inst17\|contador\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Teclado:inst8\|pr_state.s0 " "Ports D and ENA on the latch are fed by the same signal Teclado:inst8\|pr_state.s0" {  } { { "dec_tec1.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/dec_tec1.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[3\] " "Latch central:inst17\|precio\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[2\] " "Latch central:inst17\|precio\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992306 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "central:inst17\|precio\[1\] " "Latch central:inst17\|precio\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA central:inst17\|estado_pr.S9 " "Ports D and ENA on the latch are fed by the same signal central:inst17\|estado_pr.S9" {  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1559521992307 ""}  } { { "Central.vhd" "" { Text "C:/Users/migue/Documents/GitHub/ProyectoDDM/ProyectoAhoraSi2/Central.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1559521992307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559521992677 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559521992677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "306 " "Implemented 306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559521992762 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559521992762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559521992762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559521992762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559521992799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 19:33:12 2019 " "Processing ended: Sun Jun 02 19:33:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559521992799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559521992799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559521992799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559521992799 ""}
