[%General]
%3Csource%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/PdmDes.vhd
%3Cfilename%3E=E:/Penny/graduate/1_1/AAML/Nexys-A7-100T-OOB-2018.2-1/vivado_proj/Nexys-A7-100T-OOB.srcs/sources_1/imports/src/hdl/pdmdes.v
%3Cclass%3E=100
%3Cbasename%3E=PdmDes
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_nr_of_bits, c_sys_clk_freq_mhz, c_pdm_freq_hz
%3CportOrder%3E=clk_i, en_i, done_o, data_o, pdm_m_clk_o, pdm_m_data_i, pdm_lrsel_o, pdm_clk_rising_o
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
assign_pdm_clk_rising_imp\category=113
assign_pdm_clk_rising_imp\port=0
assign_pdm_clk_rising_imp\alias=ASSIGN_PDM_CLK_RISING_IMP
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
c_nr_of_bits\category=111
c_nr_of_bits\port=0
c_nr_of_bits\alias=C_NR_OF_BITS
c_nr_of_bits\type\Subtype\mark1=ieee::integer
c_nr_of_bits\type\Subtype\mark2=ieee::integer
c_nr_of_bits\init\Constant\value=16
c_nr_of_bits\init\Constant\units=
c_nr_of_bits\init\Constant\typeClass=304
c_pdm_freq_hz\category=111
c_pdm_freq_hz\port=0
c_pdm_freq_hz\alias=C_PDM_FREQ_HZ
c_pdm_freq_hz\type\Subtype\mark1=ieee::integer
c_pdm_freq_hz\type\Subtype\mark2=ieee::integer
c_pdm_freq_hz\init\Constant\value=2000000
c_pdm_freq_hz\init\Constant\units=
c_pdm_freq_hz\init\Constant\typeClass=304
c_sys_clk_freq_mhz\category=111
c_sys_clk_freq_mhz\port=0
c_sys_clk_freq_mhz\alias=C_SYS_CLK_FREQ_MHZ
c_sys_clk_freq_mhz\type\Subtype\mark1=ieee::integer
c_sys_clk_freq_mhz\type\Subtype\mark2=ieee::integer
c_sys_clk_freq_mhz\init\Constant\value=75
c_sys_clk_freq_mhz\init\Constant\units=
c_sys_clk_freq_mhz\init\Constant\typeClass=304
clk_cnt\category=113
clk_cnt\port=0
clk_cnt\alias=CLK_CNT
clk_i\category=117
clk_i\port=1
clk_i\alias=clk_i
clk_i\type\Subtype\mark1=ieee::std_logic
clk_i\type\Subtype\mark2=ieee::std_logic
clk_int\category=117
clk_int\port=0
clk_int\alias=clk_int
clk_int\type\Subtype\mark1=ieee::std_logic
clk_int\type\Subtype\mark2=ieee::std_logic
clk_int\init\Constant\value=0
clk_int\init\Constant\units=
clk_int\init\Constant\typeClass=0
cnt\category=113
cnt\port=0
cnt\alias=CNT
cnt_bits\category=117
cnt_bits\port=0
cnt_bits\alias=cnt_bits
cnt_bits\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
cnt_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
cnt_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
cnt_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
cnt_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
cnt_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=31
cnt_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
cnt_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
cnt_bits\init\Constant\value=0
cnt_bits\init\Constant\units=
cnt_bits\init\Constant\typeClass=304
cnt_clk\category=117
cnt_clk\port=0
cnt_clk\alias=cnt_clk
cnt_clk\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
cnt_clk\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
cnt_clk\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
cnt_clk\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
cnt_clk\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
cnt_clk\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=127
cnt_clk\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
cnt_clk\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
cnt_clk\init\Constant\value=0
cnt_clk\init\Constant\units=
cnt_clk\init\Constant\typeClass=304
data_o\category=117
data_o\port=2
data_o\alias=data_o
data_o\type\Subtype\mark1=ieee::std_logic_vector
data_o\type\Subtype\mark2=ieee::std_logic_vector
data_o\type\Subtype\constraint\0\Range\dir=false
data_o\type\Subtype\constraint\0\Range\left\Binop\op=423
data_o\type\Subtype\constraint\0\Range\left\Binop\left\Signal\entry=pdmdes::c_nr_of_bits
data_o\type\Subtype\constraint\0\Range\left\Binop\right\Constant\value=1
data_o\type\Subtype\constraint\0\Range\left\Binop\right\Constant\units=
data_o\type\Subtype\constraint\0\Range\left\Binop\right\Constant\typeClass=304
data_o\type\Subtype\constraint\0\Range\right\Constant\value=0
data_o\type\Subtype\constraint\0\Range\right\Constant\units=
data_o\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
done_int\category=117
done_int\port=0
done_int\alias=done_int
done_int\type\Subtype\mark1=ieee::std_logic
done_int\type\Subtype\mark2=ieee::std_logic
done_o\category=117
done_o\port=2
done_o\alias=done_o
done_o\type\Subtype\mark1=ieee::std_logic
done_o\type\Subtype\mark2=ieee::std_logic
en_i\category=117
en_i\port=1
en_i\alias=en_i
en_i\type\Subtype\mark1=ieee::std_logic
en_i\type\Subtype\mark2=ieee::std_logic
en_int\category=117
en_int\port=0
en_int\alias=en_int
en_int\type\Subtype\mark1=ieee::std_logic
en_int\type\Subtype\mark2=ieee::std_logic
pdm_clk_rising\category=117
pdm_clk_rising\port=0
pdm_clk_rising\alias=pdm_clk_rising
pdm_clk_rising\type\Subtype\mark1=ieee::std_logic
pdm_clk_rising\type\Subtype\mark2=ieee::std_logic
pdm_clk_rising_o\category=117
pdm_clk_rising_o\port=2
pdm_clk_rising_o\alias=pdm_clk_rising_o
pdm_clk_rising_o\type\Subtype\mark1=ieee::std_logic
pdm_clk_rising_o\type\Subtype\mark2=ieee::std_logic
pdm_clk_rising_reg\category=117
pdm_clk_rising_reg\port=0
pdm_clk_rising_reg\alias=pdm_clk_rising_reg
pdm_clk_rising_reg\type\Subtype\mark1=ieee::std_logic_vector
pdm_clk_rising_reg\type\Subtype\mark2=ieee::std_logic_vector
pdm_clk_rising_reg\type\Subtype\constraint\0\Range\dir=false
pdm_clk_rising_reg\type\Subtype\constraint\0\Range\left\Constant\value=2
pdm_clk_rising_reg\type\Subtype\constraint\0\Range\left\Constant\units=
pdm_clk_rising_reg\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pdm_clk_rising_reg\type\Subtype\constraint\0\Range\right\Constant\value=0
pdm_clk_rising_reg\type\Subtype\constraint\0\Range\right\Constant\units=
pdm_clk_rising_reg\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pdm_lrsel_o\category=117
pdm_lrsel_o\port=2
pdm_lrsel_o\alias=pdm_lrsel_o
pdm_lrsel_o\type\Subtype\mark1=ieee::std_logic
pdm_lrsel_o\type\Subtype\mark2=ieee::std_logic
pdm_m_clk_o\category=117
pdm_m_clk_o\port=2
pdm_m_clk_o\alias=pdm_m_clk_o
pdm_m_clk_o\type\Subtype\mark1=ieee::std_logic
pdm_m_clk_o\type\Subtype\mark2=ieee::std_logic
pdm_m_data_i\category=117
pdm_m_data_i\port=1
pdm_m_data_i\alias=pdm_m_data_i
pdm_m_data_i\type\Subtype\mark1=ieee::std_logic
pdm_m_data_i\type\Subtype\mark2=ieee::std_logic
pdm_tmp\category=117
pdm_tmp\port=0
pdm_tmp\alias=pdm_tmp
pdm_tmp\type\Subtype\mark1=ieee::std_logic_vector
pdm_tmp\type\Subtype\mark2=ieee::std_logic_vector
pdm_tmp\type\Subtype\constraint\0\Range\dir=false
pdm_tmp\type\Subtype\constraint\0\Range\left\Unaryop\op=503
pdm_tmp\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\op=423
pdm_tmp\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\left\Signal\entry=pdmdes::c_nr_of_bits
pdm_tmp\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\right\Constant\value=1
pdm_tmp\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\right\Constant\units=
pdm_tmp\type\Subtype\constraint\0\Range\left\Unaryop\right\Binop\right\Constant\typeClass=304
pdm_tmp\type\Subtype\constraint\0\Range\right\Constant\value=0
pdm_tmp\type\Subtype\constraint\0\Range\right\Constant\units=
pdm_tmp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pdmdes\category=100
pdmdes\port=0
pdmdes\alias=PdmDes
rising_imp\category=113
rising_imp\port=0
rising_imp\alias=RISING_IMP
shft_in\category=113
shft_in\port=0
shft_in\alias=SHFT_IN
sync\category=113
sync\port=0
sync\alias=SYNC
%3ChasCode%3E=true
