{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 28 14:25:49 2010 " "Info: Processing started: Fri May 28 14:25:49 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mjl_stratix -c mjl_stratix " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mjl_stratix -c mjl_stratix" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_top_struct.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_top_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_top-struct " "Info: Found design unit 1: alu_top-struct" {  } { { "../src/alu/alu_top_struct.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_top_struct.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu_div_ent " "Info: Found entity 1: alu_div_ent" {  } { { "../src/alu/alu_div_ent.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_ent.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_fsm_ent-alu_fsm " "Info: Found design unit 1: alu_fsm_ent-alu_fsm" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu_fsm_ent " "Info: Found entity 1: alu_fsm_ent" {  } { { "../src/alu/alu_fsm_ent.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_ent.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pkg " "Info: Found design unit 1: alu_pkg" {  } { { "../src/alu/alu_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_top.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alu_top " "Info: Found entity 1: alu_top" {  } { { "../src/alu/alu_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_top.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_div_ent-alu_div " "Info: Found design unit 1: alu_div_ent-alu_div" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top_struct.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parser_top-struct " "Info: Found design unit 1: parser_top-struct" {  } { { "../src/parser/parser_top_struct.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top_struct.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 b2bcd_ent " "Info: Found entity 1: b2bcd_ent" {  } { { "../src/parser/b2bcd_ent.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_ent.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_unit_ent-char_unit " "Info: Found design unit 1: char_unit_ent-char_unit" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 char_unit_ent " "Info: Found entity 1: char_unit_ent" {  } { { "../src/parser/char_unit_ent.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_ent.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parser_pkg " "Info: Found design unit 1: parser_pkg" {  } { { "../src/parser/parser_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parser_sm_ent-parser_sm " "Info: Found design unit 1: parser_sm_ent-parser_sm" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_ent.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_ent.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 parser_sm_ent " "Info: Found entity 1: parser_sm_ent" {  } { { "../src/parser/parser_sm_ent.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_ent.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 parser_top " "Info: Found entity 1: parser_top" {  } { { "../src/parser/parser_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b2bcd_ent-b2bcd " "Info: Found design unit 1: b2bcd_ent-b2bcd" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_ent-RS232_arc " "Info: Found design unit 1: RS232_ent-RS232_arc" {  } { { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RS232_ent " "Info: Found entity 1: RS232_ent" {  } { { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/rs232_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/rs232_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs232_pkg " "Info: Found design unit 1: rs232_pkg" {  } { { "../src/RS232/rs232_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/rs232_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/Serial_Handler/Serial_Handler.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/Serial_Handler/Serial_Handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Handler_ent-Serial_Handler_arc " "Info: Found design unit 1: Serial_Handler_ent-Serial_Handler_arc" {  } { { "../src/Serial_Handler/Serial_Handler.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/Serial_Handler/Serial_Handler.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Handler_ent " "Info: Found entity 1: Serial_Handler_ent" {  } { { "../src/Serial_Handler/Serial_Handler.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/Serial_Handler/Serial_Handler.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/Serial_Handler/SerialHandler_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/Serial_Handler/SerialHandler_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialhandler_pkg " "Info: Found design unit 1: serialhandler_pkg" {  } { { "../src/Serial_Handler/SerialHandler_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/Serial_Handler/SerialHandler_pkg.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_struct.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-struct " "Info: Found design unit 1: debounce-struct" {  } { { "../src/debounce/debounce_struct.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_struct.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_fsm.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_fsm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_fsm " "Info: Found entity 1: debounce_fsm" {  } { { "../src/debounce/debounce_fsm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_fsm.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_fsm-beh " "Info: Found design unit 1: debounce_fsm-beh" {  } { { "../src/debounce/debounce_fsm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_fsm_beh.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_pkg " "Info: Found design unit 1: debounce_pkg" {  } { { "../src/debounce/debounce_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "../src/debounce/debounce.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/counter.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/counter.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../src/libs/counter.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/counter_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/counter_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-beh " "Info: Found design unit 1: counter-beh" {  } { { "../src/libs/counter_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/counter_beh.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Info: Found entity 1: sync" {  } { { "../src/libs/sync.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-beh " "Info: Found design unit 1: sync-beh" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_pkg " "Info: Found design unit 1: sync_pkg" {  } { { "../src/libs/sync_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_pkg.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/mjl_stratix/textmode_vga_platform_dependent_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/mjl_stratix/textmode_vga_platform_dependent_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmode_vga_platform_dependent_pkg " "Info: Found design unit 1: textmode_vga_platform_dependent_pkg" {  } { { "../src/ip/textmode_vga/src/mjl_stratix/textmode_vga_platform_dependent_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/mjl_stratix/textmode_vga_platform_dependent_pkg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/video_memory_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/video_memory_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_memory-beh " "Info: Found design unit 1: video_memory-beh" {  } { { "../src/ip/textmode_vga/src/video_memory_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/video_memory_beh.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 console_sm-beh " "Info: Found design unit 1: console_sm-beh" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 console_sm_sync " "Info: Found entity 1: console_sm_sync" {  } { { "../src/ip/textmode_vga/src/console_sm_sync.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 console_sm_sync-beh " "Info: Found design unit 1: console_sm_sync-beh" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_pkg " "Info: Found design unit 1: font_pkg" {  } { { "../src/ip/textmode_vga/src/font_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_pkg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_rom.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_rom.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Info: Found entity 1: font_rom" {  } { { "../src/ip/textmode_vga/src/font_rom.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_rom.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_rom_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_rom_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-beh " "Info: Found design unit 1: font_rom-beh" {  } { { "../src/ip/textmode_vga/src/font_rom_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/font_rom_beh.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/interval.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/interval.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 interval " "Info: Found entity 1: interval" {  } { { "../src/ip/textmode_vga/src/interval.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/interval.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/interval_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/interval_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interval-beh " "Info: Found design unit 1: interval-beh" {  } { { "../src/ip/textmode_vga/src/interval_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/interval_beh.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 textmode_vga " "Info: Found entity 1: textmode_vga" {  } { { "../src/ip/textmode_vga/src/textmode_vga.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_component_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_component_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmode_vga_component_pkg " "Info: Found design unit 1: textmode_vga_component_pkg" {  } { { "../src/ip/textmode_vga/src/textmode_vga_component_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_component_pkg.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 textmode_vga_h_sm " "Info: Found entity 1: textmode_vga_h_sm" {  } { { "../src/ip/textmode_vga/src/textmode_vga_h_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmode_vga_h_sm-beh " "Info: Found design unit 1: textmode_vga_h_sm-beh" {  } { { "../src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_h_sm_beh.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmode_vga_pkg " "Info: Found design unit 1: textmode_vga_pkg" {  } { { "../src/ip/textmode_vga/src/textmode_vga_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_pkg.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmode_vga-struct " "Info: Found design unit 1: textmode_vga-struct" {  } { { "../src/ip/textmode_vga/src/textmode_vga_struct.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_v_sm.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_v_sm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 textmode_vga_v_sm " "Info: Found entity 1: textmode_vga_v_sm" {  } { { "../src/ip/textmode_vga/src/textmode_vga_v_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_v_sm.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_v_sm_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_v_sm_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textmode_vga_v_sm-beh " "Info: Found design unit 1: textmode_vga_v_sm-beh" {  } { { "../src/ip/textmode_vga/src/textmode_vga_v_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_v_sm_beh.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/video_memory.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/video_memory.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 video_memory " "Info: Found entity 1: video_memory" {  } { { "../src/ip/textmode_vga/src/video_memory.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/video_memory.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 console_sm " "Info: Found entity 1: console_sm" {  } { { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_transceiver_pkg " "Info: Found design unit 1: ps2_transceiver_pkg" {  } { { "../src/ip/ps2/src/ps2_transceiver_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_pkg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_controller-beh " "Info: Found design unit 1: ps2_keyboard_controller-beh" {  } { { "../src/ip/ps2/src/ps2_keyboard_controller_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller_beh.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_controller_pkg " "Info: Found design unit 1: ps2_keyboard_controller_pkg" {  } { { "../src/ip/ps2/src/ps2_keyboard_controller_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller_pkg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_transceiver " "Info: Found entity 1: ps2_transceiver" {  } { { "../src/ip/ps2/src/ps2_transceiver.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_transceiver-beh " "Info: Found design unit 1: ps2_transceiver-beh" {  } { { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_controller " "Info: Found entity 1: ps2_keyboard_controller" {  } { { "../src/ip/ps2/src/ps2_keyboard_controller.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/pll/pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info: Found design unit 1: pll-SYN" {  } { { "../src/ip/pll/pll.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/pll/pll.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "../src/ip/pll/pll.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/pll/pll.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringbuffer_pkg " "Info: Found design unit 1: ringbuffer_pkg" {  } { { "../src/ringbuffer/ringbuffer_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer_pkg.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringbuffer_ent-ringbuffer_arc " "Info: Found design unit 1: ringbuffer_ent-ringbuffer_arc" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ringbuffer_ent " "Info: Found entity 1: ringbuffer_ent" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_pkg " "Info: Found design unit 1: output_pkg" {  } { { "../src/output/output_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_ent-output_arc " "Info: Found design unit 1: output_ent-output_arc" {  } { { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 output_ent " "Info: Found entity 1: output_ent" {  } { { "../src/output/output.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/output/output.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_pkg " "Info: Found design unit 1: input_pkg" {  } { { "../src/input/input_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_ent-input_arc " "Info: Found design unit 1: input_ent-input_arc" {  } { { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_ent " "Info: Found entity 1: input_ent" {  } { { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/math_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_pkg " "Info: Found design unit 1: math_pkg" {  } { { "../src/math_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/math_pkg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math_pkg-body " "Info: Found design unit 2: math_pkg-body" {  } { { "../src/math_pkg.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/math_pkg.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/big_bug.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/big_bug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_pkg " "Info: Found design unit 1: big_pkg" {  } { { "../src/big_bug.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/big_bug.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 calc_top " "Info: Found entity 1: calc_top" {  } { { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calc_top-struct " "Info: Found design unit 1: calc_top-struct" {  } { { "../src/calc_top_struct.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "calc_top " "Info: Elaborating entity \"calc_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pars_state calc_top_struct.vhd(63) " "Warning (10036): Verilog HDL or VHDL warning at calc_top_struct.vhd(63): object \"pars_state\" assigned a value but never read" {  } { { "../src/calc_top_struct.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rb_char_newline calc_top_struct.vhd(67) " "Warning (10540): VHDL Signal Declaration warning at calc_top_struct.vhd(67): used explicit default value for signal \"rb_char_newline\" because signal was never assigned a value" {  } { { "../src/calc_top_struct.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser_top parser_top:parser_top_inst " "Info: Elaborating entity \"parser_top\" for hierarchy \"parser_top:parser_top_inst\"" {  } { { "../src/calc_top_struct.vhd" "parser_top_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_top parser_top:parser_top_inst\|alu_top:alu_top_inst " "Info: Elaborating entity \"alu_top\" for hierarchy \"parser_top:parser_top_inst\|alu_top:alu_top_inst\"" {  } { { "../src/parser/parser_top_struct.vhd" "alu_top_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top_struct.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_div_ent parser_top:parser_top_inst\|alu_top:alu_top_inst\|alu_div_ent:alu_div_inst " "Info: Elaborating entity \"alu_div_ent\" for hierarchy \"parser_top:parser_top_inst\|alu_top:alu_top_inst\|alu_div_ent:alu_div_inst\"" {  } { { "../src/alu/alu_top_struct.vhd" "alu_div_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_top_struct.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rm alu_div_arc.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at alu_div_arc.vhd(21): object \"rm\" assigned a value but never read" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number alu_div_arc.vhd(77) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(77): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dividend alu_div_arc.vhd(78) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(78): signal \"dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dividend alu_div_arc.vhd(79) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(79): signal \"dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "number alu_div_arc.vhd(79) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(79): signal \"number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dividend alu_div_arc.vhd(83) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(83): signal \"dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_calc_done alu_div_arc.vhd(92) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(92): signal \"internal_calc_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buf alu_div_arc.vhd(93) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(93): signal \"buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dbuf alu_div_arc.vhd(93) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(93): signal \"dbuf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buf alu_div_arc.vhd(94) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(94): signal \"buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dbuf alu_div_arc.vhd(94) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(94): signal \"dbuf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buf alu_div_arc.vhd(97) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(97): signal \"buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm alu_div_arc.vhd(99) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(99): signal \"sm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm alu_div_arc.vhd(100) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(100): signal \"sm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_calc_done alu_div_arc.vhd(114) " "Warning (10492): VHDL Process Statement warning at alu_div_arc.vhd(114): signal \"internal_calc_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result alu_div_arc.vhd(62) " "Warning (10631): VHDL Process Statement warning at alu_div_arc.vhd(62): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sm alu_div_arc.vhd(62) " "Warning (10631): VHDL Process Statement warning at alu_div_arc.vhd(62): inferring latch(es) for signal or variable \"sm\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_finished alu_div_arc.vhd(62) " "Warning (10631): VHDL Process Statement warning at alu_div_arc.vhd(62): inferring latch(es) for signal or variable \"calc_finished\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_calc_done alu_div_arc.vhd(62) " "Warning (10631): VHDL Process Statement warning at alu_div_arc.vhd(62): inferring latch(es) for signal or variable \"internal_calc_done\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_status alu_div_arc.vhd(62) " "Warning (10631): VHDL Process Statement warning at alu_div_arc.vhd(62): inferring latch(es) for signal or variable \"calc_status\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_calc_status alu_div_arc.vhd(62) " "Warning (10631): VHDL Process Statement warning at alu_div_arc.vhd(62): inferring latch(es) for signal or variable \"internal_calc_status\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "buf alu_div_arc.vhd(62) " "Warning (10631): VHDL Process Statement warning at alu_div_arc.vhd(62): inferring latch(es) for signal or variable \"buf\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dbuf alu_div_arc.vhd(62) " "Warning (10631): VHDL Process Statement warning at alu_div_arc.vhd(62): inferring latch(es) for signal or variable \"dbuf\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[0\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[0\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[1\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[1\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[2\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[2\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[3\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[3\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[4\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[4\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[5\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[5\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[6\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[6\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[7\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[7\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[8\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[8\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[9\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[9\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[10\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[10\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[11\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[11\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[12\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[12\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[13\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[13\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[14\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[14\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[15\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[15\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[16\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[16\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[17\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[17\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[18\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[18\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[19\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[19\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[20\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[20\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[21\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[21\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[22\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[22\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[23\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[23\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[24\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[24\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[25\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[25\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[26\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[26\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[27\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[27\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[28\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[28\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[29\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[29\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[30\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[30\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbuf\[31\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"dbuf\[31\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[0\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[0\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[1\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[1\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[2\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[2\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[3\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[3\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[4\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[4\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[5\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[5\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[6\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[6\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[7\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[7\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[8\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[8\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[9\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[9\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[10\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[10\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[11\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[11\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[12\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[12\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[13\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[13\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[14\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[14\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[15\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[15\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[16\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[16\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[17\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[17\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[18\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[18\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[19\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[19\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[20\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[20\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[21\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[21\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[22\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[22\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[23\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[23\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[24\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[24\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[25\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[25\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[26\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[26\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[27\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[27\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[28\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[28\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[29\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[29\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[30\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[30\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[31\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[31\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[32\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[32\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[33\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[33\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[34\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[34\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[35\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[35\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[36\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[36\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[37\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[37\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[38\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[38\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[39\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[39\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[40\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[40\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[41\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[41\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[42\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[42\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[43\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[43\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[44\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[44\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[45\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[45\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[46\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[46\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[47\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[47\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[48\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[48\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[49\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[49\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[50\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[50\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[51\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[51\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[52\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[52\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[53\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[53\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[54\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[54\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[55\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[55\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[56\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[56\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[57\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[57\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[58\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[58\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[59\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[59\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[60\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[60\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[61\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[61\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buf\[62\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"buf\[62\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:internal_calc_status.OVERFLOW alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"output:internal_calc_status.OVERFLOW\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:internal_calc_status.DIV_ZERO alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"output:internal_calc_status.DIV_ZERO\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:internal_calc_status.RESET alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"output:internal_calc_status.RESET\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:internal_calc_status.GOOD alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"output:internal_calc_status.GOOD\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_status.OVERFLOW alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"calc_status.OVERFLOW\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_status.DIV_ZERO alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"calc_status.DIV_ZERO\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_status.RESET alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"calc_status.RESET\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_status.GOOD alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"calc_status.GOOD\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_calc_done alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"internal_calc_done\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_finished alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"calc_finished\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm\[0\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"sm\[0\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm\[1\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"sm\[1\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm\[2\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"sm\[2\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm\[3\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"sm\[3\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm\[4\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"sm\[4\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sm\[5\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"sm\[5\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[0\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[1\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[2\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[3\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[4\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[5\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[6\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[7\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[8\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[9\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[10\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[11\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[12\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[13\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[14\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[15\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[16\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[17\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[18\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[19\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[20\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[21\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[22\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[23\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[24\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[25\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[26\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[27\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[28\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[29\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[30\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu_div_arc.vhd(62) " "Info (10041): Inferred latch for \"result\[31\]\" at alu_div_arc.vhd(62)" {  } { { "../src/alu/alu_div_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_div_arc.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_fsm_ent parser_top:parser_top_inst\|alu_top:alu_top_inst\|alu_fsm_ent:alu_logic_inst " "Info: Elaborating entity \"alu_fsm_ent\" for hierarchy \"parser_top:parser_top_inst\|alu_top:alu_top_inst\|alu_fsm_ent:alu_logic_inst\"" {  } { { "../src/alu/alu_top_struct.vhd" "alu_logic_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_top_struct.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_simulation alu_fsm_arc.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at alu_fsm_arc.vhd(17): object \"tmp_simulation\" assigned a value but never read" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div_calc_finished alu_fsm_arc.vhd(42) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(42): signal \"div_calc_finished\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_out_data alu_fsm_arc.vhd(61) " "Warning (10036): Verilog HDL or VHDL warning at alu_fsm_arc.vhd(61): object \"tmp_out_data\" assigned a value but never read" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_operator alu_fsm_arc.vhd(79) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(79): signal \"calc_operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data alu_fsm_arc.vhd(81) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(81): signal \"calc_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data2 alu_fsm_arc.vhd(82) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(82): signal \"calc_data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_operator alu_fsm_arc.vhd(84) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(84): signal \"calc_operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_operator alu_fsm_arc.vhd(86) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(86): signal \"calc_operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_operator alu_fsm_arc.vhd(88) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(88): signal \"calc_operator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data alu_fsm_arc.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(89): signal \"calc_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data2 alu_fsm_arc.vhd(89) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(89): signal \"calc_data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data alu_fsm_arc.vhd(108) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(108): signal \"calc_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data alu_fsm_arc.vhd(111) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(111): signal \"calc_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data2 alu_fsm_arc.vhd(113) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(113): signal \"calc_data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data2 alu_fsm_arc.vhd(115) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(115): signal \"calc_data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_data2 alu_fsm_arc.vhd(117) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(117): signal \"calc_data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div_calc_status alu_fsm_arc.vhd(133) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(133): signal \"div_calc_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div_result alu_fsm_arc.vhd(134) " "Warning (10492): VHDL Process Statement warning at alu_fsm_arc.vhd(134): signal \"div_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_status alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"calc_status\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_finished alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"calc_finished\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intern_calc_finished alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"intern_calc_finished\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intern_wait_div alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"intern_wait_div\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intern_div_sign alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"intern_div_sign\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "div_en alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"div_en\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "double_calcsigned alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"double_calcsigned\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_result alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"calc_result\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "div_number alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"div_number\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "div_dividend alu_fsm_arc.vhd(59) " "Warning (10631): VHDL Process Statement warning at alu_fsm_arc.vhd(59): inferring latch(es) for signal or variable \"div_dividend\", which holds its previous value in one or more paths through the process" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[0\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[0\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[1\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[1\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[2\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[2\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[3\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[3\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[4\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[4\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[5\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[5\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[6\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[6\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[7\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[7\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[8\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[8\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[9\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[9\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[10\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[10\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[11\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[11\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[12\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[12\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[13\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[13\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[14\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[14\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[15\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[15\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[16\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[16\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[17\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[17\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[18\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[18\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[19\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[19\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[20\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[20\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[21\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[21\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[22\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[22\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[23\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[23\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[24\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[24\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[25\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[25\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[26\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[26\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[27\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[27\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[28\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[28\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[29\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[29\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[30\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[30\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_dividend\[31\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_dividend\[31\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[0\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[0\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[1\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[1\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[2\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[2\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[3\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[3\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[4\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[4\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[5\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[5\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[6\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[6\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[7\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[7\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[8\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[8\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[9\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[9\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[10\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[10\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[11\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[11\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[12\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[12\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[13\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[13\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[14\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[14\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[15\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[15\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[16\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[16\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[17\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[17\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[18\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[18\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[19\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[19\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[20\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[20\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[21\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[21\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[22\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[22\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[23\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[23\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[24\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[24\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[25\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[25\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[26\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[26\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[27\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[27\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[28\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[28\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[29\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[29\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[30\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[30\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_number\[31\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_number\[31\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[0\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[0\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[1\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[1\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[2\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[2\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[3\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[3\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[4\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[4\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[5\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[5\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[6\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[6\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[7\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[7\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[8\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[8\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[9\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[9\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[10\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[10\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[11\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[11\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[12\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[12\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[13\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[13\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[14\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[14\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[15\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[15\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[16\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[16\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[17\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[17\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[18\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[18\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[19\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[19\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[20\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[20\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[21\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[21\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[22\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[22\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[23\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[23\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[24\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[24\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[25\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[25\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[26\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[26\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[27\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[27\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[28\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[28\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[29\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[29\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[30\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[30\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_result\[31\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_result\[31\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[0\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[0\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[1\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[1\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[2\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[2\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[3\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[3\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[4\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[4\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[5\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[5\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[6\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[6\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[7\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[7\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[8\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[8\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[9\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[9\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[10\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[10\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[11\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[11\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[12\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[12\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[13\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[13\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[14\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[14\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[15\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[15\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[16\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[16\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[17\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[17\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[18\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[18\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[19\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[19\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[20\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[20\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[21\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[21\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[22\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[22\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[23\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[23\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[24\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[24\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[25\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[25\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[26\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[26\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[27\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[27\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[28\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[28\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[29\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[29\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[30\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[30\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[31\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[31\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[32\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[32\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[33\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[33\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[34\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[34\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[35\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[35\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[36\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[36\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[37\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[37\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[38\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[38\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[39\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[39\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[40\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[40\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[41\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[41\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[42\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[42\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[43\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[43\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[44\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[44\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[45\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[45\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[46\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[46\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[47\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[47\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[48\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[48\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[49\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[49\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[50\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[50\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[51\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[51\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[52\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[52\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[53\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[53\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[54\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[54\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[55\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[55\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[56\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[56\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[57\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[57\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[58\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[58\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[59\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[59\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[60\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[60\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[61\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[61\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[62\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[62\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:double_calcsigned\[63\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:double_calcsigned\[63\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div_en alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"div_en\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:intern_div_sign\[0\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:intern_div_sign\[0\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:intern_div_sign\[1\] alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"output:intern_div_sign\[1\]\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intern_wait_div alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"intern_wait_div\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intern_calc_finished alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"intern_calc_finished\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_finished alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_finished\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_status.OVERFLOW alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_status.OVERFLOW\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_status.DIV_ZERO alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_status.DIV_ZERO\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_status.RESET alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_status.RESET\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_status.GOOD alu_fsm_arc.vhd(59) " "Info (10041): Inferred latch for \"calc_status.GOOD\" at alu_fsm_arc.vhd(59)" {  } { { "../src/alu/alu_fsm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/alu/alu_fsm_arc.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser_sm_ent parser_top:parser_top_inst\|parser_sm_ent:parser_sm_inst " "Info: Elaborating entity \"parser_sm_ent\" for hierarchy \"parser_top:parser_top_inst\|parser_sm_ent:parser_sm_inst\"" {  } { { "../src/parser/parser_top_struct.vhd" "parser_sm_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top_struct.vhd" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit_firstOne parser_sm_arc.vhd(12) " "Warning (10036): Verilog HDL or VHDL warning at parser_sm_arc.vhd(12): object \"digit_firstOne\" assigned a value but never read" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_intern_buff_stage_pos parser_sm_arc.vhd(28) " "Warning (10036): Verilog HDL or VHDL warning at parser_sm_arc.vhd(28): object \"debug_intern_buff_stage_pos\" assigned a value but never read" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_intern_do_calc_stage parser_sm_arc.vhd(28) " "Warning (10036): Verilog HDL or VHDL warning at parser_sm_arc.vhd(28): object \"debug_intern_do_calc_stage\" assigned a value but never read" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_status parser_sm_arc.vhd(60) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(60): signal \"calc_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_status parser_sm_arc.vhd(74) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(74): signal \"calc_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_lastChar_type parser_sm_arc.vhd(89) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(89): signal \"charUnit_lastChar_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_char_type parser_sm_arc.vhd(89) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(89): signal \"charUnit_char_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_char_type parser_sm_arc.vhd(93) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(93): signal \"charUnit_char_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_firstOne parser_sm_arc.vhd(106) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(106): signal \"char_firstOne\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_op parser_sm_arc.vhd(106) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(106): signal \"charUnit_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_lastChar_type parser_sm_arc.vhd(108) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(108): signal \"charUnit_lastChar_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_op parser_sm_arc.vhd(108) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(108): signal \"charUnit_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "global_digit_neg parser_sm_arc.vhd(119) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(119): signal \"global_digit_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_status parser_sm_arc.vhd(133) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(133): signal \"calc_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_status parser_sm_arc.vhd(150) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(150): signal \"calc_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_char_type parser_sm_arc.vhd(161) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(161): signal \"charUnit_char_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "intern_b2bcd_data_neg parser_sm_arc.vhd(172) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(172): signal \"intern_b2bcd_data_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_firstOne parser_sm_arc.vhd(31) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(31): inferring latch(es) for signal or variable \"char_firstOne\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intern_alu_op parser_sm_arc.vhd(215) " "Warning (10036): Verilog HDL or VHDL warning at parser_sm_arc.vhd(215): object \"intern_alu_op\" assigned a value but never read" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_result parser_sm_arc.vhd(267) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(267): signal \"calc_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_digit parser_sm_arc.vhd(268) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(268): signal \"charUnit_digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_result parser_sm_arc.vhd(278) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(278): signal \"calc_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_char_type parser_sm_arc.vhd(293) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(293): signal \"charUnit_char_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_op parser_sm_arc.vhd(300) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(300): signal \"charUnit_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "global_digit_neg parser_sm_arc.vhd(301) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(301): signal \"global_digit_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_op parser_sm_arc.vhd(317) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(317): signal \"charUnit_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_op parser_sm_arc.vhd(325) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(325): signal \"charUnit_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_op parser_sm_arc.vhd(328) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(328): signal \"charUnit_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charUnit_op parser_sm_arc.vhd(341) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(341): signal \"charUnit_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_result parser_sm_arc.vhd(376) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(376): signal \"calc_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_result parser_sm_arc.vhd(408) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(408): signal \"calc_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_result parser_sm_arc.vhd(446) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(446): signal \"calc_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_status parser_sm_arc.vhd(455) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(455): signal \"calc_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "calc_status parser_sm_arc.vhd(456) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(456): signal \"calc_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parser_internal_status parser_sm_arc.vhd(461) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(461): signal \"parser_internal_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 461 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parser_internal_status parser_sm_arc.vhd(462) " "Warning (10492): VHDL Process Statement warning at parser_sm_arc.vhd(462): signal \"parser_internal_status\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "charUnit_en parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"charUnit_en\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "charUnit_get_next parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"charUnit_get_next\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operators_serial parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"operators_serial\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intern_buff_stage_pos parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"intern_buff_stage_pos\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "global_digit_neg parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"global_digit_neg\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_state parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"char_state\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "parser_internal_status parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"parser_internal_status\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "parse_state parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"parse_state\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "parse_new_data parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"parse_new_data\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2bcd_en parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"b2bcd_en\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_buff parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"calc_buff\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_buff parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"op_buff\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_data parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"calc_data\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_data2 parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"calc_data2\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_operator parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"calc_operator\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "calc_start parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"calc_start\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intern_do_calc_stage parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"intern_do_calc_stage\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2bcd_data_neg parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"b2bcd_data_neg\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "intern_b2bcd_data_neg parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"intern_b2bcd_data_neg\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b2bcd_data parser_sm_arc.vhd(209) " "Warning (10631): VHDL Process Statement warning at parser_sm_arc.vhd(209): inferring latch(es) for signal or variable \"b2bcd_data\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[0\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[0\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[1\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[1\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[2\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[2\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[3\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[3\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[4\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[4\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[5\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[5\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[6\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[6\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[7\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[7\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[8\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[8\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[9\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[9\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[10\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[10\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[11\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[11\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[12\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[12\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[13\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[13\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[14\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[14\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[15\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[15\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[16\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[16\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[17\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[17\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[18\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[18\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[19\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[19\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[20\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[20\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[21\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[21\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[22\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[22\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[23\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[23\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[24\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[24\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[25\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[25\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[26\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[26\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[27\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[27\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[28\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[28\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[29\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[29\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[30\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[30\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data\[31\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data\[31\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "intern_b2bcd_data_neg parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"intern_b2bcd_data_neg\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_data_neg parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_data_neg\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_start parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_start\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_operator.NOP parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_operator.NOP\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_operator.DIVISION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_operator.DIVISION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_operator.MULTIPLIKATION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_operator.MULTIPLIKATION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_operator.SUBTRAKTION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_operator.SUBTRAKTION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_operator.ADDITION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_operator.ADDITION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[0\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[0\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[1\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[1\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[2\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[2\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[3\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[3\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[4\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[4\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[5\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[5\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[6\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[6\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[7\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[7\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[8\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[8\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[9\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[9\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[10\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[10\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[11\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[11\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[12\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[12\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[13\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[13\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[14\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[14\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[15\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[15\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[16\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[16\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[17\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[17\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[18\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[18\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[19\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[19\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[20\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[20\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[21\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[21\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[22\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[22\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[23\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[23\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[24\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[24\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[25\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[25\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[26\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[26\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[27\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[27\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[28\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[28\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[29\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[29\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[30\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[30\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data2\[31\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data2\[31\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[0\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[0\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[1\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[1\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[2\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[2\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[3\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[3\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[4\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[4\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[5\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[5\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[6\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[6\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[7\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[7\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[8\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[8\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[9\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[9\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[10\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[10\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[11\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[11\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[12\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[12\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[13\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[13\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[14\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[14\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[15\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[15\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[16\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[16\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[17\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[17\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[18\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[18\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[19\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[19\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[20\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[20\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[21\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[21\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[22\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[22\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[23\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[23\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[24\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[24\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[25\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[25\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[26\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[26\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[27\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[27\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[28\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[28\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[29\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[29\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[30\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[30\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "calc_data\[31\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"calc_data\[31\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[0\].NOP parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[0\].NOP\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[0\].DIVISION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[0\].DIVISION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[0\].MULTIPLIKATION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[0\].MULTIPLIKATION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[0\].SUBTRAKTION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[0\].SUBTRAKTION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[0\].ADDITION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[0\].ADDITION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[1\].NOP parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[1\].NOP\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[1\].DIVISION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[1\].DIVISION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[1\].MULTIPLIKATION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[1\].MULTIPLIKATION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[1\].SUBTRAKTION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[1\].SUBTRAKTION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[1\].ADDITION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[1\].ADDITION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[2\].NOP parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[2\].NOP\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[2\].DIVISION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[2\].DIVISION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[2\].MULTIPLIKATION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[2\].MULTIPLIKATION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[2\].SUBTRAKTION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[2\].SUBTRAKTION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:op_buff\[2\].ADDITION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:op_buff\[2\].ADDITION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[0\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[0\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[1\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[1\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[2\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[2\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[3\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[3\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[4\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[4\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[5\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[5\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[6\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[6\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[7\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[7\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[8\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[8\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[9\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[9\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[10\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[10\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[11\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[11\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[12\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[12\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[13\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[13\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[14\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[14\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[15\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[15\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[16\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[16\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[17\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[17\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[18\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[18\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[19\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[19\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[20\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[20\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[21\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[21\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[22\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[22\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[23\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[23\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[24\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[24\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[25\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[25\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[26\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[26\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[27\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[27\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[28\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[28\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[29\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[29\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[30\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[30\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[0\]\[31\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[0\]\[31\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[0\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[0\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[1\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[1\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[2\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[2\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[3\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[3\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[4\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[4\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[5\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[5\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[6\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[6\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[7\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[7\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[8\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[8\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[9\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[9\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[10\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[10\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[11\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[11\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[12\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[12\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[13\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[13\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[14\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[14\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[15\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[15\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[16\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[16\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[17\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[17\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[18\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[18\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[19\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[19\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[20\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[20\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[21\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[21\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[22\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[22\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[23\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[23\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[24\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[24\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[25\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[25\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[26\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[26\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[27\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[27\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[28\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[28\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[29\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[29\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[30\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[30\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[1\]\[31\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[1\]\[31\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[0\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[0\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[1\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[1\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[2\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[2\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[3\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[3\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[4\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[4\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[5\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[5\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[6\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[6\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[7\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[7\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[8\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[8\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[9\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[9\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[10\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[10\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[11\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[11\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[12\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[12\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[13\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[13\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[14\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[14\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[15\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[15\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[16\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[16\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[17\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[17\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[18\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[18\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[19\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[19\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[20\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[20\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[21\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[21\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[22\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[22\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[23\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[23\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[24\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[24\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[25\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[25\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[26\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[26\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[27\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[27\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[28\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[28\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[29\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[29\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[30\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[30\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:calc_buff\[2\]\[31\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:calc_buff\[2\]\[31\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b2bcd_en parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"b2bcd_en\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_new_data parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parse_new_data\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_state.PINVALID_OP_SEQUENCE parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parse_state.PINVALID_OP_SEQUENCE\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_state.PTOO_MUCH_OPS parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parse_state.PTOO_MUCH_OPS\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_state.POVERFLOW parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parse_state.POVERFLOW\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_state.PDIV_ZERO parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parse_state.PDIV_ZERO\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_state.PGOOD parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parse_state.PGOOD\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_state.PRESET parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parse_state.PRESET\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parser_internal_status.INVALID_OP_SEQUENCE parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parser_internal_status.INVALID_OP_SEQUENCE\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parser_internal_status.TOO_MUCH_OPS parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parser_internal_status.TOO_MUCH_OPS\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parser_internal_status.GOOD parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parser_internal_status.GOOD\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parser_internal_status.RUNNING parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parser_internal_status.RUNNING\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parser_internal_status.RESET parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"parser_internal_status.RESET\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_state.CALC_THIS parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"char_state.CALC_THIS\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_state.PROCESS_NEXT parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"char_state.PROCESS_NEXT\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_state.ANALYZE_NEXT parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"char_state.ANALYZE_NEXT\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_state.CALC_DIGIT parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"char_state.CALC_DIGIT\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_state.IDLE0 parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"char_state.IDLE0\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:intern_alu_op.NOP parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:intern_alu_op.NOP\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:intern_alu_op.DIVISION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:intern_alu_op.DIVISION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:intern_alu_op.MULTIPLIKATION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:intern_alu_op.MULTIPLIKATION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:intern_alu_op.SUBTRAKTION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:intern_alu_op.SUBTRAKTION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:intern_alu_op.ADDITION parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:intern_alu_op.ADDITION\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "global_digit_neg parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"global_digit_neg\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[0\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[0\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[1\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[1\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[2\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[2\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[3\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[3\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[4\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[4\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[5\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[5\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[6\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[6\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[7\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[7\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[8\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[8\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[9\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[9\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[10\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[10\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[11\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[11\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[12\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[12\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[13\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[13\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[14\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[14\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[15\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[15\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[16\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[16\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[17\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[17\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[18\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[18\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[19\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[19\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[20\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[20\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[21\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[21\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[22\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[22\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[23\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[23\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[24\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[24\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[25\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[25\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[26\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[26\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[27\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[27\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[28\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[28\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[29\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[29\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[30\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[30\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output:operators_serial\[31\] parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"output:operators_serial\[31\]\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_get_next parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"charUnit_get_next\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_en parser_sm_arc.vhd(209) " "Info (10041): Inferred latch for \"charUnit_en\" at parser_sm_arc.vhd(209)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug_intern_buff_stage_pos\[0\] parser_sm_arc.vhd(381) " "Info (10041): Inferred latch for \"debug_intern_buff_stage_pos\[0\]\" at parser_sm_arc.vhd(381)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug_intern_buff_stage_pos\[1\] parser_sm_arc.vhd(381) " "Info (10041): Inferred latch for \"debug_intern_buff_stage_pos\[1\]\" at parser_sm_arc.vhd(381)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 381 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug_intern_do_calc_stage\[0\] parser_sm_arc.vhd(293) " "Info (10041): Inferred latch for \"debug_intern_do_calc_stage\[0\]\" at parser_sm_arc.vhd(293)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debug_intern_do_calc_stage\[1\] parser_sm_arc.vhd(293) " "Info (10041): Inferred latch for \"debug_intern_do_calc_stage\[1\]\" at parser_sm_arc.vhd(293)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_firstOne parser_sm_arc.vhd(31) " "Info (10041): Inferred latch for \"char_firstOne\" at parser_sm_arc.vhd(31)" {  } { { "../src/parser/parser_sm_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_sm_arc.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_unit_ent parser_top:parser_top_inst\|char_unit_ent:char_unit_inst " "Info: Elaborating entity \"char_unit_ent\" for hierarchy \"parser_top:parser_top_inst\|char_unit_ent:char_unit_inst\"" {  } { { "../src/parser/parser_top_struct.vhd" "char_unit_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top_struct.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_ok char_unit_arc.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at char_unit_arc.vhd(16): object \"next_ok\" assigned a value but never read" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charPointer char_unit_arc.vhd(58) " "Warning (10492): VHDL Process Statement warning at char_unit_arc.vhd(58): signal \"charPointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentLine char_unit_arc.vhd(59) " "Warning (10492): VHDL Process Statement warning at char_unit_arc.vhd(59): signal \"currentLine\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "charPointer char_unit_arc.vhd(59) " "Warning (10492): VHDL Process Statement warning at char_unit_arc.vhd(59): signal \"charPointer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "currentLine_next char_unit_arc.vhd(27) " "Warning (10631): VHDL Process Statement warning at char_unit_arc.vhd(27): inferring latch(es) for signal or variable \"currentLine_next\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rb_read_lineNr char_unit_arc.vhd(77) " "Warning (10631): VHDL Process Statement warning at char_unit_arc.vhd(77): inferring latch(es) for signal or variable \"rb_read_lineNr\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "charPointer_next char_unit_arc.vhd(77) " "Warning (10631): VHDL Process Statement warning at char_unit_arc.vhd(77): inferring latch(es) for signal or variable \"charPointer_next\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "charUnit_digit char_unit_arc.vhd(77) " "Warning (10631): VHDL Process Statement warning at char_unit_arc.vhd(77): inferring latch(es) for signal or variable \"charUnit_digit\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "charUnit_op char_unit_arc.vhd(77) " "Warning (10631): VHDL Process Statement warning at char_unit_arc.vhd(77): inferring latch(es) for signal or variable \"charUnit_op\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "charUnit_char_type char_unit_arc.vhd(77) " "Warning (10631): VHDL Process Statement warning at char_unit_arc.vhd(77): inferring latch(es) for signal or variable \"charUnit_char_type\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "charUnit_lastChar_type char_unit_arc.vhd(77) " "Warning (10631): VHDL Process Statement warning at char_unit_arc.vhd(77): inferring latch(es) for signal or variable \"charUnit_lastChar_type\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_lastChar_type.EOL char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_lastChar_type.EOL\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_lastChar_type.OP char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_lastChar_type.OP\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_lastChar_type.DIGIT char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_lastChar_type.DIGIT\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_lastChar_type.RESET char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_lastChar_type.RESET\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_char_type.EOL char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_char_type.EOL\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_char_type.OP char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_char_type.OP\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_char_type.DIGIT char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_char_type.DIGIT\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_char_type.RESET char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_char_type.RESET\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_op.NOP char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_op.NOP\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_op.DIVISION char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_op.DIVISION\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_op.MULTIPLIKATION char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_op.MULTIPLIKATION\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_op.SUBTRAKTION char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_op.SUBTRAKTION\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_op.ADDITION char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_op.ADDITION\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_digit\[0\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_digit\[0\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_digit\[1\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_digit\[1\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_digit\[2\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_digit\[2\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charUnit_digit\[3\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charUnit_digit\[3\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charPointer_next\[0\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charPointer_next\[0\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charPointer_next\[1\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charPointer_next\[1\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charPointer_next\[2\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charPointer_next\[2\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charPointer_next\[3\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charPointer_next\[3\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charPointer_next\[4\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charPointer_next\[4\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charPointer_next\[5\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charPointer_next\[5\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "charPointer_next\[6\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"charPointer_next\[6\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb_read_lineNr\[0\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"rb_read_lineNr\[0\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb_read_lineNr\[1\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"rb_read_lineNr\[1\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb_read_lineNr\[2\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"rb_read_lineNr\[2\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb_read_lineNr\[3\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"rb_read_lineNr\[3\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb_read_lineNr\[4\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"rb_read_lineNr\[4\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb_read_lineNr\[5\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"rb_read_lineNr\[5\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb_read_lineNr\[6\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"rb_read_lineNr\[6\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb_read_lineNr\[7\] char_unit_arc.vhd(77) " "Info (10041): Inferred latch for \"rb_read_lineNr\[7\]\" at char_unit_arc.vhd(77)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[0\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[0\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[0\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[0\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[0\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[0\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[0\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[0\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[0\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[0\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[0\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[0\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[0\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[0\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[0\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[0\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[1\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[1\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[1\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[1\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[1\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[1\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[1\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[1\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[1\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[1\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[1\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[1\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[1\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[1\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[1\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[1\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[2\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[2\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[2\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[2\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[2\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[2\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[2\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[2\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[2\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[2\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[2\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[2\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[2\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[2\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[2\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[2\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[3\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[3\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[3\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[3\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[3\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[3\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[3\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[3\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[3\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[3\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[3\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[3\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[3\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[3\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[3\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[3\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[4\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[4\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[4\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[4\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[4\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[4\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[4\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[4\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[4\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[4\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[4\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[4\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[4\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[4\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[4\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[4\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[5\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[5\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[5\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[5\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[5\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[5\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[5\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[5\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[5\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[5\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[5\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[5\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[5\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[5\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[5\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[5\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[6\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[6\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[6\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[6\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[6\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[6\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[6\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[6\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[6\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[6\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[6\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[6\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[6\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[6\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[6\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[6\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[7\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[7\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[7\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[7\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[7\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[7\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[7\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[7\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[7\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[7\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[7\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[7\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[7\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[7\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[7\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[7\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[8\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[8\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[8\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[8\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[8\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[8\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[8\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[8\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[8\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[8\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[8\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[8\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[8\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[8\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[8\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[8\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[9\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[9\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[9\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[9\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[9\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[9\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[9\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[9\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[9\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[9\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[9\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[9\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[9\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[9\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[9\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[9\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[10\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[10\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[10\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[10\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[10\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[10\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[10\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[10\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[10\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[10\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[10\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[10\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[10\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[10\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[10\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[10\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[11\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[11\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[11\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[11\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[11\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[11\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[11\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[11\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[11\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[11\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[11\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[11\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[11\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[11\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[11\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[11\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[12\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[12\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[12\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[12\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[12\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[12\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[12\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[12\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[12\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[12\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[12\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[12\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[12\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[12\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[12\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[12\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[13\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[13\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[13\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[13\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[13\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[13\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[13\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[13\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[13\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[13\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[13\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[13\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[13\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[13\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[13\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[13\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[14\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[14\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[14\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[14\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[14\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[14\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[14\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[14\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[14\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[14\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[14\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[14\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[14\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[14\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[14\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[14\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[15\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[15\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[15\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[15\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[15\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[15\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[15\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[15\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[15\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[15\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[15\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[15\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[15\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[15\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[15\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[15\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[16\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[16\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[16\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[16\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[16\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[16\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[16\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[16\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[16\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[16\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[16\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[16\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[16\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[16\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[16\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[16\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[17\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[17\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[17\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[17\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[17\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[17\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[17\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[17\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[17\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[17\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[17\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[17\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[17\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[17\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[17\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[17\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[18\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[18\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[18\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[18\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[18\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[18\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[18\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[18\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[18\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[18\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[18\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[18\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[18\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[18\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[18\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[18\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[19\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[19\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[19\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[19\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[19\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[19\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[19\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[19\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[19\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[19\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[19\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[19\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[19\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[19\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[19\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[19\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[20\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[20\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[20\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[20\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[20\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[20\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[20\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[20\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[20\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[20\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[20\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[20\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[20\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[20\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[20\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[20\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[21\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[21\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[21\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[21\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[21\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[21\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[21\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[21\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[21\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[21\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[21\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[21\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[21\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[21\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[21\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[21\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[22\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[22\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[22\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[22\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[22\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[22\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[22\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[22\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[22\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[22\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[22\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[22\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[22\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[22\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[22\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[22\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[23\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[23\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[23\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[23\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[23\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[23\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[23\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[23\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[23\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[23\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[23\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[23\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[23\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[23\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[23\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[23\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[24\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[24\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[24\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[24\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[24\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[24\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[24\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[24\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[24\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[24\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[24\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[24\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[24\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[24\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[24\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[24\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[25\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[25\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[25\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[25\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[25\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[25\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[25\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[25\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[25\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[25\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[25\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[25\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[25\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[25\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[25\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[25\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[26\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[26\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[26\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[26\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[26\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[26\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[26\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[26\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[26\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[26\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[26\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[26\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[26\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[26\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[26\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[26\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[27\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[27\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[27\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[27\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[27\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[27\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[27\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[27\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[27\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[27\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[27\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[27\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[27\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[27\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[27\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[27\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[28\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[28\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[28\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[28\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[28\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[28\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[28\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[28\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[28\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[28\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[28\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[28\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[28\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[28\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[28\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[28\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[29\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[29\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[29\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[29\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[29\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[29\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[29\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[29\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[29\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[29\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[29\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[29\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[29\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[29\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[29\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[29\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[30\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[30\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[30\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[30\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[30\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[30\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[30\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[30\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[30\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[30\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[30\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[30\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[30\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[30\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[30\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[30\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[31\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[31\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[31\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[31\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[31\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[31\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[31\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[31\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[31\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[31\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[31\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[31\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[31\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[31\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[31\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[31\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[32\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[32\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[32\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[32\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[32\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[32\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[32\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[32\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[32\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[32\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[32\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[32\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[32\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[32\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[32\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[32\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[33\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[33\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[33\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[33\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[33\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[33\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[33\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[33\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[33\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[33\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[33\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[33\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[33\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[33\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[33\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[33\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[34\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[34\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[34\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[34\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[34\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[34\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[34\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[34\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[34\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[34\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[34\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[34\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[34\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[34\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[34\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[34\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[35\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[35\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[35\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[35\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[35\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[35\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[35\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[35\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[35\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[35\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[35\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[35\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[35\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[35\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[35\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[35\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[36\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[36\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[36\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[36\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[36\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[36\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[36\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[36\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[36\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[36\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[36\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[36\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[36\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[36\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[36\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[36\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[37\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[37\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[37\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[37\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[37\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[37\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[37\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[37\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[37\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[37\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[37\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[37\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[37\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[37\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[37\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[37\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[38\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[38\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[38\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[38\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[38\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[38\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[38\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[38\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[38\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[38\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[38\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[38\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[38\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[38\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[38\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[38\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[39\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[39\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[39\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[39\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[39\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[39\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[39\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[39\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[39\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[39\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[39\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[39\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[39\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[39\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[39\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[39\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[40\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[40\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[40\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[40\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[40\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[40\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[40\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[40\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[40\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[40\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[40\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[40\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[40\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[40\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[40\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[40\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[41\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[41\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[41\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[41\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[41\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[41\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[41\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[41\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[41\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[41\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[41\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[41\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[41\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[41\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[41\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[41\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[42\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[42\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[42\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[42\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[42\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[42\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[42\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[42\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[42\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[42\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[42\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[42\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[42\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[42\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[42\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[42\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[43\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[43\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[43\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[43\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[43\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[43\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[43\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[43\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[43\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[43\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[43\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[43\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[43\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[43\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[43\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[43\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[44\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[44\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[44\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[44\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[44\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[44\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[44\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[44\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[44\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[44\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[44\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[44\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[44\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[44\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[44\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[44\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[45\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[45\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[45\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[45\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[45\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[45\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[45\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[45\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[45\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[45\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[45\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[45\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[45\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[45\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[45\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[45\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[46\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[46\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[46\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[46\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[46\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[46\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[46\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[46\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[46\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[46\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[46\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[46\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[46\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[46\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[46\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[46\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[47\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[47\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[47\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[47\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[47\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[47\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[47\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[47\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[47\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[47\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[47\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[47\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[47\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[47\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[47\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[47\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[48\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[48\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[48\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[48\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[48\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[48\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[48\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[48\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[48\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[48\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[48\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[48\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[48\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[48\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[48\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[48\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[49\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[49\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[49\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[49\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[49\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[49\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[49\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[49\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[49\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[49\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[49\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[49\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[49\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[49\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[49\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[49\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[50\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[50\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[50\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[50\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[50\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[50\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[50\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[50\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[50\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[50\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[50\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[50\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[50\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[50\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[50\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[50\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[51\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[51\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[51\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[51\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[51\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[51\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[51\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[51\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[51\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[51\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[51\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[51\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[51\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[51\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[51\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[51\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[52\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[52\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[52\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[52\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[52\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[52\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[52\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[52\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[52\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[52\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[52\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[52\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[52\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[52\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[52\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[52\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[53\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[53\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[53\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[53\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[53\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[53\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[53\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[53\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[53\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[53\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[53\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[53\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[53\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[53\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[53\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[53\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[54\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[54\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[54\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[54\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[54\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[54\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[54\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[54\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[54\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[54\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[54\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[54\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[54\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[54\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[54\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[54\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[55\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[55\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[55\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[55\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[55\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[55\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[55\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[55\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[55\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[55\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[55\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[55\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[55\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[55\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[55\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[55\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[56\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[56\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[56\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[56\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[56\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[56\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[56\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[56\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[56\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[56\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[56\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[56\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[56\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[56\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[56\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[56\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[57\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[57\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[57\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[57\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[57\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[57\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[57\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[57\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[57\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[57\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[57\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[57\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[57\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[57\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[57\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[57\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[58\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[58\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[58\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[58\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[58\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[58\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[58\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[58\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[58\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[58\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[58\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[58\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[58\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[58\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[58\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[58\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[59\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[59\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[59\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[59\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[59\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[59\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[59\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[59\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[59\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[59\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[59\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[59\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[59\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[59\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[59\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[59\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[60\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[60\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[60\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[60\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[60\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[60\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[60\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[60\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[60\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[60\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[60\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[60\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[60\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[60\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[60\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[60\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[61\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[61\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[61\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[61\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[61\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[61\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[61\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[61\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[61\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[61\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[61\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[61\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[61\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[61\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[61\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[61\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[62\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[62\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[62\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[62\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[62\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[62\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[62\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[62\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[62\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[62\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[62\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[62\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[62\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[62\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[62\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[62\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[63\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[63\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[63\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[63\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[63\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[63\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[63\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[63\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[63\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[63\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[63\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[63\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[63\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[63\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[63\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[63\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[64\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[64\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[64\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[64\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[64\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[64\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[64\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[64\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[64\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[64\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[64\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[64\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[64\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[64\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[64\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[64\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[65\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[65\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[65\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[65\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[65\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[65\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[65\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[65\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[65\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[65\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[65\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[65\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[65\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[65\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[65\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[65\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[66\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[66\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[66\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[66\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[66\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[66\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[66\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[66\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[66\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[66\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[66\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[66\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[66\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[66\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[66\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[66\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[67\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[67\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[67\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[67\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[67\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[67\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[67\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[67\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[67\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[67\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[67\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[67\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[67\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[67\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[67\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[67\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[68\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[68\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[68\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[68\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[68\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[68\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[68\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[68\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[68\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[68\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[68\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[68\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[68\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[68\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[68\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[68\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[69\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[69\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[69\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[69\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[69\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[69\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[69\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[69\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[69\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[69\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[69\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[69\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[69\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[69\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[69\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[69\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[70\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[70\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[70\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[70\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[70\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[70\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[70\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[70\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[70\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[70\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[70\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[70\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[70\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[70\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[70\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[70\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[71\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[71\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[71\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[71\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[71\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[71\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[71\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[71\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[71\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[71\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[71\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[71\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[71\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[71\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[71\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[71\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[72\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[72\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[72\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[72\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[72\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[72\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[72\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[72\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[72\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[72\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[72\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[72\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[72\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[72\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[72\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[72\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[73\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[73\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[73\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[73\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[73\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[73\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[73\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[73\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[73\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[73\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[73\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[73\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[73\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[73\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[73\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[73\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[74\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[74\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[74\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[74\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[74\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[74\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[74\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[74\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[74\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[74\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[74\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[74\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[74\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[74\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[74\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[74\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[75\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[75\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[75\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[75\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[75\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[75\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[75\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[75\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[75\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[75\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[75\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[75\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[75\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[75\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[75\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[75\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[76\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[76\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[76\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[76\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[76\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[76\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[76\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[76\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[76\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[76\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[76\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[76\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[76\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[76\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[76\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[76\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[77\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[77\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[77\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[77\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[77\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[77\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[77\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[77\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[77\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[77\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[77\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[77\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[77\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[77\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[77\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[77\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[78\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[78\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[78\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[78\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[78\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[78\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[78\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[78\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[78\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[78\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[78\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[78\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[78\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[78\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[78\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[78\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[79\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[79\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[79\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[79\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[79\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[79\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[79\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[79\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[79\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[79\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[79\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[79\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[79\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[79\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[79\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[79\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[80\]\[0\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[80\]\[0\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[80\]\[1\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[80\]\[1\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[80\]\[2\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[80\]\[2\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[80\]\[3\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[80\]\[3\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[80\]\[4\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[80\]\[4\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[80\]\[5\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[80\]\[5\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[80\]\[6\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[80\]\[6\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentLine_next\[80\]\[7\] char_unit_arc.vhd(27) " "Info (10041): Inferred latch for \"currentLine_next\[80\]\[7\]\" at char_unit_arc.vhd(27)" {  } { { "../src/parser/char_unit_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/char_unit_arc.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2bcd_ent parser_top:parser_top_inst\|b2bcd_ent:b2bcd_ent_inst " "Info: Elaborating entity \"b2bcd_ent\" for hierarchy \"parser_top:parser_top_inst\|b2bcd_ent:b2bcd_ent_inst\"" {  } { { "../src/parser/parser_top_struct.vhd" "b2bcd_ent_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/parser_top_struct.vhd" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_next b2bcd_arc.vhd(70) " "Warning (10036): Verilog HDL or VHDL warning at b2bcd_arc.vhd(70): object \"enable_next\" assigned a value but never read" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start b2bcd_arc.vhd(71) " "Warning (10036): Verilog HDL or VHDL warning at b2bcd_arc.vhd(71): object \"start\" assigned a value but never read" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_next b2bcd_arc.vhd(72) " "Warning (10540): VHDL Signal Declaration warning at b2bcd_arc.vhd(72): used explicit default value for signal \"start_next\" because signal was never assigned a value" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scratch b2bcd_arc.vhd(128) " "Warning (10492): VHDL Process Statement warning at b2bcd_arc.vhd(128): signal \"scratch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable b2bcd_arc.vhd(129) " "Warning (10492): VHDL Process Statement warning at b2bcd_arc.vhd(129): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b2bcd_data b2bcd_arc.vhd(155) " "Warning (10492): VHDL Process Statement warning at b2bcd_arc.vhd(155): signal \"b2bcd_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b2bcd_data_neg b2bcd_arc.vhd(288) " "Warning (10492): VHDL Process Statement warning at b2bcd_arc.vhd(288): signal \"b2bcd_data_neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "parse_data b2bcd_arc.vhd(120) " "Warning (10631): VHDL Process Statement warning at b2bcd_arc.vhd(120): inferring latch(es) for signal or variable \"parse_data\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "scratch_next b2bcd_arc.vhd(120) " "Warning (10631): VHDL Process Statement warning at b2bcd_arc.vhd(120): inferring latch(es) for signal or variable \"scratch_next\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable b2bcd_arc.vhd(307) " "Warning (10631): VHDL Process Statement warning at b2bcd_arc.vhd(307): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 307 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[8\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[8\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[9\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[9\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[10\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[10\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[11\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[11\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[12\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[12\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[13\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[13\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[14\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[14\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[15\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[15\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[16\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[16\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[17\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[17\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[18\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[18\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[19\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[19\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[20\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[20\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[21\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[21\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[22\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[22\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[23\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[23\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[24\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[24\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[25\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[25\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[26\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[26\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[27\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[27\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[28\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[28\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[29\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[29\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[30\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[30\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[31\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[31\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[32\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[32\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[33\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[33\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[34\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[34\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[35\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[35\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[36\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[36\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[37\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[37\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[38\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[38\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[39\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[39\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[40\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[40\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[41\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[41\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[42\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[42\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[43\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[43\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[44\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[44\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[45\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[45\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[46\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[46\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[47\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[47\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[48\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[48\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[49\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[49\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[50\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[50\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[51\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[51\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[52\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[52\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[53\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[53\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[54\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[54\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[55\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[55\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[56\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[56\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[57\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[57\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[58\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[58\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[59\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[59\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[60\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[60\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[61\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[61\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[62\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[62\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[63\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[63\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[64\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[64\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[65\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[65\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[66\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[66\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[67\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[67\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[68\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[68\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[69\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[69\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[70\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[70\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scratch_next\[71\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"scratch_next\[71\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[0\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[0\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[0\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[0\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[0\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[0\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[0\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[0\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[0\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[0\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[0\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[0\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[0\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[0\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[0\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[0\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[1\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[1\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[1\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[1\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[1\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[1\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[1\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[1\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[1\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[1\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[1\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[1\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[1\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[1\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[1\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[1\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[2\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[2\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[2\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[2\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[2\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[2\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[2\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[2\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[2\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[2\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[2\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[2\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[2\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[2\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[2\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[2\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[3\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[3\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[3\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[3\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[3\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[3\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[3\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[3\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[3\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[3\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[3\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[3\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[3\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[3\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[3\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[3\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[4\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[4\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[4\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[4\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[4\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[4\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[4\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[4\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[4\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[4\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[4\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[4\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[4\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[4\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[4\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[4\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[5\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[5\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[5\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[5\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[5\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[5\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[5\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[5\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[5\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[5\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[5\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[5\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[5\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[5\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[5\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[5\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[6\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[6\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[6\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[6\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[6\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[6\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[6\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[6\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[6\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[6\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[6\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[6\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[6\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[6\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[6\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[6\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[7\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[7\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[7\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[7\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[7\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[7\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[7\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[7\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[7\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[7\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[7\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[7\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[7\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[7\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[7\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[7\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[8\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[8\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[8\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[8\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[8\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[8\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[8\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[8\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[8\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[8\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[8\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[8\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[8\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[8\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[8\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[8\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[9\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[9\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[9\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[9\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[9\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[9\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[9\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[9\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[9\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[9\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[9\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[9\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[9\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[9\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[9\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[9\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[10\]\[0\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[10\]\[0\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[10\]\[1\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[10\]\[1\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[10\]\[2\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[10\]\[2\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[10\]\[3\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[10\]\[3\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[10\]\[4\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[10\]\[4\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[10\]\[5\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[10\]\[5\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[10\]\[6\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[10\]\[6\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "parse_data\[10\]\[7\] b2bcd_arc.vhd(120) " "Info (10041): Inferred latch for \"parse_data\[10\]\[7\]\" at b2bcd_arc.vhd(120)" {  } { { "../src/parser/b2bcd_arc.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/parser/b2bcd_arc.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:sys_res_n_debounce_inst " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:sys_res_n_debounce_inst\"" {  } { { "../src/calc_top_struct.vhd" "sys_res_n_debounce_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync debounce:sys_res_n_debounce_inst\|sync:sync_inst " "Info: Elaborating entity \"sync\" for hierarchy \"debounce:sys_res_n_debounce_inst\|sync:sync_inst\"" {  } { { "../src/debounce/debounce_struct.vhd" "sync_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_struct.vhd" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_fsm debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst " "Info: Elaborating entity \"debounce_fsm\" for hierarchy \"debounce:sys_res_n_debounce_inst\|debounce_fsm:fsm_inst\"" {  } { { "../src/debounce/debounce_struct.vhd" "fsm_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_struct.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter debounce:sys_res_n_debounce_inst\|counter:counter_inst " "Info: Elaborating entity \"counter\" for hierarchy \"debounce:sys_res_n_debounce_inst\|counter:counter_inst\"" {  } { { "../src/debounce/debounce_struct.vhd" "counter_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/debounce/debounce_struct.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_vga_clk " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll_vga_clk\"" {  } { { "../src/calc_top_struct.vhd" "pll_vga_clk" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_vga_clk\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll_vga_clk\|altpll:altpll_component\"" {  } { { "../src/ip/pll/pll.vhd" "altpll_component" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/pll/pll.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_vga_clk\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll_vga_clk\|altpll:altpll_component\"" {  } { { "../src/ip/pll/pll.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/pll/pll.vhd" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_vga_clk\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll_vga_clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3333 " "Info: Parameter \"clk0_divide_by\" = \"3333\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2500 " "Info: Parameter \"clk0_multiply_by\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 30003 " "Info: Parameter \"inclk0_input_frequency\" = \"30003\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Info: Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/ip/pll/pll.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/pll/pll.vhd" 131 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_controller ps2_keyboard_controller:ps2_keyboard_controller_inst " "Info: Elaborating entity \"ps2_keyboard_controller\" for hierarchy \"ps2_keyboard_controller:ps2_keyboard_controller_inst\"" {  } { { "../src/calc_top_struct.vhd" "ps2_keyboard_controller_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_transceiver ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst " "Info: Elaborating entity \"ps2_transceiver\" for hierarchy \"ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\"" {  } { { "../src/ip/ps2/src/ps2_keyboard_controller_beh.vhd" "ps2_transceiver_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_keyboard_controller_beh.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textmode_vga textmode_vga:textmode_vga_inst " "Info: Elaborating entity \"textmode_vga\" for hierarchy \"textmode_vga:textmode_vga_inst\"" {  } { { "../src/calc_top_struct.vhd" "textmode_vga_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textmode_vga_h_sm textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst " "Info: Elaborating entity \"textmode_vga_h_sm\" for hierarchy \"textmode_vga:textmode_vga_inst\|textmode_vga_h_sm:textmode_vga_h_sm_inst\"" {  } { { "../src/ip/textmode_vga/src/textmode_vga_struct.vhd" "textmode_vga_h_sm_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textmode_vga_v_sm textmode_vga:textmode_vga_inst\|textmode_vga_v_sm:textmode_vga_v_sm_inst " "Info: Elaborating entity \"textmode_vga_v_sm\" for hierarchy \"textmode_vga:textmode_vga_inst\|textmode_vga_v_sm:textmode_vga_v_sm_inst\"" {  } { { "../src/ip/textmode_vga/src/textmode_vga_struct.vhd" "textmode_vga_v_sm_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_memory textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst " "Info: Elaborating entity \"video_memory\" for hierarchy \"textmode_vga:textmode_vga_inst\|video_memory:video_memory_inst\"" {  } { { "../src/ip/textmode_vga/src/textmode_vga_struct.vhd" "video_memory_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom textmode_vga:textmode_vga_inst\|font_rom:font_rom_inst " "Info: Elaborating entity \"font_rom\" for hierarchy \"textmode_vga:textmode_vga_inst\|font_rom:font_rom_inst\"" {  } { { "../src/ip/textmode_vga/src/textmode_vga_struct.vhd" "font_rom_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console_sm textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst " "Info: Elaborating entity \"console_sm\" for hierarchy \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\"" {  } { { "../src/ip/textmode_vga/src/textmode_vga_struct.vhd" "console_sm_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console_sm_sync textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst " "Info: Elaborating entity \"console_sm_sync\" for hierarchy \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\"" {  } { { "../src/ip/textmode_vga/src/textmode_vga_struct.vhd" "console_sm_sync_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interval textmode_vga:textmode_vga_inst\|interval:blink_interval_inst " "Info: Elaborating entity \"interval\" for hierarchy \"textmode_vga:textmode_vga_inst\|interval:blink_interval_inst\"" {  } { { "../src/ip/textmode_vga/src/textmode_vga_struct.vhd" "blink_interval_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/textmode_vga_struct.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ent input_ent:input_inst " "Info: Elaborating entity \"input_ent\" for hierarchy \"input_ent:input_inst\"" {  } { { "../src/calc_top_struct.vhd" "input_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn_a_sync input.vhd(124) " "Warning (10492): VHDL Process Statement warning at input.vhd(124): signal \"btn_a_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn_a_sync input.vhd(126) " "Warning (10492): VHDL Process Statement warning at input.vhd(126): signal \"btn_a_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "btn_a_sync_last input.vhd(61) " "Warning (10631): VHDL Process Statement warning at input.vhd(61): inferring latch(es) for signal or variable \"btn_a_sync_last\", which holds its previous value in one or more paths through the process" {  } { { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state:btn_a_sync_last input.vhd(61) " "Info (10041): Inferred latch for \"next_state:btn_a_sync_last\" at input.vhd(61)" {  } { { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ent output_ent:output_inst " "Info: Elaborating entity \"output_ent\" for hierarchy \"output_ent:output_inst\"" {  } { { "../src/calc_top_struct.vhd" "output_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringbuffer_ent ringbuffer_ent:ringbuffer_inst " "Info: Elaborating entity \"ringbuffer_ent\" for hierarchy \"ringbuffer_ent:ringbuffer_inst\"" {  } { { "../src/calc_top_struct.vhd" "ringbuffer_inst" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top_struct.vhd" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_buffer_next ringbuffer.vhd(64) " "Warning (10631): VHDL Process Statement warning at ringbuffer.vhd(64): inferring latch(es) for signal or variable \"result_buffer_next\", which holds its previous value in one or more paths through the process" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(139) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(139): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(140) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(140): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(141) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(141): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(142) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(142): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(143) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(143): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(144) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(144): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(145) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(145): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(146) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(146): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(147) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(147): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_buffer ringbuffer.vhd(148) " "Warning (10492): VHDL Process Statement warning at ringbuffer.vhd(148): signal \"result_buffer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[0\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[0\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[0\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[0\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[0\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[0\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[0\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[0\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[0\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[0\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[0\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[0\]\[5\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[0\]\[6\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[0\]\[6\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[0\]\[7\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[0\]\[7\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[1\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[1\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[1\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[1\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[1\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[1\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[1\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[1\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[1\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[1\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[1\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[1\]\[5\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[1\]\[6\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[1\]\[6\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[1\]\[7\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[1\]\[7\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[2\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[2\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[2\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[2\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[2\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[2\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[2\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[2\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[2\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[2\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[2\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[2\]\[5\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[2\]\[6\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[2\]\[6\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[2\]\[7\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[2\]\[7\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[3\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[3\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[3\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[3\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[3\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[3\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[3\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[3\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[3\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[3\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[3\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[3\]\[5\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[3\]\[6\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[3\]\[6\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[3\]\[7\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[3\]\[7\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[4\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[4\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[4\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[4\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[4\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[4\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[4\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[4\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[4\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[4\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[4\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[4\]\[5\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[4\]\[6\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[4\]\[6\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[4\]\[7\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[4\]\[7\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[5\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[5\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[5\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[5\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[5\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[5\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[5\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[5\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[5\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[5\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[5\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[5\]\[5\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[5\]\[6\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[5\]\[6\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[5\]\[7\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[5\]\[7\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[6\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[6\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[6\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[6\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[6\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[6\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[6\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[6\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[6\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[6\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[6\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[6\]\[5\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[6\]\[6\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[6\]\[6\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[6\]\[7\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[6\]\[7\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[7\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[7\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[7\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[7\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[7\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[7\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[7\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[7\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[7\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[7\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[7\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[7\]\[5\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[7\]\[6\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[7\]\[6\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[7\]\[7\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[7\]\[7\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[8\]\[0\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[8\]\[0\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[8\]\[1\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[8\]\[1\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[8\]\[2\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[8\]\[2\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[8\]\[3\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[8\]\[3\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[8\]\[4\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[8\]\[4\]\" at ringbuffer.vhd(64)" {  } { { "../src/ringbuffer/ringbuffer.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ringbuffer/ringbuffer.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_buffer_next\[8\]\[5\] ringbuffer.vhd(64) " "Info (10041): Inferred latch for \"result_buffer_next\[8\]\[5\]\" at ringbuff