static void T_1 F_1 ( void )\r\n{\r\nint V_1 ;\r\nfor ( V_1 = 0 ; V_1 < F_2 ( V_2 ) ; V_1 ++ ) {\r\nstruct V_3 * V_4 = & V_2 [ V_1 ] ;\r\nF_3 ( V_4 -> V_5 , V_4 -> V_4 , V_4 -> V_6 ) ;\r\n}\r\nF_4 ( V_7 , V_8 , V_9 ) ;\r\nF_4 ( V_10 , V_11 , V_9 ) ;\r\nF_4 ( V_12 , V_13 , V_14 ) ;\r\nF_4 ( V_12 , V_15 , V_16 ) ;\r\nF_5 ( & V_17 -> V_18 . V_19 , 0x00000180 ) ;\r\n}\r\nstatic void T_1 F_6 ( void )\r\n{\r\nstruct V_20 * V_21 ;\r\nF_7 () ;\r\nF_1 () ;\r\nV_21 = F_8 ( NULL , NULL , L_1 ) ;\r\nif ( ! V_21 ) {\r\nF_9 ( V_22 L_2 ) ;\r\nreturn;\r\n}\r\nV_23 = F_10 ( V_21 , 0 ) ;\r\nV_24 = F_10 ( V_21 , 1 ) ;\r\nF_11 ( V_21 ) ;\r\nif ( ! V_23 || ! V_24 ) {\r\nF_9 ( V_22 L_3 ) ;\r\nreturn;\r\n}\r\nF_5 ( & V_23 [ 1 ] , V_25 ) ;\r\n#ifdef F_12\r\nF_13 ( & V_23 [ 1 ] , V_26 ) ;\r\n#else\r\nF_5 ( & V_23 [ 1 ] , V_26 ) ;\r\n#endif\r\nF_5 ( V_24 , V_27 ) ;\r\nF_13 ( V_24 , V_28 ) ;\r\nF_14 ( 1000 ) ;\r\nF_5 ( V_24 , V_28 ) ;\r\n#ifdef F_12\r\nF_5 ( V_24 , V_29 ) ;\r\nF_13 ( V_24 , V_30 ) ;\r\nF_14 ( 1000 ) ;\r\nF_5 ( V_24 , V_30 ) ;\r\n#else\r\nF_13 ( V_24 , V_29 ) ;\r\n#endif\r\n#ifdef F_15\r\nF_5 ( & V_23 [ 4 ] , V_31 ) ;\r\nF_14 ( 1000 ) ;\r\nF_13 ( & V_23 [ 4 ] , V_31 ) ;\r\nF_13 ( & V_23 [ 1 ] , V_32 ) ;\r\nV_21 = F_16 ( L_4 ) ;\r\n#else\r\nV_21 = F_16 ( L_5 ) ;\r\n#endif\r\nif ( V_21 ) {\r\nF_17 ( V_21 ) ;\r\nF_11 ( V_21 ) ;\r\n}\r\n}\r\nstatic int T_1 F_18 ( void )\r\n{\r\nreturn F_19 ( L_6 ) ;\r\n}\r\nstatic int T_1 F_20 ( void )\r\n{\r\nF_21 ( NULL , V_33 , NULL ) ;\r\nreturn 0 ;\r\n}
