{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1393533998642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393533998642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 17:46:38 2014 " "Processing started: Thu Feb 27 17:46:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1393533998642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1393533998642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegistroSegmento -c RegistroSegmento " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegistroSegmento -c RegistroSegmento" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1393533998643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1393533999101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrosegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrosegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroSegmento-ArquiteturaRS " "Found design unit 1: RegistroSegmento-ArquiteturaRS" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393533999546 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroSegmento " "Found entity 1: RegistroSegmento" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393533999546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393533999546 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegistroSegmento " "Elaborating entity \"RegistroSegmento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1393533999578 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(34) " "VHDL Process Statement warning at RegistroSegmento.vhd(34): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1393533999580 "|RegistroSegmento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(40) " "VHDL Process Statement warning at RegistroSegmento.vhd(40): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1393533999580 "|RegistroSegmento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1393533999580 "|RegistroSegmento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1393533999580 "|RegistroSegmento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1393533999582 "|RegistroSegmento"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1393533999582 "|RegistroSegmento"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[0\]~0 " "Converted tri-state buffer \"IP\[0\]~0\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[1\]~1 " "Converted tri-state buffer \"IP\[1\]~1\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[2\]~2 " "Converted tri-state buffer \"IP\[2\]~2\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[3\]~3 " "Converted tri-state buffer \"IP\[3\]~3\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[4\]~4 " "Converted tri-state buffer \"IP\[4\]~4\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[5\]~5 " "Converted tri-state buffer \"IP\[5\]~5\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[6\]~6 " "Converted tri-state buffer \"IP\[6\]~6\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[7\]~7 " "Converted tri-state buffer \"IP\[7\]~7\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[8\]~8 " "Converted tri-state buffer \"IP\[8\]~8\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[9\]~9 " "Converted tri-state buffer \"IP\[9\]~9\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[10\]~10 " "Converted tri-state buffer \"IP\[10\]~10\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[11\]~11 " "Converted tri-state buffer \"IP\[11\]~11\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[12\]~12 " "Converted tri-state buffer \"IP\[12\]~12\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[13\]~13 " "Converted tri-state buffer \"IP\[13\]~13\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[14\]~14 " "Converted tri-state buffer \"IP\[14\]~14\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IP\[15\]~15 " "Converted tri-state buffer \"IP\[15\]~15\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[0\]~0 " "Converted tri-state buffer \"DS\[0\]~0\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[1\]~1 " "Converted tri-state buffer \"DS\[1\]~1\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[2\]~2 " "Converted tri-state buffer \"DS\[2\]~2\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[3\]~3 " "Converted tri-state buffer \"DS\[3\]~3\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[4\]~4 " "Converted tri-state buffer \"DS\[4\]~4\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[5\]~5 " "Converted tri-state buffer \"DS\[5\]~5\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[6\]~6 " "Converted tri-state buffer \"DS\[6\]~6\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[7\]~7 " "Converted tri-state buffer \"DS\[7\]~7\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[8\]~8 " "Converted tri-state buffer \"DS\[8\]~8\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[9\]~9 " "Converted tri-state buffer \"DS\[9\]~9\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[10\]~10 " "Converted tri-state buffer \"DS\[10\]~10\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[11\]~11 " "Converted tri-state buffer \"DS\[11\]~11\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[12\]~12 " "Converted tri-state buffer \"DS\[12\]~12\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[13\]~13 " "Converted tri-state buffer \"DS\[13\]~13\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[14\]~14 " "Converted tri-state buffer \"DS\[14\]~14\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DS\[15\]~15 " "Converted tri-state buffer \"DS\[15\]~15\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[0\]~0 " "Converted tri-state buffer \"SS\[0\]~0\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[1\]~1 " "Converted tri-state buffer \"SS\[1\]~1\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[2\]~2 " "Converted tri-state buffer \"SS\[2\]~2\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[3\]~3 " "Converted tri-state buffer \"SS\[3\]~3\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[4\]~4 " "Converted tri-state buffer \"SS\[4\]~4\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[5\]~5 " "Converted tri-state buffer \"SS\[5\]~5\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[6\]~6 " "Converted tri-state buffer \"SS\[6\]~6\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[7\]~7 " "Converted tri-state buffer \"SS\[7\]~7\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[8\]~8 " "Converted tri-state buffer \"SS\[8\]~8\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[9\]~9 " "Converted tri-state buffer \"SS\[9\]~9\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[10\]~10 " "Converted tri-state buffer \"SS\[10\]~10\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[11\]~11 " "Converted tri-state buffer \"SS\[11\]~11\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[12\]~12 " "Converted tri-state buffer \"SS\[12\]~12\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[13\]~13 " "Converted tri-state buffer \"SS\[13\]~13\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[14\]~14 " "Converted tri-state buffer \"SS\[14\]~14\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SS\[15\]~15 " "Converted tri-state buffer \"SS\[15\]~15\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[0\]~0 " "Converted tri-state buffer \"CS\[0\]~0\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[1\]~1 " "Converted tri-state buffer \"CS\[1\]~1\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[2\]~2 " "Converted tri-state buffer \"CS\[2\]~2\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[3\]~3 " "Converted tri-state buffer \"CS\[3\]~3\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[4\]~4 " "Converted tri-state buffer \"CS\[4\]~4\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[5\]~5 " "Converted tri-state buffer \"CS\[5\]~5\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[6\]~6 " "Converted tri-state buffer \"CS\[6\]~6\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[7\]~7 " "Converted tri-state buffer \"CS\[7\]~7\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[8\]~8 " "Converted tri-state buffer \"CS\[8\]~8\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[9\]~9 " "Converted tri-state buffer \"CS\[9\]~9\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[10\]~10 " "Converted tri-state buffer \"CS\[10\]~10\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[11\]~11 " "Converted tri-state buffer \"CS\[11\]~11\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[12\]~12 " "Converted tri-state buffer \"CS\[12\]~12\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[13\]~13 " "Converted tri-state buffer \"CS\[13\]~13\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[14\]~14 " "Converted tri-state buffer \"CS\[14\]~14\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CS\[15\]~15 " "Converted tri-state buffer \"CS\[15\]~15\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[0\]~0 " "Converted tri-state buffer \"ES\[0\]~0\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[1\]~1 " "Converted tri-state buffer \"ES\[1\]~1\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[2\]~2 " "Converted tri-state buffer \"ES\[2\]~2\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[3\]~3 " "Converted tri-state buffer \"ES\[3\]~3\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[4\]~4 " "Converted tri-state buffer \"ES\[4\]~4\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[5\]~5 " "Converted tri-state buffer \"ES\[5\]~5\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[6\]~6 " "Converted tri-state buffer \"ES\[6\]~6\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[7\]~7 " "Converted tri-state buffer \"ES\[7\]~7\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[8\]~8 " "Converted tri-state buffer \"ES\[8\]~8\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[9\]~9 " "Converted tri-state buffer \"ES\[9\]~9\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[10\]~10 " "Converted tri-state buffer \"ES\[10\]~10\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[11\]~11 " "Converted tri-state buffer \"ES\[11\]~11\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[12\]~12 " "Converted tri-state buffer \"ES\[12\]~12\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[13\]~13 " "Converted tri-state buffer \"ES\[13\]~13\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[14\]~14 " "Converted tri-state buffer \"ES\[14\]~14\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ES\[15\]~15 " "Converted tri-state buffer \"ES\[15\]~15\" feeding internal logic into a wire" {  } { { "RegistroSegmento.vhd" "" { Text "C:/Users/Marcos Aurelio/Dropbox/TFG/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1393533999838 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1393533999838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1393534000396 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1393534000573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1393534000749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1393534000749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1393534000835 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1393534000835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1393534000835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1393534000835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1393534000872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 17:46:40 2014 " "Processing ended: Thu Feb 27 17:46:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1393534000872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1393534000872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1393534000872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1393534000872 ""}
