###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID srge04.ecn.purdue.edu)
#  Generated on:      Thu Apr 26 12:43:47 2012
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/U_3/U_1/\state_reg[1] /CLK 
Endpoint:   I0/U_3/U_1/\state_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_1/eopFound_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.854
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.927
  Arrival Time                  1.355
  Slack Time                    0.428
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |          |       |       |  Time   |   Time   | 
     |--------------------------+----------------+----------+-------+-------+---------+----------| 
     |                          | clk ^          |          | 0.161 |       |   0.100 |   -0.328 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.138 |   0.238 |   -0.190 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8    | 0.397 | 0.319 |   0.557 |    0.129 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8    | 0.270 | 0.270 |   0.827 |    0.399 | 
     | I0/U_3/U_1/eopFound_reg  | CLK ^ -> Q ^   | DFFPOSX1 | 0.257 | 0.404 |   1.231 |    0.803 | 
     | I0/U_3/U_1/U10           | A ^ -> Y v     | OAI21X1  | 0.106 | 0.123 |   1.354 |    0.926 | 
     | I0/U_3/U_1/\state_reg[1] | D v            | DFFSR    | 0.106 | 0.000 |   1.355 |    0.927 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |    0.528 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.666 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.985 | 
     | nclk__L2_I0              | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    1.255 | 
     | I0/U_3/U_1/\state_reg[1] | CLK ^          | DFFSR  | 0.279 | 0.027 |   0.854 |    1.282 | 
     +-----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/U_1/data_ready_0_reg/CLK 
Endpoint:   I0/U_1/data_ready_0_reg/D         (v) checked with  leading edge of 
'clk'
Beginpoint: I0/U_1/part4/cur_data_ready_reg/Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.847
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.923
  Arrival Time                  1.374
  Slack Time                    0.451
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                 |                |        |       |       |  Time   |   Time   | 
     |---------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                 | clk ^          |        | 0.161 |       |   0.100 |   -0.351 | 
     | U6                              | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.213 | 
     | nclk__L1_I0                     | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.106 | 
     | nclk__L2_I3                     | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    0.376 | 
     | I0/U_1/part4/cur_data_ready_reg | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.546 |   1.374 |    0.923 | 
     | I0/U_1/data_ready_0_reg         | D v            | DFFSR  | 0.090 | 0.000 |   1.374 |    0.923 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.551 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.690 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.009 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.279 | 
     | I0/U_1/data_ready_0_reg | CLK ^          | DFFSR  | 0.272 | 0.019 |   0.847 |    1.298 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/U_0/dr2_reg/CLK 
Endpoint:   I0/U_0/dr2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_0/dr1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.845
+ Hold                          0.060
+ Phase Shift                   0.000
= Required Time                 0.905
  Arrival Time                  1.421
  Slack Time                    0.516
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                |                |        |       |       |  Time   |   Time   | 
     |----------------+----------------+--------+-------+-------+---------+----------| 
     |                | clk ^          |        | 0.161 |       |   0.100 |   -0.416 | 
     | U6             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.278 | 
     | nclk__L1_I0    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.041 | 
     | nclk__L2_I4    | A v -> Y ^     | INVX8  | 0.273 | 0.265 |   0.822 |    0.306 | 
     | I0/U_0/dr1_reg | CLK ^ -> Q v   | DFFSR  | 0.165 | 0.598 |   1.420 |    0.904 | 
     | I0/U_0/dr2_reg | D v            | DFFSR  | 0.165 | 0.001 |   1.421 |    0.905 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                |                |        |       |       |  Time   |   Time   | 
     |----------------+----------------+--------+-------+-------+---------+----------| 
     |                | clk ^          |        | 0.161 |       |   0.100 |    0.616 | 
     | U6             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.754 | 
     | nclk__L1_I0    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.073 | 
     | nclk__L2_I4    | A v -> Y ^     | INVX8  | 0.273 | 0.265 |   0.822 |    1.338 | 
     | I0/U_0/dr2_reg | CLK ^          | DFFSR  | 0.288 | 0.023 |   0.845 |    1.361 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/U_3/U_0/usbInt2_reg/CLK 
Endpoint:   I0/U_3/U_0/usbInt2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_0/usbInt1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
+ Hold                          0.062
+ Phase Shift                   0.000
= Required Time                 0.929
  Arrival Time                  1.448
  Slack Time                    0.519
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |   -0.419 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.281 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.038 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    0.322 | 
     | I0/U_3/U_0/usbInt1_reg | CLK ^ -> Q v   | DFFSR  | 0.152 | 0.606 |   1.448 |    0.929 | 
     | I0/U_3/U_0/usbInt2_reg | D v            | DFFSR  | 0.152 | 0.001 |   1.448 |    0.929 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |    0.619 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.758 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.077 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.842 |    1.361 | 
     | I0/U_3/U_0/usbInt2_reg | CLK ^          | DFFSR  | 0.295 | 0.025 |   0.867 |    1.386 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/U_6/sd_clock2_reg/CLK 
Endpoint:   I0/U_6/sd_clock2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/sd_clock1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
+ Hold                          0.061
+ Phase Shift                   0.000
= Required Time                 0.928
  Arrival Time                  1.452
  Slack Time                    0.524
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -0.424 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.286 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.033 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    0.313 | 
     | I0/U_6/sd_clock1_reg | CLK ^ -> Q v   | DFFSR  | 0.156 | 0.614 |   1.451 |    0.928 | 
     | I0/U_6/sd_clock2_reg | D v            | DFFSR  | 0.156 | 0.001 |   1.452 |    0.928 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.624 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.762 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.081 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.361 | 
     | I0/U_6/sd_clock2_reg | CLK ^          | DFFSR  | 0.297 | 0.030 |   0.867 |    1.391 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/U_1/part2/d2_reg/CLK 
Endpoint:   I0/U_1/part2/d2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_1/part2/d1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
+ Hold                          0.061
+ Phase Shift                   0.000
= Required Time                 0.914
  Arrival Time                  1.440
  Slack Time                    0.525
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | clk ^          |        | 0.161 |       |   0.100 |   -0.425 | 
     | U6                  | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.287 | 
     | nclk__L1_I0         | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.032 | 
     | nclk__L2_I0         | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    0.302 | 
     | I0/U_1/part2/d1_reg | CLK ^ -> Q v   | DFFSR  | 0.162 | 0.612 |   1.439 |    0.914 | 
     | I0/U_1/part2/d2_reg | D v            | DFFSR  | 0.162 | 0.001 |   1.440 |    0.914 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                     |                |        |       |       |  Time   |   Time   | 
     |---------------------+----------------+--------+-------+-------+---------+----------| 
     |                     | clk ^          |        | 0.161 |       |   0.100 |    0.625 | 
     | U6                  | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.764 | 
     | nclk__L1_I0         | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.083 | 
     | nclk__L2_I0         | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    1.352 | 
     | I0/U_1/part2/d2_reg | CLK ^          | DFFSR  | 0.279 | 0.026 |   0.853 |    1.379 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/U_3/U_1/eopIn2_reg/CLK 
Endpoint:   I0/U_3/U_1/eopIn2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_1/eopIn1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
+ Hold                          0.060
+ Phase Shift                   0.000
= Required Time                 0.913
  Arrival Time                  1.441
  Slack Time                    0.528
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |   -0.428 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.290 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.029 | 
     | nclk__L2_I0           | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    0.299 | 
     | I0/U_3/U_1/eopIn1_reg | CLK ^ -> Q v   | DFFSR  | 0.167 | 0.613 |   1.440 |    0.912 | 
     | I0/U_3/U_1/eopIn2_reg | D v            | DFFSR  | 0.167 | 0.001 |   1.441 |    0.913 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                       |                |        |       |       |  Time   |   Time   | 
     |-----------------------+----------------+--------+-------+-------+---------+----------| 
     |                       | clk ^          |        | 0.161 |       |   0.100 |    0.628 | 
     | U6                    | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.766 | 
     | nclk__L1_I0           | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.085 | 
     | nclk__L2_I0           | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    1.355 | 
     | I0/U_3/U_1/eopIn2_reg | CLK ^          | DFFSR  | 0.279 | 0.026 |   0.853 |    1.381 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/U_0/eop2_reg/CLK 
Endpoint:   I0/U_0/eop2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_0/eop1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
+ Hold                          0.059
+ Phase Shift                   0.000
= Required Time                 0.912
  Arrival Time                  1.447
  Slack Time                    0.535
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | clk ^          |        | 0.161 |       |   0.100 |   -0.435 | 
     | U6              | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.297 | 
     | nclk__L1_I0     | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.022 | 
     | nclk__L2_I0     | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    0.292 | 
     | I0/U_0/eop1_reg | CLK ^ -> Q v   | DFFSR  | 0.174 | 0.619 |   1.446 |    0.911 | 
     | I0/U_0/eop2_reg | D v            | DFFSR  | 0.174 | 0.000 |   1.447 |    0.912 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | clk ^          |        | 0.161 |       |   0.100 |    0.635 | 
     | U6              | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.774 | 
     | nclk__L1_I0     | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.093 | 
     | nclk__L2_I0     | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    1.362 | 
     | I0/U_0/eop2_reg | CLK ^          | DFFSR  | 0.279 | 0.026 |   0.853 |    1.388 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/U_4/load2_reg/CLK 
Endpoint:   I0/U_4/load2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/load1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
+ Hold                          0.061
+ Phase Shift                   0.000
= Required Time                 0.920
  Arrival Time                  1.459
  Slack Time                    0.539
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.161 |       |   0.100 |   -0.439 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.301 | 
     | nclk__L1_I0      | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.018 | 
     | nclk__L2_I4      | A v -> Y ^     | INVX8  | 0.273 | 0.265 |   0.822 |    0.283 | 
     | I0/U_4/load1_reg | CLK ^ -> Q v   | DFFSR  | 0.163 | 0.637 |   1.459 |    0.919 | 
     | I0/U_4/load2_reg | D v            | DFFSR  | 0.163 | 0.001 |   1.459 |    0.920 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.161 |       |   0.100 |    0.639 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.777 | 
     | nclk__L1_I0      | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.096 | 
     | nclk__L2_I7      | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.364 | 
     | I0/U_4/load2_reg | CLK ^          | DFFSR  | 0.280 | 0.034 |   0.859 |    1.398 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/U_3/U_4/usbInt2_reg/CLK 
Endpoint:   I0/U_3/U_4/usbInt2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_4/usbInt1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.868
+ Hold                          0.057
+ Phase Shift                   0.000
= Required Time                 0.925
  Arrival Time                  1.468
  Slack Time                    0.544
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |   -0.444 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.305 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.014 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    0.298 | 
     | I0/U_3/U_4/usbInt1_reg | CLK ^ -> Q v   | DFFSR  | 0.178 | 0.626 |   1.468 |    0.924 | 
     | I0/U_3/U_4/usbInt2_reg | D v            | DFFSR  | 0.178 | 0.001 |   1.468 |    0.925 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |    0.644 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.782 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.101 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.842 |    1.385 | 
     | I0/U_3/U_4/usbInt2_reg | CLK ^          | DFFSR  | 0.295 | 0.026 |   0.868 |    1.411 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/U_3/U_4/usbInt1_reg/CLK 
Endpoint:   I0/U_3/U_4/usbInt1_reg/D    (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_1/part5/dclk_cur_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
+ Hold                          0.052
+ Phase Shift                   0.000
= Required Time                 0.919
  Arrival Time                  1.463
  Slack Time                    0.544
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -0.444 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.306 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.013 | 
     | nclk__L2_I5               | A v -> Y ^     | INVX8  | 0.269 | 0.281 |   0.839 |    0.295 | 
     | I0/U_1/part5/dclk_cur_reg | CLK ^ -> Q v   | DFFSR  | 0.201 | 0.624 |   1.462 |    0.918 | 
     | I0/U_3/U_4/usbInt1_reg    | D v            | DFFSR  | 0.201 | 0.001 |   1.463 |    0.919 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |    0.644 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.782 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.101 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.842 |    1.386 | 
     | I0/U_3/U_4/usbInt1_reg | CLK ^          | DFFSR  | 0.295 | 0.026 |   0.867 |    1.411 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/U_3/U_0/usbInt1_reg/CLK 
Endpoint:   I0/U_3/U_0/usbInt1_reg/D    (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_1/part5/dclk_cur_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.867
+ Hold                          0.052
+ Phase Shift                   0.000
= Required Time                 0.919
  Arrival Time                  1.463
  Slack Time                    0.544
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -0.444 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.306 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    0.013 | 
     | nclk__L2_I5               | A v -> Y ^     | INVX8  | 0.269 | 0.281 |   0.839 |    0.294 | 
     | I0/U_1/part5/dclk_cur_reg | CLK ^ -> Q v   | DFFSR  | 0.201 | 0.624 |   1.462 |    0.918 | 
     | I0/U_3/U_0/usbInt1_reg    | D v            | DFFSR  | 0.201 | 0.001 |   1.463 |    0.919 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |    0.644 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.782 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.101 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    1.386 | 
     | I0/U_3/U_0/usbInt1_reg | CLK ^          | DFFSR  | 0.295 | 0.026 |   0.867 |    1.411 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/U_3/U_0/eopInt2_reg/CLK 
Endpoint:   I0/U_3/U_0/eopInt2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_0/eopInt1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.852
+ Hold                          0.054
+ Phase Shift                   0.000
= Required Time                 0.906
  Arrival Time                  1.465
  Slack Time                    0.559
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |   -0.459 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.321 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.002 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    0.282 | 
     | I0/U_3/U_0/eopInt1_reg | CLK ^ -> Q v   | DFFSR  | 0.194 | 0.623 |   1.464 |    0.905 | 
     | I0/U_3/U_0/eopInt2_reg | D v            | DFFSR  | 0.194 | 0.001 |   1.465 |    0.906 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |    0.659 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.797 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.116 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    1.401 | 
     | I0/U_3/U_0/eopInt2_reg | CLK ^          | DFFSR  | 0.292 | 0.010 |   0.852 |    1.411 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/U_4/load_reg/CLK 
Endpoint:   I0/U_4/load_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/load2_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.935
  Arrival Time                  1.511
  Slack Time                    0.575
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                  |                |        |       |       |  Time   |   Time   | 
     |------------------+----------------+--------+-------+-------+---------+----------| 
     |                  | clk ^          |        | 0.161 |       |   0.100 |   -0.475 | 
     | U6               | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.337 | 
     | nclk__L1_I0      | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.018 | 
     | nclk__L2_I7      | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.250 | 
     | I0/U_4/load2_reg | CLK ^ -> Q ^   | DFFSR  | 0.107 | 0.529 |   1.355 |    0.779 | 
     | I0/U_4/U32       | A ^ -> Y v     | NOR2X1 | 0.092 | 0.156 |   1.510 |    0.935 | 
     | I0/U_4/load_reg  | D v            | DFFSR  | 0.092 | 0.000 |   1.511 |    0.935 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                 |                |        |       |       |  Time   |   Time   | 
     |-----------------+----------------+--------+-------+-------+---------+----------| 
     |                 | clk ^          |        | 0.161 |       |   0.100 |    0.675 | 
     | U6              | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.814 | 
     | nclk__L1_I0     | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.133 | 
     | nclk__L2_I7     | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.401 | 
     | I0/U_4/load_reg | CLK ^          | DFFSR  | 0.280 | 0.034 |   0.860 |    1.435 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/U_3/U_1/usbLock_reg/CLK 
Endpoint:   I0/U_3/U_1/usbLock_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_1/locku_reg/Q   (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
+ Hold                          0.047
+ Phase Shift                   0.000
= Required Time                 0.906
  Arrival Time                  1.487
  Slack Time                    0.581
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |   -0.481 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.343 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.024 | 
     | nclk__L2_I0            | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    0.246 | 
     | I0/U_3/U_1/locku_reg   | CLK ^ -> Q v   | DFFSR  | 0.225 | 0.660 |   1.487 |    0.906 | 
     | I0/U_3/U_1/usbLock_reg | D v            | DFFSR  | 0.225 | 0.000 |   1.487 |    0.906 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                        |                |        |       |       |  Time   |   Time   | 
     |------------------------+----------------+--------+-------+-------+---------+----------| 
     |                        | clk ^          |        | 0.161 |       |   0.100 |    0.681 | 
     | U6                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.820 | 
     | nclk__L1_I0            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.139 | 
     | nclk__L2_I6            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    1.423 | 
     | I0/U_3/U_1/usbLock_reg | CLK ^          | DFFSR  | 0.294 | 0.017 |   0.859 |    1.440 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/U_0/dr_reg/CLK 
Endpoint:   I0/U_0/dr_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_0/dr2_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.850
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.922
  Arrival Time                  1.523
  Slack Time                    0.600
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                |                |        |       |       |  Time   |   Time   | 
     |----------------+----------------+--------+-------+-------+---------+----------| 
     |                | clk ^          |        | 0.161 |       |   0.100 |   -0.500 | 
     | U6             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.362 | 
     | nclk__L1_I0    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.043 | 
     | nclk__L2_I4    | A v -> Y ^     | INVX8  | 0.273 | 0.265 |   0.822 |    0.222 | 
     | I0/U_0/dr2_reg | CLK ^ -> Q ^   | DFFSR  | 0.120 | 0.529 |   1.351 |    0.750 | 
     | I0/U_0/U89     | A ^ -> Y v     | NOR2X1 | 0.109 | 0.172 |   1.522 |    0.922 | 
     | I0/U_0/dr_reg  | D v            | DFFSR  | 0.109 | 0.000 |   1.523 |    0.922 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |               |                |        |       |       |  Time   |   Time   | 
     |---------------+----------------+--------+-------+-------+---------+----------| 
     |               | clk ^          |        | 0.161 |       |   0.100 |    0.700 | 
     | U6            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.839 | 
     | nclk__L1_I0   | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.158 | 
     | nclk__L2_I5   | A v -> Y ^     | INVX8  | 0.269 | 0.281 |   0.839 |    1.439 | 
     | I0/U_0/dr_reg | CLK ^          | DFFSR  | 0.273 | 0.011 |   0.850 |    1.450 | 
     +------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/U_3/U_1/computerLock_reg/CLK 
Endpoint:   I0/U_3/U_1/computerLock_reg/D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/U_3/U_1/lockc_reg/Q        (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.861
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.907
  Arrival Time                  1.525
  Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |   -0.518 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.380 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.061 | 
     | nclk__L2_I0                 | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    0.209 | 
     | I0/U_3/U_1/lockc_reg        | CLK ^ -> Q v   | DFFSR  | 0.273 | 0.697 |   1.524 |    0.906 | 
     | I0/U_3/U_1/computerLock_reg | D v            | DFFSR  | 0.273 | 0.001 |   1.525 |    0.907 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |    0.718 | 
     | U6                          | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.857 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.176 | 
     | nclk__L2_I6                 | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.842 |    1.460 | 
     | I0/U_3/U_1/computerLock_reg | CLK ^          | DFFSR  | 0.295 | 0.020 |   0.861 |    1.480 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/U_6/sdc_reg/CLK 
Endpoint:   I0/U_6/sdc_reg/D       (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_6/sd_clock2_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.932
  Arrival Time                  1.552
  Slack Time                    0.620
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |   -0.520 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.382 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.063 | 
     | nclk__L2_I2          | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    0.217 | 
     | I0/U_6/sd_clock2_reg | CLK ^ -> Q ^   | DFFSR  | 0.123 | 0.539 |   1.376 |    0.756 | 
     | I0/U_6/U243          | A ^ -> Y v     | NOR2X1 | 0.110 | 0.175 |   1.552 |    0.932 | 
     | I0/U_6/sdc_reg       | D v            | DFFSR  | 0.110 | 0.000 |   1.552 |    0.932 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                |                |        |       |       |  Time   |   Time   | 
     |----------------+----------------+--------+-------+-------+---------+----------| 
     |                | clk ^          |        | 0.161 |       |   0.100 |    0.720 | 
     | U6             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.858 | 
     | nclk__L1_I0    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.177 | 
     | nclk__L2_I7    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.445 | 
     | I0/U_6/sdc_reg | CLK ^          | DFFSR  | 0.280 | 0.035 |   0.860 |    1.480 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/U_0/sd_reg/CLK 
Endpoint:   I0/U_0/sd_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_0/sd_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.848
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.922
  Arrival Time                  1.566
  Slack Time                    0.644
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |               |                |        |       |       |  Time   |   Time   | 
     |---------------+----------------+--------+-------+-------+---------+----------| 
     |               | clk ^          |        | 0.161 |       |   0.100 |   -0.544 | 
     | U6            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.406 | 
     | nclk__L1_I0   | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.087 | 
     | nclk__L2_I5   | A v -> Y ^     | INVX8  | 0.269 | 0.281 |   0.839 |    0.195 | 
     | I0/U_0/sd_reg | CLK ^ -> Q ^   | DFFSR  | 0.175 | 0.549 |   1.388 |    0.744 | 
     | I0/U_0/U41    | A ^ -> Y v     | NOR2X1 | 0.099 | 0.178 |   1.566 |    0.922 | 
     | I0/U_0/sd_reg | D v            | DFFSR  | 0.099 | 0.000 |   1.566 |    0.922 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |               |                |        |       |       |  Time   |   Time   | 
     |---------------+----------------+--------+-------+-------+---------+----------| 
     |               | clk ^          |        | 0.161 |       |   0.100 |    0.744 | 
     | U6            | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.882 | 
     | nclk__L1_I0   | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.201 | 
     | nclk__L2_I5   | A v -> Y ^     | INVX8  | 0.269 | 0.281 |   0.839 |    1.483 | 
     | I0/U_0/sd_reg | CLK ^          | DFFSR  | 0.273 | 0.009 |   0.848 |    1.492 | 
     +------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/U_1/data_ready_1_reg/CLK 
Endpoint:   I0/U_1/data_ready_1_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_1/data_ready_0_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.847
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.892
  Arrival Time                  1.566
  Slack Time                    0.674
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |   -0.574 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.435 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.116 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    0.154 | 
     | I0/U_1/data_ready_0_reg | CLK ^ -> Q v   | DFFSR  | 0.336 | 0.737 |   1.565 |    0.891 | 
     | I0/U_1/data_ready_1_reg | D v            | DFFSR  | 0.336 | 0.002 |   1.566 |    0.892 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                         |                |        |       |       |  Time   |   Time   | 
     |-------------------------+----------------+--------+-------+-------+---------+----------| 
     |                         | clk ^          |        | 0.161 |       |   0.100 |    0.774 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.912 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.231 | 
     | nclk__L2_I3             | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.501 | 
     | I0/U_1/data_ready_1_reg | CLK ^          | DFFSR  | 0.272 | 0.019 |   0.847 |    1.520 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/U_0/eopf_reg/CLK 
Endpoint:   I0/U_0/eopf_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_0/eopf_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.854
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.753
  Arrival Time                  1.468
  Slack Time                    0.715
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                |          |       |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+-------+---------+----------| 
     |                 | clk ^          |          | 0.161 |       |   0.100 |   -0.615 | 
     | U6              | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.138 |   0.238 |   -0.477 | 
     | nclk__L1_I0     | A ^ -> Y v     | INVX8    | 0.397 | 0.319 |   0.557 |   -0.158 | 
     | nclk__L2_I0     | A v -> Y ^     | INVX8    | 0.270 | 0.270 |   0.827 |    0.112 | 
     | I0/U_0/eopf_reg | CLK ^ -> Q ^   | DFFPOSX1 | 0.097 | 0.264 |   1.091 |    0.376 | 
     | I0/U_0/U67      | A ^ -> Y v     | INVX1    | 0.245 | 0.224 |   1.314 |    0.599 | 
     | I0/U_0/U48      | B v -> Y ^     | MUX2X1   | 0.142 | 0.154 |   1.468 |    0.753 | 
     | I0/U_0/eopf_reg | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.468 |    0.753 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |    Instance     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |                |          |       |       |  Time   |   Time   | 
     |-----------------+----------------+----------+-------+-------+---------+----------| 
     |                 | clk ^          |          | 0.161 |       |   0.100 |    0.815 | 
     | U6              | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.138 |   0.238 |    0.953 | 
     | nclk__L1_I0     | A ^ -> Y v     | INVX8    | 0.397 | 0.319 |   0.557 |    1.272 | 
     | nclk__L2_I0     | A v -> Y ^     | INVX8    | 0.270 | 0.270 |   0.827 |    1.542 | 
     | I0/U_0/eopf_reg | CLK ^          | DFFPOSX1 | 0.279 | 0.027 |   0.854 |    1.569 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/U_0/\writeCount_reg[2] /CLK 
Endpoint:   I0/U_0/\writeCount_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_0/\writeCount_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.847
+ Hold                          0.068
+ Phase Shift                   0.000
= Required Time                 0.914
  Arrival Time                  1.644
  Slack Time                    0.730
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |   -0.630 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.492 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.173 | 
     | nclk__L2_I0               | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    0.097 | 
     | I0/U_0/\writeCount_reg[2] | CLK ^ -> Q ^   | DFFSR  | 0.207 | 0.582 |   1.409 |    0.679 | 
     | I0/U_0/U69                | S ^ -> Y v     | MUX2X1 | 0.130 | 0.235 |   1.644 |    0.914 | 
     | I0/U_0/\writeCount_reg[2] | D v            | DFFSR  | 0.130 | 0.000 |   1.644 |    0.914 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.830 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.968 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.287 | 
     | nclk__L2_I0               | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    1.557 | 
     | I0/U_0/\writeCount_reg[2] | CLK ^          | DFFSR  | 0.276 | 0.020 |   0.847 |    1.576 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/U_1/part3/data_out_reg/CLK 
Endpoint:   I0/U_1/part3/data_out_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_1/part3/data_out_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.844
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.922
  Arrival Time                  1.668
  Slack Time                    0.747
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.647 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.509 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.190 | 
     | nclk__L2_I1               | A v -> Y ^     | INVX8   | 0.259 | 0.263 |   0.820 |    0.073 | 
     | I0/U_1/part3/data_out_reg | CLK ^ -> Q v   | DFFSR   | 0.189 | 0.628 |   1.448 |    0.702 | 
     | I0/U_1/part3/U8           | A v -> Y ^     | INVX1   | 0.130 | 0.133 |   1.581 |    0.835 | 
     | I0/U_1/part3/U4           | B ^ -> Y v     | OAI21X1 | 0.087 | 0.087 |   1.668 |    0.921 | 
     | I0/U_1/part3/data_out_reg | D v            | DFFSR   | 0.087 | 0.000 |   1.668 |    0.922 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.847 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.985 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.304 | 
     | nclk__L2_I1               | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.567 | 
     | I0/U_1/part3/data_out_reg | CLK ^          | DFFSR  | 0.266 | 0.024 |   0.844 |    1.591 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/U_1/part4/\cnt_reg[2] /CLK 
Endpoint:   I0/U_1/part4/\cnt_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_1/part4/\cnt_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.841
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 0.907
  Arrival Time                  1.666
  Slack Time                    0.758
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |   -0.658 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.520 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.201 | 
     | nclk__L2_I3              | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    0.069 | 
     | I0/U_1/part4/\cnt_reg[2] | CLK ^ -> Q ^   | DFFSR  | 0.272 | 0.619 |   1.447 |    0.689 | 
     | I0/U_1/part4/U5          | A ^ -> Y v     | XOR2X1 | 0.140 | 0.218 |   1.665 |    0.907 | 
     | I0/U_1/part4/\cnt_reg[2] | D v            | DFFSR  | 0.140 | 0.000 |   1.666 |    0.907 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |    0.858 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    0.997 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.316 | 
     | nclk__L2_I3              | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.586 | 
     | I0/U_1/part4/\cnt_reg[2] | CLK ^          | DFFSR  | 0.271 | 0.014 |   0.841 |    1.600 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/U_3/U_1/locku_reg/CLK 
Endpoint:   I0/U_3/U_1/locku_reg/D    (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_3/U_1/eopFound_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 0.920
  Arrival Time                  1.688
  Slack Time                    0.768
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |        Instance         |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                |          |       |       |  Time   |   Time   | 
     |-------------------------+----------------+----------+-------+-------+---------+----------| 
     |                         | clk ^          |          | 0.161 |       |   0.100 |   -0.668 | 
     | U6                      | YPAD ^ -> DI ^ | PADINC   | 0.072 | 0.138 |   0.238 |   -0.530 | 
     | nclk__L1_I0             | A ^ -> Y v     | INVX8    | 0.397 | 0.319 |   0.557 |   -0.211 | 
     | nclk__L2_I0             | A v -> Y ^     | INVX8    | 0.270 | 0.270 |   0.827 |    0.059 | 
     | I0/U_3/U_1/eopFound_reg | CLK ^ -> Q ^   | DFFPOSX1 | 0.257 | 0.404 |   1.231 |    0.463 | 
     | I0/U_3/U_1/U25          | A ^ -> Y v     | OAI21X1  | 0.207 | 0.216 |   1.447 |    0.679 | 
     | I0/U_3/U_1/U24          | S v -> Y v     | MUX2X1   | 0.137 | 0.241 |   1.687 |    0.919 | 
     | I0/U_3/U_1/locku_reg    | D v            | DFFSR    | 0.137 | 0.000 |   1.688 |    0.920 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                      |                |        |       |       |  Time   |   Time   | 
     |----------------------+----------------+--------+-------+-------+---------+----------| 
     |                      | clk ^          |        | 0.161 |       |   0.100 |    0.868 | 
     | U6                   | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.006 | 
     | nclk__L1_I0          | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.325 | 
     | nclk__L2_I0          | A v -> Y ^     | INVX8  | 0.270 | 0.270 |   0.827 |    1.595 | 
     | I0/U_3/U_1/locku_reg | CLK ^          | DFFSR  | 0.279 | 0.026 |   0.853 |    1.621 | 
     +-------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/U_4/\tsrDataReg_reg[3] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/\tsrDataReg_reg[2] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.865
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.941
  Arrival Time                  1.710
  Slack Time                    0.769
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.669 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.531 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.212 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8   | 0.287 | 0.280 |   0.837 |    0.068 | 
     | I0/U_4/\tsrDataReg_reg[2] | CLK ^ -> Q v   | DFFSR   | 0.203 | 0.649 |   1.486 |    0.717 | 
     | I0/U_4/U16                | A v -> Y ^     | INVX1   | 0.135 | 0.137 |   1.623 |    0.854 | 
     | I0/U_4/U14                | B ^ -> Y v     | OAI21X1 | 0.087 | 0.087 |   1.710 |    0.941 | 
     | I0/U_4/\tsrDataReg_reg[3] | D v            | DFFSR   | 0.087 | 0.000 |   1.710 |    0.941 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.869 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.007 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.326 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.606 | 
     | I0/U_4/\tsrDataReg_reg[3] | CLK ^          | DFFSR  | 0.297 | 0.028 |   0.865 |    1.634 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/U_3/U_0/computerDataPlusOutput_reg/CLK 
Endpoint:   I0/U_3/U_0/computerDataPlusOutput_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/U_3/U_0/computerDataPlusOutput_reg/Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.863
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.939
  Arrival Time                  1.711
  Slack Time                    0.772
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |   -0.672 | 
     | U6                                    | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.534 | 
     | nclk__L1_I0                           | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.215 | 
     | nclk__L2_I6                           | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    0.069 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | CLK ^ -> Q v   | DFFSR  | 0.208 | 0.646 |   1.487 |    0.715 | 
     | I0/U_3/U_0/U12                        | B v -> Y ^     | MUX2X1 | 0.117 | 0.129 |   1.617 |    0.845 | 
     | I0/U_3/U_0/U11                        | A ^ -> Y v     | INVX1  | 0.086 | 0.095 |   1.711 |    0.939 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | D v            | DFFSR  | 0.086 | 0.000 |   1.711 |    0.939 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |    0.872 | 
     | U6                                    | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.010 | 
     | nclk__L1_I0                           | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.329 | 
     | nclk__L2_I6                           | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    1.614 | 
     | I0/U_3/U_0/computerDataPlusOutput_reg | CLK ^          | DFFSR  | 0.295 | 0.022 |   0.863 |    1.636 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/U_3/U_0/computerDataMinusOutput_reg/CLK 
Endpoint:   I0/U_3/U_0/computerDataMinusOutput_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/U_3/U_0/computerDataMinusOutput_reg/Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
+ Hold                          0.068
+ Phase Shift                   0.000
= Required Time                 0.933
  Arrival Time                  1.708
  Slack Time                    0.774
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |   -0.674 | 
     | U6                                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.536 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.217 | 
     | nclk__L2_I6                            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    0.067 | 
     | I0/U_3/U_0/computerDataMinusOutput_reg | CLK ^ -> Q v   | DFFSR  | 0.166 | 0.616 |   1.457 |    0.683 | 
     | I0/U_3/U_0/U23                         | A v -> Y ^     | INVX1  | 0.131 | 0.132 |   1.589 |    0.815 | 
     | I0/U_3/U_0/U16                         | B ^ -> Y v     | MUX2X1 | 0.125 | 0.118 |   1.708 |    0.933 | 
     | I0/U_3/U_0/computerDataMinusOutput_reg | D v            | DFFSR  | 0.125 | 0.000 |   1.708 |    0.933 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                        |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                        | clk ^          |        | 0.161 |       |   0.100 |    0.874 | 
     | U6                                     | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.013 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.332 | 
     | nclk__L2_I6                            | A v -> Y ^     | INVX8  | 0.286 | 0.284 |   0.841 |    1.616 | 
     | I0/U_3/U_0/computerDataMinusOutput_reg | CLK ^          | DFFSR  | 0.295 | 0.024 |   0.866 |    1.640 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/U_4/\tsrDataReg_reg[6] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/\tsrDataReg_reg[5] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.859
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.931
  Arrival Time                  1.709
  Slack Time                    0.778
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.678 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.540 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.221 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8   | 0.268 | 0.268 |   0.825 |    0.047 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.193 | 0.640 |   1.465 |    0.687 | 
     | I0/U_4/U25                | A v -> Y ^     | INVX1   | 0.131 | 0.134 |   1.599 |    0.821 | 
     | I0/U_4/U23                | B ^ -> Y v     | OAI21X1 | 0.111 | 0.109 |   1.708 |    0.930 | 
     | I0/U_4/\tsrDataReg_reg[6] | D v            | DFFSR   | 0.111 | 0.001 |   1.709 |    0.931 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.878 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.016 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.335 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.603 | 
     | I0/U_4/\tsrDataReg_reg[6] | CLK ^          | DFFSR  | 0.280 | 0.034 |   0.859 |    1.637 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/U_4/\tsrDataReg_reg[5] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/\tsrDataReg_reg[5] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.856
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.931
  Arrival Time                  1.712
  Slack Time                    0.781
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.681 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.543 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.224 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8   | 0.268 | 0.268 |   0.825 |    0.044 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.193 | 0.640 |   1.465 |    0.684 | 
     | I0/U_4/U21                | C v -> Y ^     | AOI22X1 | 0.153 | 0.152 |   1.617 |    0.836 | 
     | I0/U_4/U20                | C ^ -> Y v     | OAI21X1 | 0.096 | 0.094 |   1.712 |    0.931 | 
     | I0/U_4/\tsrDataReg_reg[5] | D v            | DFFSR   | 0.096 | 0.000 |   1.712 |    0.931 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.881 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.019 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.338 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.606 | 
     | I0/U_4/\tsrDataReg_reg[5] | CLK ^          | DFFSR  | 0.280 | 0.031 |   0.856 |    1.637 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/U_4/\tsrDataReg_reg[7] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/\tsrDataReg_reg[6] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.858
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.931
  Arrival Time                  1.712
  Slack Time                    0.781
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.681 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.543 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.224 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8   | 0.268 | 0.268 |   0.825 |    0.044 | 
     | I0/U_4/\tsrDataReg_reg[6] | CLK ^ -> Q v   | DFFSR   | 0.194 | 0.644 |   1.469 |    0.688 | 
     | I0/U_4/U30                | A v -> Y ^     | INVX1   | 0.136 | 0.138 |   1.607 |    0.826 | 
     | I0/U_4/U26                | B ^ -> Y v     | OAI21X1 | 0.106 | 0.104 |   1.712 |    0.930 | 
     | I0/U_4/\tsrDataReg_reg[7] | D v            | DFFSR   | 0.106 | 0.001 |   1.712 |    0.931 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.881 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.020 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.339 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.607 | 
     | I0/U_4/\tsrDataReg_reg[7] | CLK ^          | DFFSR  | 0.280 | 0.033 |   0.858 |    1.640 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/U_1/part4/\pre_val_reg[7] /CLK 
Endpoint:   I0/U_1/part4/\pre_val_reg[7] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_1/part3/data_out_reg/Q     (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 0.824
  Arrival Time                  1.608
  Slack Time                    0.784
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |   -0.684 | 
     | U6                           | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.546 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.227 | 
     | nclk__L2_I1                  | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    0.036 | 
     | I0/U_1/part3/data_out_reg    | CLK ^ -> Q ^   | DFFSR  | 0.183 | 0.569 |   1.389 |    0.605 | 
     | I0/U_1/part4/U10             | A ^ -> Y v     | MUX2X1 | 0.131 | 0.118 |   1.507 |    0.723 | 
     | I0/U_1/part4/U9              | A v -> Y ^     | INVX1  | 0.100 | 0.101 |   1.608 |    0.824 | 
     | I0/U_1/part4/\pre_val_reg[7] | D ^            | DFFSR  | 0.100 | 0.000 |   1.608 |    0.824 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.884 | 
     | U6                           | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.022 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.341 | 
     | nclk__L2_I1                  | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.604 | 
     | I0/U_1/part4/\pre_val_reg[7] | CLK ^          | DFFSR  | 0.266 | 0.023 |   0.843 |    1.627 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/U_1/part2/cur_FEGDE_reg/CLK 
Endpoint:   I0/U_1/part2/cur_FEGDE_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: I0/U_1/part2/d2_reg/Q        (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.846
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 0.827
  Arrival Time                  1.612
  Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                |         |       |       |  Time   |   Time   | 
     |----------------------------+----------------+---------+-------+-------+---------+----------| 
     |                            | clk ^          |         | 0.161 |       |   0.100 |   -0.685 | 
     | U6                         | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.547 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.228 | 
     | nclk__L2_I0                | A v -> Y ^     | INVX8   | 0.270 | 0.270 |   0.827 |    0.042 | 
     | I0/U_1/part2/d2_reg        | CLK ^ -> Q ^   | DFFSR   | 0.197 | 0.583 |   1.410 |    0.625 | 
     | I0/U_1/part2/U12           | A ^ -> Y v     | NAND3X1 | 0.148 | 0.102 |   1.512 |    0.726 | 
     | I0/U_1/part2/U8            | A v -> Y ^     | INVX1   | 0.098 | 0.100 |   1.612 |    0.827 | 
     | I0/U_1/part2/cur_FEGDE_reg | D ^            | DFFSR   | 0.098 | 0.000 |   1.612 |    0.827 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.885 | 
     | U6                         | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.023 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.342 | 
     | nclk__L2_I5                | A v -> Y ^     | INVX8  | 0.269 | 0.281 |   0.839 |    1.624 | 
     | I0/U_1/part2/cur_FEGDE_reg | CLK ^          | DFFSR  | 0.272 | 0.007 |   0.846 |    1.631 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/U_1/part4/\cnt_reg[1] /CLK 
Endpoint:   I0/U_1/part4/\cnt_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_1/part4/\cnt_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.846
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.918
  Arrival Time                  1.706
  Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                |         |       |       |  Time   |   Time   | 
     |--------------------------+----------------+---------+-------+-------+---------+----------| 
     |                          | clk ^          |         | 0.161 |       |   0.100 |   -0.688 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.549 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.230 | 
     | nclk__L2_I3              | A v -> Y ^     | INVX8   | 0.267 | 0.270 |   0.828 |    0.040 | 
     | I0/U_1/part4/\cnt_reg[1] | CLK ^ -> Q ^   | DFFSR   | 0.332 | 0.665 |   1.493 |    0.705 | 
     | I0/U_1/part4/U4          | A ^ -> Y v     | XNOR2X1 | 0.111 | 0.213 |   1.706 |    0.918 | 
     | I0/U_1/part4/\cnt_reg[1] | D v            | DFFSR   | 0.111 | 0.000 |   1.706 |    0.918 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                          |                |        |       |       |  Time   |   Time   | 
     |--------------------------+----------------+--------+-------+-------+---------+----------| 
     |                          | clk ^          |        | 0.161 |       |   0.100 |    0.888 | 
     | U6                       | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.026 | 
     | nclk__L1_I0              | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.345 | 
     | nclk__L2_I3              | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.615 | 
     | I0/U_1/part4/\cnt_reg[1] | CLK ^          | DFFSR  | 0.272 | 0.019 |   0.846 |    1.634 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/U_4/\tsrDataReg_reg[2] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/\tsrDataReg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.866
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.939
  Arrival Time                  1.727
  Slack Time                    0.788
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.688 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.549 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.230 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8   | 0.268 | 0.268 |   0.825 |    0.038 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^ -> Q v   | DFFSR   | 0.200 | 0.650 |   1.475 |    0.688 | 
     | I0/U_4/U13                | A v -> Y ^     | INVX1   | 0.157 | 0.159 |   1.635 |    0.847 | 
     | I0/U_4/U11                | B ^ -> Y v     | OAI21X1 | 0.097 | 0.092 |   1.727 |    0.939 | 
     | I0/U_4/\tsrDataReg_reg[2] | D v            | DFFSR   | 0.097 | 0.000 |   1.727 |    0.939 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.888 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.026 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.345 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.625 | 
     | I0/U_4/\tsrDataReg_reg[2] | CLK ^          | DFFSR  | 0.297 | 0.029 |   0.866 |    1.654 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/U_4/\tsrDataReg_reg[4] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/\tsrDataReg_reg[4] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.865
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.937
  Arrival Time                  1.727
  Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.689 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.551 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.232 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8   | 0.287 | 0.280 |   0.837 |    0.048 | 
     | I0/U_4/\tsrDataReg_reg[4] | CLK ^ -> Q v   | DFFSR   | 0.197 | 0.644 |   1.481 |    0.692 | 
     | I0/U_4/U18                | C v -> Y ^     | AOI22X1 | 0.140 | 0.145 |   1.625 |    0.836 | 
     | I0/U_4/U17                | C ^ -> Y v     | OAI21X1 | 0.104 | 0.101 |   1.726 |    0.937 | 
     | I0/U_4/\tsrDataReg_reg[4] | D v            | DFFSR   | 0.104 | 0.000 |   1.727 |    0.937 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.889 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.028 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.347 | 
     | nclk__L2_I2               | A v -> Y ^     | INVX8  | 0.287 | 0.280 |   0.837 |    1.627 | 
     | I0/U_4/\tsrDataReg_reg[4] | CLK ^          | DFFSR  | 0.297 | 0.028 |   0.865 |    1.655 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[2][3] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[2][3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
+ Hold                         -0.018
+ Phase Shift                   0.000
= Required Time                 0.835
  Arrival Time                  1.629
  Slack Time                    0.794
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.695 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.556 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.237 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.031 | 
     | I0/U_2/U_0/\gregData_reg[2][3] | CLK ^ -> Q ^   | DFFSR  | 0.226 | 0.604 |   1.429 |    0.634 | 
     | I0/U_2/U_0/U69                 | A ^ -> Y v     | MUX2X1 | 0.110 | 0.106 |   1.535 |    0.740 | 
     | I0/U_2/U_0/U68                 | A v -> Y ^     | INVX1  | 0.094 | 0.094 |   1.629 |    0.834 | 
     | I0/U_2/U_0/\gregData_reg[2][3] | D ^            | DFFSR  | 0.094 | 0.000 |   1.629 |    0.835 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.895 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.033 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.352 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.620 | 
     | I0/U_2/U_0/\gregData_reg[2][3] | CLK ^          | DFFSR  | 0.279 | 0.028 |   0.853 |    1.648 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[1][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[1][6] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
+ Hold                         -0.017
+ Phase Shift                   0.000
= Required Time                 0.827
  Arrival Time                  1.621
  Slack Time                    0.795
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.695 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.556 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.237 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.031 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | CLK ^ -> Q ^   | DFFSR  | 0.229 | 0.596 |   1.421 |    0.627 | 
     | I0/U_2/U_0/U43                 | A ^ -> Y v     | MUX2X1 | 0.116 | 0.110 |   1.532 |    0.737 | 
     | I0/U_2/U_0/U42                 | A v -> Y ^     | INVX1  | 0.087 | 0.089 |   1.621 |    0.826 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | D ^            | DFFSR  | 0.087 | 0.000 |   1.621 |    0.827 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.895 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.033 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.352 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.620 | 
     | I0/U_2/U_0/\gregData_reg[1][6] | CLK ^          | DFFSR  | 0.277 | 0.018 |   0.843 |    1.638 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[3][7] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][7] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[3][7] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.854
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 0.836
  Arrival Time                  1.631
  Slack Time                    0.795
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.695 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.557 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.238 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.030 | 
     | I0/U_2/U_0/\gregData_reg[3][7] | CLK ^ -> Q ^   | DFFSR  | 0.226 | 0.605 |   1.431 |    0.635 | 
     | I0/U_2/U_0/U39                 | A ^ -> Y v     | MUX2X1 | 0.112 | 0.106 |   1.536 |    0.741 | 
     | I0/U_2/U_0/U38                 | A v -> Y ^     | INVX1  | 0.094 | 0.094 |   1.631 |    0.835 | 
     | I0/U_2/U_0/\gregData_reg[3][7] | D ^            | DFFSR  | 0.094 | 0.000 |   1.631 |    0.836 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.895 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.034 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.353 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.621 | 
     | I0/U_2/U_0/\gregData_reg[3][7] | CLK ^          | DFFSR  | 0.280 | 0.029 |   0.854 |    1.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/U_4/\tsrDataReg_reg[1] /CLK 
Endpoint:   I0/U_4/\tsrDataReg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: I0/U_4/\tsrDataReg_reg[1] /Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.860
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.931
  Arrival Time                  1.728
  Slack Time                    0.797
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                |         |       |       |  Time   |   Time   | 
     |---------------------------+----------------+---------+-------+-------+---------+----------| 
     |                           | clk ^          |         | 0.161 |       |   0.100 |   -0.697 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC  | 0.072 | 0.138 |   0.238 |   -0.558 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8   | 0.397 | 0.319 |   0.557 |   -0.239 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8   | 0.268 | 0.268 |   0.825 |    0.029 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^ -> Q v   | DFFSR   | 0.200 | 0.650 |   1.475 |    0.679 | 
     | I0/U_4/U9                 | C v -> Y ^     | AOI22X1 | 0.155 | 0.154 |   1.629 |    0.832 | 
     | I0/U_4/U8                 | C ^ -> Y v     | OAI21X1 | 0.115 | 0.098 |   1.728 |    0.931 | 
     | I0/U_4/\tsrDataReg_reg[1] | D v            | DFFSR   | 0.115 | 0.000 |   1.728 |    0.931 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.897 | 
     | U6                        | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.035 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.354 | 
     | nclk__L2_I7               | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.622 | 
     | I0/U_4/\tsrDataReg_reg[1] | CLK ^          | DFFSR  | 0.280 | 0.035 |   0.860 |    1.657 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[1][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[1][0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.841
+ Hold                         -0.018
+ Phase Shift                   0.000
= Required Time                 0.822
  Arrival Time                  1.620
  Slack Time                    0.797
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.697 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.559 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.240 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    0.030 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | CLK ^ -> Q ^   | DFFSR  | 0.224 | 0.587 |   1.414 |    0.617 | 
     | I0/U_2/U_0/U92                 | A ^ -> Y v     | MUX2X1 | 0.115 | 0.109 |   1.523 |    0.726 | 
     | I0/U_2/U_0/U91                 | A v -> Y ^     | INVX1  | 0.096 | 0.096 |   1.619 |    0.822 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | D ^            | DFFSR  | 0.096 | 0.000 |   1.620 |    0.822 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.897 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.036 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.355 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.625 | 
     | I0/U_2/U_0/\gregData_reg[1][0] | CLK ^          | DFFSR  | 0.271 | 0.013 |   0.841 |    1.638 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[0][2] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][2] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[0][2] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.852
+ Hold                         -0.017
+ Phase Shift                   0.000
= Required Time                 0.835
  Arrival Time                  1.634
  Slack Time                    0.798
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.698 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.560 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.241 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.027 | 
     | I0/U_2/U_0/\gregData_reg[0][2] | CLK ^ -> Q ^   | DFFSR  | 0.236 | 0.610 |   1.435 |    0.637 | 
     | I0/U_2/U_0/U73                 | A ^ -> Y v     | MUX2X1 | 0.116 | 0.111 |   1.546 |    0.747 | 
     | I0/U_2/U_0/U72                 | A v -> Y ^     | INVX1  | 0.086 | 0.088 |   1.633 |    0.835 | 
     | I0/U_2/U_0/\gregData_reg[0][2] | D ^            | DFFSR  | 0.086 | 0.000 |   1.634 |    0.835 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.898 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.037 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.356 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.624 | 
     | I0/U_2/U_0/\gregData_reg[0][2] | CLK ^          | DFFSR  | 0.279 | 0.027 |   0.852 |    1.650 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[0][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[0][6] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.846
+ Hold                         -0.017
+ Phase Shift                   0.000
= Required Time                 0.829
  Arrival Time                  1.627
  Slack Time                    0.798
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.698 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.560 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.241 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.027 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | CLK ^ -> Q ^   | DFFSR  | 0.238 | 0.605 |   1.430 |    0.632 | 
     | I0/U_2/U_0/U41                 | A ^ -> Y v     | MUX2X1 | 0.111 | 0.107 |   1.537 |    0.739 | 
     | I0/U_2/U_0/U40                 | A v -> Y ^     | INVX1  | 0.089 | 0.090 |   1.627 |    0.828 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | D ^            | DFFSR  | 0.089 | 0.000 |   1.627 |    0.829 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.898 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.037 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.356 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.624 | 
     | I0/U_2/U_0/\gregData_reg[0][6] | CLK ^          | DFFSR  | 0.278 | 0.021 |   0.846 |    1.644 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[0][5] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[0][5] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.845
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 0.826
  Arrival Time                  1.628
  Slack Time                    0.802
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.702 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.564 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.245 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    0.018 | 
     | I0/U_2/U_0/\gregData_reg[0][5] | CLK ^ -> Q ^   | DFFSR  | 0.225 | 0.598 |   1.418 |    0.616 | 
     | I0/U_2/U_0/U49                 | A ^ -> Y v     | MUX2X1 | 0.115 | 0.109 |   1.527 |    0.725 | 
     | I0/U_2/U_0/U48                 | A v -> Y ^     | INVX1  | 0.101 | 0.101 |   1.628 |    0.826 | 
     | I0/U_2/U_0/\gregData_reg[0][5] | D ^            | DFFSR  | 0.101 | 0.000 |   1.628 |    0.826 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.902 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.041 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.360 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.622 | 
     | I0/U_2/U_0/\gregData_reg[0][5] | CLK ^          | DFFSR  | 0.267 | 0.025 |   0.845 |    1.648 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[3][6] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][6] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[3][6] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.836
+ Hold                         -0.018
+ Phase Shift                   0.000
= Required Time                 0.818
  Arrival Time                  1.620
  Slack Time                    0.802
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.702 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.564 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.245 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.023 | 
     | I0/U_2/U_0/\gregData_reg[3][6] | CLK ^ -> Q ^   | DFFSR  | 0.228 | 0.587 |   1.412 |    0.610 | 
     | I0/U_2/U_0/U47                 | A ^ -> Y v     | MUX2X1 | 0.118 | 0.112 |   1.524 |    0.721 | 
     | I0/U_2/U_0/U46                 | A v -> Y ^     | INVX1  | 0.095 | 0.096 |   1.620 |    0.817 | 
     | I0/U_2/U_0/\gregData_reg[3][6] | D ^            | DFFSR  | 0.095 | 0.000 |   1.620 |    0.818 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.902 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.041 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.360 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.628 | 
     | I0/U_2/U_0/\gregData_reg[3][6] | CLK ^          | DFFSR  | 0.273 | 0.011 |   0.836 |    1.639 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[1][7] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[1][7] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[1][7] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.851
+ Hold                         -0.016
+ Phase Shift                   0.000
= Required Time                 0.834
  Arrival Time                  1.638
  Slack Time                    0.804
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.704 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.566 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.247 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.021 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | CLK ^ -> Q ^   | DFFSR  | 0.251 | 0.619 |   1.444 |    0.640 | 
     | I0/U_2/U_0/U35                 | A ^ -> Y v     | MUX2X1 | 0.111 | 0.107 |   1.552 |    0.748 | 
     | I0/U_2/U_0/U34                 | A v -> Y ^     | INVX1  | 0.084 | 0.087 |   1.638 |    0.834 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | D ^            | DFFSR  | 0.084 | 0.000 |   1.638 |    0.834 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.904 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.042 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.361 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.629 | 
     | I0/U_2/U_0/\gregData_reg[1][7] | CLK ^          | DFFSR  | 0.279 | 0.026 |   0.851 |    1.655 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[3][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[3][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[3][0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.827
+ Hold                         -0.018
+ Phase Shift                   0.000
= Required Time                 0.810
  Arrival Time                  1.614
  Slack Time                    0.805
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.705 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.566 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.247 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    0.015 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | CLK ^ -> Q ^   | DFFSR  | 0.241 | 0.590 |   1.411 |    0.606 | 
     | I0/U_2/U_0/U99                 | A ^ -> Y v     | MUX2X1 | 0.113 | 0.108 |   1.519 |    0.714 | 
     | I0/U_2/U_0/U98                 | A v -> Y ^     | INVX1  | 0.095 | 0.095 |   1.614 |    0.809 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | D ^            | DFFSR  | 0.095 | 0.000 |   1.614 |    0.810 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.905 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.043 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.362 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.625 | 
     | I0/U_2/U_0/\gregData_reg[3][0] | CLK ^          | DFFSR  | 0.261 | 0.007 |   0.827 |    1.632 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[0][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[0][4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.853
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 0.834
  Arrival Time                  1.640
  Slack Time                    0.805
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.705 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.567 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.248 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    0.020 | 
     | I0/U_2/U_0/\gregData_reg[0][4] | CLK ^ -> Q ^   | DFFSR  | 0.231 | 0.607 |   1.433 |    0.627 | 
     | I0/U_2/U_0/U57                 | A ^ -> Y v     | MUX2X1 | 0.116 | 0.110 |   1.543 |    0.738 | 
     | I0/U_2/U_0/U56                 | A v -> Y ^     | INVX1  | 0.096 | 0.096 |   1.639 |    0.834 | 
     | I0/U_2/U_0/\gregData_reg[0][4] | D ^            | DFFSR  | 0.096 | 0.000 |   1.640 |    0.834 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.905 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.044 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.363 | 
     | nclk__L2_I7                    | A v -> Y ^     | INVX8  | 0.268 | 0.268 |   0.825 |    1.631 | 
     | I0/U_2/U_0/\gregData_reg[0][4] | CLK ^          | DFFSR  | 0.279 | 0.028 |   0.853 |    1.658 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[0][0] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[0][0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[0][0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.841
+ Hold                         -0.017
+ Phase Shift                   0.000
= Required Time                 0.824
  Arrival Time                  1.631
  Slack Time                    0.806
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.706 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.568 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.249 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    0.021 | 
     | I0/U_2/U_0/\gregData_reg[0][0] | CLK ^ -> Q ^   | DFFSR  | 0.249 | 0.603 |   1.431 |    0.624 | 
     | I0/U_2/U_0/U89                 | A ^ -> Y v     | MUX2X1 | 0.115 | 0.110 |   1.541 |    0.734 | 
     | I0/U_2/U_0/U88                 | A v -> Y ^     | INVX1  | 0.088 | 0.090 |   1.630 |    0.824 | 
     | I0/U_2/U_0/\gregData_reg[0][0] | D ^            | DFFSR  | 0.088 | 0.000 |   1.631 |    0.824 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.906 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.045 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.364 | 
     | nclk__L2_I3                    | A v -> Y ^     | INVX8  | 0.267 | 0.270 |   0.828 |    1.634 | 
     | I0/U_2/U_0/\gregData_reg[0][0] | CLK ^          | DFFSR  | 0.271 | 0.013 |   0.841 |    1.647 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/U_2/U_0/\gregData_reg[2][4] /CLK 
Endpoint:   I0/U_2/U_0/\gregData_reg[2][4] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/U_2/U_0/\gregData_reg[2][4] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.832
+ Hold                         -0.020
+ Phase Shift                   0.000
= Required Time                 0.813
  Arrival Time                  1.620
  Slack Time                    0.807
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |   -0.707 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |   -0.569 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |   -0.250 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    0.013 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | CLK ^ -> Q ^   | DFFSR  | 0.235 | 0.591 |   1.411 |    0.604 | 
     | I0/U_2/U_0/U61                 | A ^ -> Y v     | MUX2X1 | 0.110 | 0.106 |   1.517 |    0.710 | 
     | I0/U_2/U_0/U60                 | A v -> Y ^     | INVX1  | 0.103 | 0.102 |   1.620 |    0.812 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | D ^            | DFFSR  | 0.103 | 0.000 |   1.620 |    0.813 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                |        |       |       |  Time   |   Time   | 
     |--------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                | clk ^          |        | 0.161 |       |   0.100 |    0.907 | 
     | U6                             | YPAD ^ -> DI ^ | PADINC | 0.072 | 0.138 |   0.238 |    1.046 | 
     | nclk__L1_I0                    | A ^ -> Y v     | INVX8  | 0.397 | 0.319 |   0.557 |    1.365 | 
     | nclk__L2_I1                    | A v -> Y ^     | INVX8  | 0.259 | 0.263 |   0.820 |    1.628 | 
     | I0/U_2/U_0/\gregData_reg[2][4] | CLK ^          | DFFSR  | 0.263 | 0.012 |   0.832 |    1.640 | 
     +-----------------------------------------------------------------------------------------------+ 

