I 000052 55 4078          1395686354685 vga_640x480
(_unit VHDL (vga_640x480 0 5 (vga_640x480 0 15 ))
	(_version vb4)
	(_time 1395686354688 2014.03.24 14:39:14)
	(_source (\./../src/vga_640x480.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfecbfebeee8eaaaedeaa9e0eabcbfb8b7bcbbbcb7)
	(_entity
		(_time 1395686354577)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HPIXELS ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_architecture (_string \"1100100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VLINES ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_architecture (_string \"1000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HBP ~STD_LOGIC_VECTOR{9~downto~0}~134 0 20 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HFP ~STD_LOGIC_VECTOR{9~downto~0}~136 0 22 (_architecture (_string \"1100010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VBP ~STD_LOGIC_VECTOR{9~downto~0}~138 0 24 (_architecture (_string \"0000011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VFP ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 26 (_architecture (_string \"0111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal HCS ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal vcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal VSENABLE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_target(7)(9))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__57(_architecture 2 0 57 (_process (_target(8))(_sensitivity(0)(1)(8))(_dssslsensitivity 2)(_read(9)))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)))))
			(line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((hc)(HCS)))(_target(4))(_sensitivity(7)))))
			(line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((vc)(vcs)))(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
	)
	(_model . vga_640x480 7 -1
	)
)
I 000053 55 1413          1395686878718 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1395686878719 2014.03.24 14:47:58)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6e4b0e2e3e1b4a0b4e3f4ece3b0bfb1b0b0bfb0b2)
	(_entity
		(_time 1395686878716)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000054 55 5782          1395706873146 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 19 ))
	(_version vb4)
	(_time 1395706873147 2014.03.24 20:21:13)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f4a6a1a4f7a3a1e1a1a7e6afa6f3f4f3f6f2fdf3f0)
	(_entity
		(_time 1395706873115)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rom_addr16 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~126 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 44 (_process 7 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 44 (_process 7 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 53 (_process 8 )))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(13)))))
			(line__34(_architecture 2 0 34 (_assignment (_simple)(_target(14)))))
			(line__35(_architecture 3 0 35 (_assignment (_simple)(_target(15))(_sensitivity(4(d_7_4))))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(10))(_sensitivity(15)(2)))))
			(line__37(_architecture 5 0 37 (_assignment (_simple)(_target(9))(_sensitivity(12)(1)))))
			(line__40(_architecture 6 0 40 (_assignment (_simple)(_target(16))(_sensitivity(12)(15)(1)(2)))))
			(line__43(_architecture 7 0 43 (_process (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__52(_architecture 8 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(16)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 3 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
	)
	(_model . vga_bsprite2a 9 -1
	)
)
I 000051 55 5675          1395707920331 reymoyet_a
(_unit VHDL (reymoyet 0 43 (reymoyet_a 0 51 ))
	(_version vb4)
	(_time 1395707920332 2014.03.24 20:38:40)
	(_source (\./../src/reymoyet.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88da8d8685ded59eda8dced3d08e8d8f8c8f8a8e8d)
	(_entity
		(_time 1395707920291)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_reymoyet )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000057 55 7789          1395708350268 group_photos_top
(_unit VHDL (group_photos_top 0 3 (group_photos_top 0 16 ))
	(_version vb4)
	(_time 1395708350269 2014.03.24 20:45:50)
	(_source (\./../src/group_photos_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafbfbaba9adf8edf9aeeaa3fdfdfafcf2fcacfdfe)
	(_entity
		(_time 1395708317513)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 62 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
			)
		)
		(vga_bsprite2a
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 41 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 42 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~134 0 43 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~136 0 44 (_entity (_in ))))
				(_port (_internal rom_addr16 ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~138 0 47 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 77 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 82 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation U3 0 90 (_component vga_bsprite2a )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((M)(M))
			((sw)(sw))
			((rom_addr16)(rom_addr16))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite2a vga_bsprite2a)
		)
	)
	(_instantiation rey 0 102 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(rom_addr16(d_13_0)))
			((douta)(M))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal rom_addr16 ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 72 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top 1 -1
	)
)
I 000052 55 1887          1395709460078 vga_stripes
(_unit VHDL (vga_stripes 0 5 (vga_stripes 0 14 ))
	(_version vb4)
	(_time 1395709460079 2014.03.24 21:04:20)
	(_source (\./../src/vga_stripes.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2928292d277e7c3c7e273a727c2e2b2f202e292f2c)
	(_entity
		(_time 1395709460076)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(514 )
	)
	(_model . vga_stripes 1 -1
	)
)
I 000056 55 5671          1395709509422 vga_stripes_top
(_unit VHDL (vga_stripes_top 0 4 (vga_stripes_top 0 16 ))
	(_version vb4)
	(_time 1395709509423 2014.03.24 21:05:09)
	(_source (\./../src/vga_stripes_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8ede8bbe7bfbdfdbbebfbb3bdefeaeee1efe8eeed)
	(_entity
		(_time 1395709509418)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(vga_stripes
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 46 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 47 (_entity (_in ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~138 0 49 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 65 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation U3 0 76 (_component vga_stripes )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_stripes vga_stripes)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(7))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . vga_stripes_top 1 -1
	)
)
I 000054 55 5795          1395709975147 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 19 ))
	(_version vb4)
	(_time 1395709975148 2014.03.24 21:12:55)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 26252222277173337375347d7421262124202f2122)
	(_entity
		(_time 1395706873114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal rom_addr16 ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~126 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 20 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 24 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 25 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal ypix ~STD_LOGIC_VECTOR{9~downto~0}~134 0 26 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal spriteon ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 44 (_process 7 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 44 (_process 7 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 53 (_process 8 )))
		(_process
			(line__32(_architecture 0 0 32 (_assignment (_simple)(_target(12)))))
			(line__33(_architecture 1 0 33 (_assignment (_simple)(_target(13)))))
			(line__34(_architecture 2 0 34 (_assignment (_simple)(_target(14)))))
			(line__35(_architecture 3 0 35 (_assignment (_simple)(_target(15))(_sensitivity(4(d_7_4))))))
			(line__36(_architecture 4 0 36 (_assignment (_simple)(_target(10))(_sensitivity(15)(2)))))
			(line__37(_architecture 5 0 37 (_assignment (_simple)(_target(9))(_sensitivity(12)(1)))))
			(line__40(_architecture 6 0 40 (_assignment (_simple)(_target(16))(_sensitivity(12)(15)(1)(2)))))
			(line__43(_architecture 7 0 43 (_process (_simple)(_target(5))(_sensitivity(9)(10)))))
			(line__52(_architecture 8 0 52 (_process (_simple)(_target(6)(7)(8))(_sensitivity(16)(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686019 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 3 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(197379 )
		(131586 )
	)
	(_model . vga_bsprite2a 9 -1
	)
)
I 000054 55 9493          1395788636821 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395788636844 2014.03.25 19:03:56)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cf9bc99a9e989ada9e9ddd949dc8cfc8cdc9c6c8cb)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 63 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 63 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 72 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~138 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~138 0 85 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~138 0 85 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 94 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1314 0 107 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1314 0 107 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 116 (_process 20 )))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(20)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(21)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(22)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__41(_architecture 5 0 41 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__42(_architecture 6 0 42 (_assignment (_simple)(_target(16))(_sensitivity(23)(2)))))
			(line__43(_architecture 7 0 43 (_assignment (_simple)(_target(13))(_sensitivity(20)(1)))))
			(line__45(_architecture 8 0 45 (_assignment (_simple)(_target(17))(_sensitivity(24)(2)))))
			(line__46(_architecture 9 0 46 (_assignment (_simple)(_target(14))(_sensitivity(20)(21)(1)))))
			(line__48(_architecture 10 0 48 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__49(_architecture 11 0 49 (_assignment (_simple)(_target(15))(_sensitivity(20)(21)(22)(1)))))
			(line__53(_architecture 12 0 53 (_assignment (_simple)(_target(26))(_sensitivity(20)(23)(1)(2)))))
			(line__56(_architecture 13 0 56 (_assignment (_simple)(_target(27))(_sensitivity(20)(21)(24)(1)(2)))))
			(line__59(_architecture 14 0 59 (_assignment (_simple)(_target(28))(_sensitivity(20)(21)(22)(25)(1)(2)))))
			(line__62(_architecture 15 0 62 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__71(_architecture 16 0 71 (_process (_simple)(_target(10)(11)(12))(_sensitivity(26)(0)(3)))))
			(line__84(_architecture 17 0 84 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__93(_architecture 18 0 93 (_process (_simple)(_target(10)(11)(12))(_sensitivity(27)(0)(4)))))
			(line__106(_architecture 19 0 106 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__115(_architecture 20 0 115 (_process (_simple)(_target(10)(11)(12))(_sensitivity(28)(0)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(197379 )
		(131586 )
		(771 )
	)
	(_model . vga_bsprite2a 21 -1
	)
)
I 000051 55 5675          1395789427607 reymoyet_a
(_unit VHDL (reymoyet 0 43 (reymoyet_a 0 51 ))
	(_version vb4)
	(_time 1395789427608 2014.03.25 19:17:07)
	(_source (\./../src/reymoyet.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0e3b3e4b5e6eda6e2b5f6ebe8b6b5b7b4b7b2b6b5)
	(_entity
		(_time 1395707920290)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_reymoyet )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 0)))
				((C_INIT_FILE_NAME)(_string \"no_coe_file_loaded"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 5645          1395789439425 mona_a
(_unit VHDL (mona 0 43 (mona_a 0 51 ))
	(_version vb4)
	(_time 1395789439426 2014.03.25 19:17:19)
	(_source (\./../src/mona.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1b1e3b2b6b6e0f7e6e4a5bbe6e7b4e7e0e7b5e7b7)
	(_entity
		(_time 1395789439421)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_mona )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"mona.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 5645          1395789453173 skye_a
(_unit VHDL (skye 0 43 (skye_a 0 51 ))
	(_version vb4)
	(_time 1395789453174 2014.03.25 19:17:33)
	(_source (\./../src/skye.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9195979ec2c7cc87929582cb9296989794969297c3)
	(_entity
		(_time 1395789453168)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_skye )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"skye.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000057 55 10712         1395789822076 group_photos_top
(_unit VHDL (group_photos_top 0 3 (group_photos_top 0 16 ))
	(_version vb4)
	(_time 1395789822077 2014.03.25 19:23:42)
	(_source (\./../src/group_photos_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c2919e92c792879c9f80c9979790969896c69794)
	(_entity
		(_time 1395708317513)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(vga_bsprite2a
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 106 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 115 (_component vga_bsprite2a )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite2a vga_bsprite2a)
		)
	)
	(_instantiation skyePic 0 132 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 139 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation rey 0 146 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top 1 -1
	)
)
I 000057 55 10712         1395789827659 group_photos_top
(_unit VHDL (group_photos_top 0 3 (group_photos_top 0 16 ))
	(_version vb4)
	(_time 1395789827660 2014.03.25 19:23:47)
	(_source (\./../src/group_photos_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61323560623663766d6e7138666661676967376665)
	(_entity
		(_time 1395708317513)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(vga_bsprite2a
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 106 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 115 (_component vga_bsprite2a )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite2a vga_bsprite2a)
		)
	)
	(_instantiation skyePic 0 132 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 139 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation rey 0 146 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top 1 -1
	)
)
I 000054 55 9470          1395790333062 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395790333063 2014.03.25 19:32:13)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a5f3a1f2a7f2f0b0f4f7b7fef7a2a5a2a7a3aca2a1)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 63 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 63 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 72 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~138 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~138 0 85 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~138 0 85 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 94 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1314 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1314 0 107 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1314 0 107 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 116 (_process 20 )))
		(_process
			(line__36(_architecture 0 0 36 (_assignment (_simple)(_target(20)))))
			(line__37(_architecture 1 0 37 (_assignment (_simple)(_target(21)))))
			(line__38(_architecture 2 0 38 (_assignment (_simple)(_target(22)))))
			(line__39(_architecture 3 0 39 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__40(_architecture 4 0 40 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__41(_architecture 5 0 41 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__42(_architecture 6 0 42 (_assignment (_simple)(_target(16))(_sensitivity(23)(2)))))
			(line__43(_architecture 7 0 43 (_assignment (_simple)(_target(13))(_sensitivity(20)(1)))))
			(line__45(_architecture 8 0 45 (_assignment (_simple)(_target(17))(_sensitivity(24)(2)))))
			(line__46(_architecture 9 0 46 (_assignment (_simple)(_target(14))(_sensitivity(20)(21)(1)))))
			(line__48(_architecture 10 0 48 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__49(_architecture 11 0 49 (_assignment (_simple)(_target(15))(_sensitivity(20)(21)(22)(1)))))
			(line__53(_architecture 12 0 53 (_assignment (_simple)(_target(26))(_sensitivity(20)(23)(1)(2)))))
			(line__56(_architecture 13 0 56 (_assignment (_simple)(_target(27))(_sensitivity(20)(21)(24)(1)(2)))))
			(line__59(_architecture 14 0 59 (_assignment (_simple)(_target(28))(_sensitivity(20)(21)(22)(25)(1)(2)))))
			(line__62(_architecture 15 0 62 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__71(_architecture 16 0 71 (_process (_simple)(_target(10)(11)(12))(_sensitivity(26)(0)(3)))))
			(line__84(_architecture 17 0 84 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__93(_architecture 18 0 93 (_process (_simple)(_target(10)(11)(12))(_sensitivity(27)(0)(4)))))
			(line__106(_architecture 19 0 106 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__115(_architecture 20 0 115 (_process (_simple)(_target(10)(11)(12))(_sensitivity(28)(0)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
	)
	(_model . vga_bsprite2a 21 -1
	)
)
I 000054 55 11046         1395791135836 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395791135837 2014.03.25 19:45:35)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 73217772772426662c2461282174737471757a7477)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 74 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 98 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 20 )))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(20)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(21)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(22)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(16))(_sensitivity(23)(2)))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(13))(_sensitivity(20)(1)))))
			(line__47(_architecture 8 0 47 (_assignment (_simple)(_target(17))(_sensitivity(24)(2)))))
			(line__48(_architecture 9 0 48 (_assignment (_simple)(_target(14))(_sensitivity(20)(21)(1)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(15))(_sensitivity(20)(21)(22)(1)))))
			(line__55(_architecture 12 0 55 (_assignment (_simple)(_target(26))(_sensitivity(20)(23)(1)(2)))))
			(line__58(_architecture 13 0 58 (_assignment (_simple)(_target(27))(_sensitivity(20)(21)(24)(1)(2)))))
			(line__61(_architecture 14 0 61 (_assignment (_simple)(_target(28))(_sensitivity(20)(21)(22)(25)(1)(2)))))
			(line__64(_architecture 15 0 64 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__73(_architecture 16 0 73 (_process (_simple)(_target(29)(35)(40)(41))(_sensitivity(26)(0)(3)))))
			(line__88(_architecture 17 0 88 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__97(_architecture 18 0 97 (_process (_simple)(_target(30)(36)(39)(43))(_sensitivity(27)(0)(4)))))
			(line__112(_architecture 19 0 112 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__121(_architecture 20 0 121 (_process (_simple)(_target(31)(37)(38)(42))(_sensitivity(28)(0)(5)))))
			(line__136(_architecture 21 0 136 (_process (_simple)(_target(10)(11)(12))(_sensitivity(26)(27)(28)(0)(3)(4)(5))(_read(29)(30)(31)(35)(37)(38)(39)(40)(41)(42)(43)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
	)
	(_model . vga_bsprite2a 22 -1
	)
)
I 000054 55 11059         1395791300030 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395791300031 2014.03.25 19:48:20)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1e0e4b2e7b6b4f4beb2f3bab3e6e1e6e3e7e8e6e5)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 74 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 98 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 20 )))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(20)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(21)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(22)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(16))(_sensitivity(23)(2)))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(13))(_sensitivity(20)(1)))))
			(line__47(_architecture 8 0 47 (_assignment (_simple)(_target(17))(_sensitivity(24)(2)))))
			(line__48(_architecture 9 0 48 (_assignment (_simple)(_target(14))(_sensitivity(20)(21)(1)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(15))(_sensitivity(20)(21)(22)(1)))))
			(line__55(_architecture 12 0 55 (_assignment (_simple)(_target(26))(_sensitivity(20)(23)(1)(2)))))
			(line__58(_architecture 13 0 58 (_assignment (_simple)(_target(27))(_sensitivity(20)(21)(24)(1)(2)))))
			(line__61(_architecture 14 0 61 (_assignment (_simple)(_target(28))(_sensitivity(20)(21)(22)(25)(1)(2)))))
			(line__64(_architecture 15 0 64 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__73(_architecture 16 0 73 (_process (_simple)(_target(29)(35)(40)(41))(_sensitivity(26)(0)(3)))))
			(line__88(_architecture 17 0 88 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__97(_architecture 18 0 97 (_process (_simple)(_target(30)(36)(39)(43))(_sensitivity(27)(0)(4)))))
			(line__112(_architecture 19 0 112 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__121(_architecture 20 0 121 (_process (_simple)(_target(31)(37)(38)(42))(_sensitivity(28)(0)(5)))))
			(line__136(_architecture 21 0 136 (_process (_simple)(_target(10)(11)(12))(_sensitivity(26)(27)(28)(0)(3)(4)(5))(_read(29)(30)(31)(35)(37)(38)(39)(40)(41)(42)(43)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
	)
	(_model . vga_bsprite2a 22 -1
	)
)
I 000054 55 11063         1395791742881 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395791742882 2014.03.25 19:55:42)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9bcbaedb7eeecace6eaabe2ebbeb9bebbbfb0bebd)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 74 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 98 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 20 )))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(20)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(21)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(22)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(16))(_sensitivity(23)(2)))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(13))(_sensitivity(20)(1)))))
			(line__47(_architecture 8 0 47 (_assignment (_simple)(_target(17))(_sensitivity(24)(2)))))
			(line__48(_architecture 9 0 48 (_assignment (_simple)(_target(14))(_sensitivity(20)(21)(1)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(15))(_sensitivity(20)(21)(22)(1)))))
			(line__55(_architecture 12 0 55 (_assignment (_simple)(_target(26))(_sensitivity(20)(23)(1)(2)))))
			(line__58(_architecture 13 0 58 (_assignment (_simple)(_target(27))(_sensitivity(20)(21)(24)(1)(2)))))
			(line__61(_architecture 14 0 61 (_assignment (_simple)(_target(28))(_sensitivity(20)(21)(22)(25)(1)(2)))))
			(line__64(_architecture 15 0 64 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__73(_architecture 16 0 73 (_process (_simple)(_target(29)(35)(40)(41))(_sensitivity(26)(0)(3)))))
			(line__88(_architecture 17 0 88 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__97(_architecture 18 0 97 (_process (_simple)(_target(30)(36)(39)(43))(_sensitivity(27)(0)(4)))))
			(line__112(_architecture 19 0 112 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__121(_architecture 20 0 121 (_process (_simple)(_target(31)(37)(38)(42))(_sensitivity(28)(0)(5)))))
			(line__136(_architecture 21 0 136 (_process (_simple)(_target(10)(11)(12))(_sensitivity(26)(27)(28)(0)(3)(4)(5))(_read(29)(30)(31)(35)(36)(37)(38)(39)(40)(41)(42)(43)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
	)
	(_model . vga_bsprite2a 22 -1
	)
)
I 000054 55 11050         1395791988697 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395791988698 2014.03.25 19:59:48)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcaeffaca8aba9e9a3abeea7aefbfcfbfefaf5fbf8)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 74 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 98 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 20 )))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(20)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(21)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(22)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(16))(_sensitivity(23)(2)))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(13))(_sensitivity(20)(1)))))
			(line__47(_architecture 8 0 47 (_assignment (_simple)(_target(17))(_sensitivity(24)(2)))))
			(line__48(_architecture 9 0 48 (_assignment (_simple)(_target(14))(_sensitivity(20)(21)(1)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(15))(_sensitivity(20)(21)(22)(1)))))
			(line__55(_architecture 12 0 55 (_assignment (_simple)(_target(26))(_sensitivity(20)(23)(1)(2)))))
			(line__58(_architecture 13 0 58 (_assignment (_simple)(_target(27))(_sensitivity(20)(21)(24)(1)(2)))))
			(line__61(_architecture 14 0 61 (_assignment (_simple)(_target(28))(_sensitivity(20)(21)(22)(25)(1)(2)))))
			(line__64(_architecture 15 0 64 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__73(_architecture 16 0 73 (_process (_simple)(_target(29)(35)(40)(41))(_sensitivity(26)(0)(3)))))
			(line__88(_architecture 17 0 88 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__97(_architecture 18 0 97 (_process (_simple)(_target(30)(36)(39)(43))(_sensitivity(27)(0)(4)))))
			(line__112(_architecture 19 0 112 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__121(_architecture 20 0 121 (_process (_simple)(_target(31)(37)(38)(42))(_sensitivity(28)(0)(5)))))
			(line__136(_architecture 21 0 136 (_process (_simple)(_target(10)(11)(12))(_sensitivity(26)(27)(28)(0)(3)(4)(5))(_read(29)(30)(31)(35)(36)(37)(38)(39)(40)(41)(42)(43)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
	)
	(_model . vga_bsprite2a 22 -1
	)
)
I 000054 55 11038         1395792302449 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395792302450 2014.03.25 20:05:02)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 91c7c19e97c6c484cec683cac39691969397989695)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 74 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 98 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 20 )))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(20)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(21)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(22)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(16))(_sensitivity(23)(2)))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(13))(_sensitivity(20)(1)))))
			(line__47(_architecture 8 0 47 (_assignment (_simple)(_target(17))(_sensitivity(24)(2)))))
			(line__48(_architecture 9 0 48 (_assignment (_simple)(_target(14))(_sensitivity(20)(21)(1)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(15))(_sensitivity(20)(21)(22)(1)))))
			(line__55(_architecture 12 0 55 (_assignment (_simple)(_target(26))(_sensitivity(20)(23)(1)(2)))))
			(line__58(_architecture 13 0 58 (_assignment (_simple)(_target(27))(_sensitivity(21)(24)(1)(2)))))
			(line__61(_architecture 14 0 61 (_assignment (_simple)(_target(28))(_sensitivity(22)(25)(1)(2)))))
			(line__64(_architecture 15 0 64 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__73(_architecture 16 0 73 (_process (_simple)(_target(29)(35)(40)(41))(_sensitivity(26)(0)(3)))))
			(line__88(_architecture 17 0 88 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__97(_architecture 18 0 97 (_process (_simple)(_target(30)(36)(39)(43))(_sensitivity(27)(0)(4)))))
			(line__112(_architecture 19 0 112 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__121(_architecture 20 0 121 (_process (_simple)(_target(31)(37)(38)(42))(_sensitivity(28)(0)(5)))))
			(line__136(_architecture 21 0 136 (_process (_simple)(_target(10)(11)(12))(_sensitivity(26)(27)(28)(0)(3)(4)(5))(_read(29)(30)(31)(35)(36)(37)(38)(39)(40)(41)(42)(43)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
	)
	(_model . vga_bsprite2a 22 -1
	)
)
I 000052 55 4078          1395792825237 vga_640x480
(_unit VHDL (vga_640x480 0 5 (vga_640x480 0 15 ))
	(_version vb4)
	(_time 1395792825238 2014.03.25 20:13:45)
	(_source (\./../src/vga_640x480.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b8eeb7ecb7efedadeaedaee7edbbb8bfb0bbbcbbb0)
	(_entity
		(_time 1395686354576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HPIXELS ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_architecture (_string \"1100100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VLINES ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_architecture (_string \"1000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HBP ~STD_LOGIC_VECTOR{9~downto~0}~134 0 20 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HFP ~STD_LOGIC_VECTOR{9~downto~0}~136 0 22 (_architecture (_string \"1100010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VBP ~STD_LOGIC_VECTOR{9~downto~0}~138 0 24 (_architecture (_string \"0000011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VFP ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 26 (_architecture (_string \"0111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal HCS ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal vcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal VSENABLE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_target(7)(9))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__57(_architecture 2 0 57 (_process (_target(8))(_sensitivity(0)(1)(8))(_dssslsensitivity 2)(_read(9)))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)))))
			(line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((hc)(HCS)))(_target(4))(_sensitivity(7)))))
			(line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((vc)(vcs)))(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
	)
	(_model . vga_640x480 7 -1
	)
)
I 000053 55 1413          1395792825342 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1395792825343 2014.03.25 20:13:45)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15424712434217031740574f40131c1213131c1311)
	(_entity
		(_time 1395686878715)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000054 55 11038         1395792825402 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395792825403 2014.03.25 20:13:45)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 54020357570301410b03460f0653545356525d5350)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 74 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 98 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 20 )))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(20)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(21)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(22)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(16))(_sensitivity(2)(23)))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(13))(_sensitivity(1)(20)))))
			(line__47(_architecture 8 0 47 (_assignment (_simple)(_target(17))(_sensitivity(2)(24)))))
			(line__48(_architecture 9 0 48 (_assignment (_simple)(_target(14))(_sensitivity(1)(20)(21)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(18))(_sensitivity(2)(25)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(15))(_sensitivity(1)(20)(21)(22)))))
			(line__55(_architecture 12 0 55 (_assignment (_simple)(_target(26))(_sensitivity(1)(2)(20)(23)))))
			(line__58(_architecture 13 0 58 (_assignment (_simple)(_target(27))(_sensitivity(1)(2)(21)(24)))))
			(line__61(_architecture 14 0 61 (_assignment (_simple)(_target(28))(_sensitivity(1)(2)(22)(25)))))
			(line__64(_architecture 15 0 64 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__73(_architecture 16 0 73 (_process (_simple)(_target(29)(35)(40)(41))(_sensitivity(0)(3)(26)))))
			(line__88(_architecture 17 0 88 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__97(_architecture 18 0 97 (_process (_simple)(_target(30)(36)(39)(43))(_sensitivity(0)(4)(27)))))
			(line__112(_architecture 19 0 112 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__121(_architecture 20 0 121 (_process (_simple)(_target(31)(37)(38)(42))(_sensitivity(0)(5)(28)))))
			(line__136(_architecture 21 0 136 (_process (_simple)(_target(10)(11)(12))(_sensitivity(0)(3)(4)(5)(26)(27)(28))(_read(29)(30)(31)(35)(36)(37)(38)(39)(40)(41)(42)(43)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
	)
	(_model . vga_bsprite2a 22 -1
	)
)
I 000057 55 10712         1395792825489 group_photos_top
(_unit VHDL (group_photos_top 0 3 (group_photos_top 0 16 ))
	(_version vb4)
	(_time 1395792825490 2014.03.25 20:13:45)
	(_source (\./../src/group_photos_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1e6e7e4b2e6b3a6bdbea1e8b6b6b1b7b9b7e7b6b5)
	(_entity
		(_time 1395708317513)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(vga_bsprite2a
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 106 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 115 (_component vga_bsprite2a )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite2a vga_bsprite2a)
		)
	)
	(_instantiation skyePic 0 132 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 139 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation rey 0 146 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top 1 -1
	)
)
I 000051 55 5669          1395792825548 reymoyet_a
(_unit VHDL (reymoyet 0 43 (reymoyet_a 0 51 ))
	(_version vb4)
	(_time 1395792825549 2014.03.25 20:13:45)
	(_source (\./../src/reymoyet.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b6b3b3e5b6bdf6b2e5a6bbb8e6e5e7e4e7e2e6e5)
	(_entity
		(_time 1395707920290)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_reymoyet )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"reymoyet.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000052 55 1887          1395792825556 vga_stripes
(_unit VHDL (vga_stripes 0 5 (vga_stripes 0 14 ))
	(_version vb4)
	(_time 1395792825600 2014.03.25 20:13:45)
	(_source (\./../src/vga_stripes.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1e484a194c494b0b49100d454b191c1817191e181b)
	(_entity
		(_time 1395709460075)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(514 )
	)
	(_model . vga_stripes 1 -1
	)
)
I 000056 55 5671          1395792825714 vga_stripes_top
(_unit VHDL (vga_stripes_top 0 4 (vga_stripes_top 0 16 ))
	(_version vb4)
	(_time 1395792825715 2014.03.25 20:13:45)
	(_source (\./../src/vga_stripes_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8cdad882d8dbd999df8f9fd7d98b8e8a858b8c8a89)
	(_entity
		(_time 1395709509417)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(vga_stripes
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 46 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 47 (_entity (_in ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~138 0 49 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 65 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation U3 0 76 (_component vga_stripes )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_stripes vga_stripes)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(7))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . vga_stripes_top 1 -1
	)
)
I 000047 55 5645          1395792825771 mona_a
(_unit VHDL (mona 0 43 (mona_a 0 51 ))
	(_version vb4)
	(_time 1395792825772 2014.03.25 20:13:45)
	(_source (\./../src/mona.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ca9dcc9fcd9dcbdccdcf8e90cdcc9fcccbcc9ecc9c)
	(_entity
		(_time 1395789439420)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_mona )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"mona.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 5645          1395792825778 skye_a
(_unit VHDL (skye 0 43 (skye_a 0 51 ))
	(_version vb4)
	(_time 1395792825779 2014.03.25 20:13:45)
	(_source (\./../src/skye.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ca9c9b9fc99c97dcc9ced990c9cdc3cccfcdc9cc98)
	(_entity
		(_time 1395789453167)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_skye )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"skye.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000052 55 4078          1395793583898 vga_640x480
(_unit VHDL (vga_640x480 0 5 (vga_640x480 0 15 ))
	(_version vb4)
	(_time 1395793583899 2014.03.25 20:26:23)
	(_source (\./../src/vga_640x480.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 30346235376765256265266f653330373833343338)
	(_entity
		(_time 1395686354576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 10 (_entity (_out ))))
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HPIXELS ~STD_LOGIC_VECTOR{9~downto~0}~13 0 16 (_architecture (_string \"1100100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VLINES ~STD_LOGIC_VECTOR{9~downto~0}~132 0 18 (_architecture (_string \"1000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HBP ~STD_LOGIC_VECTOR{9~downto~0}~134 0 20 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal HFP ~STD_LOGIC_VECTOR{9~downto~0}~136 0 22 (_architecture (_string \"1100010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VBP ~STD_LOGIC_VECTOR{9~downto~0}~138 0 24 (_architecture (_string \"0000011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal VFP ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 26 (_architecture (_string \"0111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal HCS ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal vcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 28 (_architecture (_uni ))))
		(_signal (_internal VSENABLE ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_process (_target(7)(9))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__57(_architecture 2 0 57 (_process (_target(8))(_sensitivity(0)(1)(8))(_dssslsensitivity 2)(_read(9)))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)))))
			(line__78(_architecture 5 0 78 (_assignment (_simple)(_alias((hc)(HCS)))(_target(4))(_sensitivity(7)))))
			(line__79(_architecture 6 0 79 (_assignment (_simple)(_alias((vc)(vcs)))(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
	)
	(_model . vga_640x480 7 -1
	)
)
I 000053 55 1413          1395793583988 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1395793583989 2014.03.25 20:26:23)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8e8bd98088d98c988cdbccd4db888789888887888a)
	(_entity
		(_time 1395686878715)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000054 55 11038         1395793584052 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395793584053 2014.03.25 20:26:24)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ccc89e99989b99d9939bde979ecbcccbcecac5cbc8)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 65 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 74 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 89 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 98 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 20 )))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(20)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(21)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(22)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__44(_architecture 6 0 44 (_assignment (_simple)(_target(16))(_sensitivity(2)(23)))))
			(line__45(_architecture 7 0 45 (_assignment (_simple)(_target(13))(_sensitivity(1)(20)))))
			(line__47(_architecture 8 0 47 (_assignment (_simple)(_target(17))(_sensitivity(2)(24)))))
			(line__48(_architecture 9 0 48 (_assignment (_simple)(_target(14))(_sensitivity(1)(20)(21)))))
			(line__50(_architecture 10 0 50 (_assignment (_simple)(_target(18))(_sensitivity(2)(25)))))
			(line__51(_architecture 11 0 51 (_assignment (_simple)(_target(15))(_sensitivity(1)(20)(21)(22)))))
			(line__55(_architecture 12 0 55 (_assignment (_simple)(_target(26))(_sensitivity(1)(2)(20)(23)))))
			(line__58(_architecture 13 0 58 (_assignment (_simple)(_target(27))(_sensitivity(1)(2)(21)(24)))))
			(line__61(_architecture 14 0 61 (_assignment (_simple)(_target(28))(_sensitivity(1)(2)(22)(25)))))
			(line__64(_architecture 15 0 64 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__73(_architecture 16 0 73 (_process (_simple)(_target(29)(35)(40)(41))(_sensitivity(0)(3)(26)))))
			(line__88(_architecture 17 0 88 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__97(_architecture 18 0 97 (_process (_simple)(_target(30)(36)(39)(43))(_sensitivity(0)(4)(27)))))
			(line__112(_architecture 19 0 112 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__121(_architecture 20 0 121 (_process (_simple)(_target(31)(37)(38)(42))(_sensitivity(0)(5)(28)))))
			(line__136(_architecture 21 0 136 (_process (_simple)(_target(10)(11)(12))(_sensitivity(0)(3)(4)(5)(26)(27)(28))(_read(29)(30)(31)(35)(36)(37)(38)(39)(40)(41)(42)(43)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
	)
	(_model . vga_bsprite2a 22 -1
	)
)
I 000057 55 10712         1395793584142 group_photos_top
(_unit VHDL (group_photos_top 0 3 (group_photos_top 0 16 ))
	(_version vb4)
	(_time 1395793584143 2014.03.25 20:26:24)
	(_source (\./../src/group_photos_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a2f782f797d283d26253a732d2d2a2c222c7c2d2e)
	(_entity
		(_time 1395708317513)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(vga_bsprite2a
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 106 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 115 (_component vga_bsprite2a )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite2a vga_bsprite2a)
		)
	)
	(_instantiation skyePic 0 132 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 139 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation rey 0 146 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top 1 -1
	)
)
V 000051 55 5669          1395793584200 reymoyet_a
(_unit VHDL (reymoyet 0 43 (reymoyet_a 0 51 ))
	(_version vb4)
	(_time 1395793584201 2014.03.25 20:26:24)
	(_source (\./../src/reymoyet.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 686c3f68653e357e3a6d2e33306e6d6f6c6f6a6e6d)
	(_entity
		(_time 1395707920290)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_reymoyet )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"reymoyet.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000052 55 1887          1395793584207 vga_stripes
(_unit VHDL (vga_stripes 0 5 (vga_stripes 0 14 ))
	(_version vb4)
	(_time 1395793584208 2014.03.25 20:26:24)
	(_source (\./../src/vga_stripes.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 686c3b68673f3d7d3f667b333d6f6a6e616f686e6d)
	(_entity
		(_time 1395709460075)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11 (_entity (_out ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(514 )
	)
	(_model . vga_stripes 1 -1
	)
)
V 000056 55 5671          1395793584273 vga_stripes_top
(_unit VHDL (vga_stripes_top 0 4 (vga_stripes_top 0 16 ))
	(_version vb4)
	(_time 1395793584274 2014.03.25 20:26:24)
	(_source (\./../src/vga_stripes_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6a2f5f1a7f1f3b3f5a5b5fdf3a1a4a0afa1a6a0a3)
	(_entity
		(_time 1395709509417)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
		(vga_stripes
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 46 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 47 (_entity (_in ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~138 0 49 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 58 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 65 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation U3 0 76 (_component vga_stripes )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_stripes vga_stripes)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_process
			(line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(7))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . vga_stripes_top 1 -1
	)
)
V 000047 55 5645          1395793584334 mona_a
(_unit VHDL (mona 0 43 (mona_a 0 51 ))
	(_version vb4)
	(_time 1395793584335 2014.03.25 20:26:24)
	(_source (\./../src/mona.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5e0e4b6b6b2e4f3e2e0a1bfe2e3b0e3e4e3b1e3b3)
	(_entity
		(_time 1395789439420)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_mona )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"mona.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000047 55 5645          1395793584341 skye_a
(_unit VHDL (skye 0 43 (skye_a 0 51 ))
	(_version vb4)
	(_time 1395793584342 2014.03.25 20:26:24)
	(_source (\./../src/skye.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f0a2a4a2a2a9e2f7f0e7aef7f3fdf2f1f3f7f2a6)
	(_entity
		(_time 1395789453167)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(wrapped_skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_entity (_out ))))
			)
		)
	)
	(_instantiation U0 0 129 (_component wrapped_skye )
		(_port
			((clka)(clka))
			((addra)(addra))
			((douta)(douta))
		)
		(_use (_entity xilinxcorelib BLK_MEM_GEN_V7_3 behavioral)
			(_generic
				((C_FAMILY)(_string \"spartan3"\))
				((C_XDEVICEFAMILY)(_string \"spartan3e"\))
				((C_INTERFACE_TYPE)((i 0)))
				((C_USE_BRAM_BLOCK)((i 0)))
				((C_ENABLE_32BIT_ADDRESS)((i 0)))
				((C_AXI_TYPE)((i 1)))
				((C_AXI_SLAVE_TYPE)((i 0)))
				((C_HAS_AXI_ID)((i 0)))
				((C_AXI_ID_WIDTH)((i 4)))
				((C_MEM_TYPE)((i 3)))
				((C_BYTE_SIZE)((i 9)))
				((C_ALGORITHM)((i 1)))
				((C_PRIM_TYPE)((i 1)))
				((C_LOAD_INIT_FILE)((i 1)))
				((C_INIT_FILE_NAME)(_string \"skye.mif"\))
				((C_INIT_FILE)(_string \"BlankString"\))
				((C_USE_DEFAULT_DATA)((i 0)))
				((C_DEFAULT_DATA)(_string \"0"\))
				((C_RST_TYPE)(_string \"SYNC"\))
				((C_HAS_RSTA)((i 0)))
				((C_RST_PRIORITY_A)(_string \"CE"\))
				((C_RSTRAM_A)((i 0)))
				((C_INITA_VAL)(_string \"0"\))
				((C_HAS_ENA)((i 0)))
				((C_HAS_REGCEA)((i 0)))
				((C_USE_BYTE_WEA)((i 0)))
				((C_WEA_WIDTH)((i 1)))
				((C_WRITE_MODE_A)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_A)((i 8)))
				((C_READ_WIDTH_A)((i 8)))
				((C_WRITE_DEPTH_A)((i 10000)))
				((C_READ_DEPTH_A)((i 10000)))
				((C_ADDRA_WIDTH)((i 14)))
				((C_HAS_RSTB)((i 0)))
				((C_RST_PRIORITY_B)(_string \"CE"\))
				((C_RSTRAM_B)((i 0)))
				((C_INITB_VAL)(_string \"0"\))
				((C_HAS_ENB)((i 0)))
				((C_HAS_REGCEB)((i 0)))
				((C_USE_BYTE_WEB)((i 0)))
				((C_WEB_WIDTH)((i 1)))
				((C_WRITE_MODE_B)(_string \"WRITE_FIRST"\))
				((C_WRITE_WIDTH_B)((i 8)))
				((C_READ_WIDTH_B)((i 8)))
				((C_WRITE_DEPTH_B)((i 10000)))
				((C_READ_DEPTH_B)((i 10000)))
				((C_ADDRB_WIDTH)((i 14)))
				((C_HAS_MEM_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MEM_OUTPUT_REGS_B)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_A)((i 0)))
				((C_HAS_MUX_OUTPUT_REGS_B)((i 0)))
				((C_HAS_SOFTECC_INPUT_REGS_A)((i 0)))
				((C_HAS_SOFTECC_OUTPUT_REGS_B)((i 0)))
				((C_MUX_PIPELINE_STAGES)((i 0)))
				((C_USE_SOFTECC)((i 0)))
				((C_USE_ECC)((i 0)))
				((C_HAS_INJECTERR)((i 0)))
				((C_SIM_COLLISION_CHECK)(_string \"ALL"\))
				((C_COMMON_CLK)((i 0)))
				((C_DISABLE_WARN_BHV_COLL)((i 0)))
				((C_DISABLE_WARN_BHV_RANGE)((i 0)))
			)
			(_port
				((CLKA)(clka))
				((RSTA)(_open))
				((ENA)(_open))
				((REGCEA)(_open))
				((WEA)(_open))
				((ADDRA)(addra))
				((DINA)(_open))
				((DOUTA)(douta))
				((CLKB)(_open))
				((RSTB)(_open))
				((ENB)(_open))
				((REGCEB)(_open))
				((WEB)(_open))
				((ADDRB)(_open))
				((DINB)(_open))
				((DOUTB)(_open))
				((INJECTSBITERR)(_open))
				((INJECTDBITERR)(_open))
				((SBITERR)(_open))
				((DBITERR)(_open))
				((RDADDRECC)(_open))
				((S_AClk)(_open))
				((S_ARESETN)(_open))
				((S_AXI_AWID)(_open))
				((S_AXI_AWADDR)(_open))
				((S_AXI_AWLEN)(_open))
				((S_AXI_AWSIZE)(_open))
				((S_AXI_AWBURST)(_open))
				((S_AXI_AWVALID)(_open))
				((S_AXI_AWREADY)(_open))
				((S_AXI_WDATA)(_open))
				((S_AXI_WSTRB)(_open))
				((S_AXI_WLAST)(_open))
				((S_AXI_WVALID)(_open))
				((S_AXI_WREADY)(_open))
				((S_AXI_BID)(_open))
				((S_AXI_BRESP)(_open))
				((S_AXI_BVALID)(_open))
				((S_AXI_BREADY)(_open))
				((S_AXI_ARID)(_open))
				((S_AXI_ARADDR)(_open))
				((S_AXI_ARLEN)(_open))
				((S_AXI_ARSIZE)(_open))
				((S_AXI_ARBURST)(_open))
				((S_AXI_ARVALID)(_open))
				((S_AXI_ARREADY)(_open))
				((S_AXI_RID)(_open))
				((S_AXI_RDATA)(_open))
				((S_AXI_RRESP)(_open))
				((S_AXI_RLAST)(_open))
				((S_AXI_RVALID)(_open))
				((S_AXI_RREADY)(_open))
				((S_AXI_INJECTSBITERR)(_open))
				((S_AXI_INJECTDBITERR)(_open))
				((S_AXI_SBITERR)(_open))
				((S_AXI_DBITERR)(_open))
				((S_AXI_RDADDRECC)(_open))
			)
		)
	)
	(_object
		(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~12 0 46 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~12 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000054 55 11026         1395794558346 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 6 (vga_bsprite2a 0 23 ))
	(_version vb4)
	(_time 1395794558347 2014.03.25 20:42:38)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code acaaf8fbf8fbf9b9f3f8bef7feabacabaeaaa5aba8)
	(_entity
		(_time 1395788514016)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 26 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 28 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 29 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 66 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 66 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 75 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 90 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 90 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 99 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 114 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 114 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 123 (_process 20 )))
		(_process
			(line__38(_architecture 0 0 38 (_assignment (_simple)(_target(20)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(21)))))
			(line__40(_architecture 2 0 40 (_assignment (_simple)(_target(22)))))
			(line__41(_architecture 3 0 41 (_assignment (_simple)(_target(23))(_sensitivity(6(d_7_6))))))
			(line__42(_architecture 4 0 42 (_assignment (_simple)(_target(24))(_sensitivity(6(d_5_4))))))
			(line__43(_architecture 5 0 43 (_assignment (_simple)(_target(25))(_sensitivity(6(d_3_2))))))
			(line__45(_architecture 6 0 45 (_assignment (_simple)(_target(16))(_sensitivity(23)(2)))))
			(line__46(_architecture 7 0 46 (_assignment (_simple)(_target(13))(_sensitivity(20)(1)))))
			(line__48(_architecture 8 0 48 (_assignment (_simple)(_target(17))(_sensitivity(24)(2)))))
			(line__49(_architecture 9 0 49 (_assignment (_simple)(_target(14))(_sensitivity(21)(1)))))
			(line__51(_architecture 10 0 51 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__52(_architecture 11 0 52 (_assignment (_simple)(_target(15))(_sensitivity(22)(1)))))
			(line__56(_architecture 12 0 56 (_assignment (_simple)(_target(26))(_sensitivity(20)(23)(1)(2)))))
			(line__59(_architecture 13 0 59 (_assignment (_simple)(_target(27))(_sensitivity(21)(24)(1)(2)))))
			(line__62(_architecture 14 0 62 (_assignment (_simple)(_target(28))(_sensitivity(22)(25)(1)(2)))))
			(line__65(_architecture 15 0 65 (_process (_simple)(_target(7))(_sensitivity(13)(16)))))
			(line__74(_architecture 16 0 74 (_process (_simple)(_target(29)(35)(40)(41))(_sensitivity(26)(0)(3)))))
			(line__89(_architecture 17 0 89 (_process (_simple)(_target(8))(_sensitivity(14)(17)))))
			(line__98(_architecture 18 0 98 (_process (_simple)(_target(30)(36)(39)(43))(_sensitivity(27)(0)(4)))))
			(line__113(_architecture 19 0 113 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__122(_architecture 20 0 122 (_process (_simple)(_target(31)(37)(38)(42))(_sensitivity(28)(0)(5)))))
			(line__137(_architecture 21 0 137 (_process (_simple)(_target(10)(11)(12))(_sensitivity(26)(27)(28)(0)(3)(4)(5))(_read(29)(30)(31)(35)(36)(37)(38)(39)(40)(41)(42)(43)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
	)
	(_model . vga_bsprite2a 22 -1
	)
)
I 000053 55 1634          1395794577748 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 14 ))
	(_version vb4)
	(_time 1395794577749 2014.03.25 20:42:57)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b6b6f6b6a3c697d693829313e6d626c6d6d626d6f)
	(_entity
		(_time 1395794577746)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 16 (_architecture (_uni ))))
		(_process
			(line__19(_architecture 0 0 19 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(4(0))))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_alias((clk3)(q(23))))(_simpleassign BUF)(_target(3))(_sensitivity(4(23))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 3 -1
	)
)
I 000055 55 11685         1395795467614 vga_bsprite4a2
(_unit VHDL (vga_bsprite4a2 0 6 (vga_bsprite4a2 0 25 ))
	(_version vb4)
	(_time 1395795467615 2014.03.25 20:57:47)
	(_source (\./../src/vga_bsprite4a2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 80d1d48e87d7d59585d592dbd28780878286898784)
	(_entity
		(_time 1395795447464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 28 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 30 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 31 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal state_type 0 38 (_enum1 red_state green_state blue_state (_to (i 0)(i 2)))))
		(_signal (_internal present_state state_type 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 79 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 103 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 127 (_process 20 )))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(22)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(23)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(24)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(25))(_sensitivity(6(d_7_6))))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_target(26))(_sensitivity(6(d_5_4))))))
			(line__47(_architecture 5 0 47 (_assignment (_simple)(_target(27))(_sensitivity(6(d_3_2))))))
			(line__49(_architecture 6 0 49 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__50(_architecture 7 0 50 (_assignment (_simple)(_target(15))(_sensitivity(22)(1)))))
			(line__52(_architecture 8 0 52 (_assignment (_simple)(_target(19))(_sensitivity(26)(2)))))
			(line__53(_architecture 9 0 53 (_assignment (_simple)(_target(16))(_sensitivity(23)(1)))))
			(line__55(_architecture 10 0 55 (_assignment (_simple)(_target(20))(_sensitivity(27)(2)))))
			(line__56(_architecture 11 0 56 (_assignment (_simple)(_target(17))(_sensitivity(24)(1)))))
			(line__60(_architecture 12 0 60 (_assignment (_simple)(_target(28))(_sensitivity(22)(25)(1)(2)))))
			(line__63(_architecture 13 0 63 (_assignment (_simple)(_target(29))(_sensitivity(23)(26)(1)(2)))))
			(line__66(_architecture 14 0 66 (_assignment (_simple)(_target(30))(_sensitivity(24)(27)(1)(2)))))
			(line__69(_architecture 15 0 69 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__78(_architecture 16 0 78 (_process (_simple)(_target(31)(37)(42)(43))(_sensitivity(28)(0)(3)))))
			(line__93(_architecture 17 0 93 (_process (_simple)(_target(10))(_sensitivity(16)(19)))))
			(line__102(_architecture 18 0 102 (_process (_simple)(_target(32)(38)(41)(45))(_sensitivity(29)(0)(4)))))
			(line__117(_architecture 19 0 117 (_process (_simple)(_target(11))(_sensitivity(17)(20)))))
			(line__126(_architecture 20 0 126 (_process (_simple)(_target(33)(39)(40)(44))(_sensitivity(30)(0)(5)))))
			(line__141(_architecture 21 0 141 (_process (_simple)(_target(46))(_sensitivity(7)(8))(_read(47)))))
			(C1State(_architecture 22 0 151 (_process (_simple)(_target(47))(_sensitivity(46)))))
			(line__165(_architecture 23 0 165 (_process (_simple)(_target(12)(13)(14))(_sensitivity(28)(29)(30)(0)(3)(4)(5))(_read(31)(32)(33)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
		(771 )
	)
	(_model . vga_bsprite4a2 24 -1
	)
)
I 000055 55 11685         1395795495118 vga_bsprite4a2
(_unit VHDL (vga_bsprite4a2 0 6 (vga_bsprite4a2 0 25 ))
	(_version vb4)
	(_time 1395795495119 2014.03.25 20:58:15)
	(_source (\./../src/vga_bsprite4a2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efeeefbcbeb8bafaeabdfdb4bde8efe8ede9e6e8eb)
	(_entity
		(_time 1395795447464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 28 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 30 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 31 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal state_type 0 38 (_enum1 red_state green_state blue_state (_to (i 0)(i 2)))))
		(_signal (_internal present_state state_type 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 79 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 103 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 127 (_process 20 )))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(22)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(23)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(24)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(25))(_sensitivity(6(d_7_6))))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_target(26))(_sensitivity(6(d_5_4))))))
			(line__47(_architecture 5 0 47 (_assignment (_simple)(_target(27))(_sensitivity(6(d_3_2))))))
			(line__49(_architecture 6 0 49 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__50(_architecture 7 0 50 (_assignment (_simple)(_target(15))(_sensitivity(22)(1)))))
			(line__52(_architecture 8 0 52 (_assignment (_simple)(_target(19))(_sensitivity(26)(2)))))
			(line__53(_architecture 9 0 53 (_assignment (_simple)(_target(16))(_sensitivity(23)(1)))))
			(line__55(_architecture 10 0 55 (_assignment (_simple)(_target(20))(_sensitivity(27)(2)))))
			(line__56(_architecture 11 0 56 (_assignment (_simple)(_target(17))(_sensitivity(24)(1)))))
			(line__60(_architecture 12 0 60 (_assignment (_simple)(_target(28))(_sensitivity(22)(25)(1)(2)))))
			(line__63(_architecture 13 0 63 (_assignment (_simple)(_target(29))(_sensitivity(23)(26)(1)(2)))))
			(line__66(_architecture 14 0 66 (_assignment (_simple)(_target(30))(_sensitivity(24)(27)(1)(2)))))
			(line__69(_architecture 15 0 69 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__78(_architecture 16 0 78 (_process (_simple)(_target(31)(37)(42)(43))(_sensitivity(28)(0)(3)))))
			(line__93(_architecture 17 0 93 (_process (_simple)(_target(10))(_sensitivity(16)(19)))))
			(line__102(_architecture 18 0 102 (_process (_simple)(_target(32)(38)(41)(45))(_sensitivity(29)(0)(4)))))
			(line__117(_architecture 19 0 117 (_process (_simple)(_target(11))(_sensitivity(17)(20)))))
			(line__126(_architecture 20 0 126 (_process (_simple)(_target(33)(39)(40)(44))(_sensitivity(30)(0)(5)))))
			(line__141(_architecture 21 0 141 (_process (_simple)(_target(46))(_sensitivity(7)(8))(_read(47)))))
			(C1State(_architecture 22 0 152 (_process (_simple)(_target(47))(_sensitivity(46)))))
			(line__166(_architecture 23 0 166 (_process (_simple)(_target(12)(13)(14))(_sensitivity(28)(29)(30)(0)(3)(4)(5))(_read(31)(32)(33)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
		(771 )
	)
	(_model . vga_bsprite4a2 24 -1
	)
)
I 000057 55 11173         1395795643013 group_photos_top
(_unit VHDL (group_photos_top 0 3 (group_photos_top 1 16 ))
	(_version vb4)
	(_time 1395795643014 2014.03.25 21:00:43)
	(_source (\./../src/group_photos_top.vhd\(\./../src/group_photos_top2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f7aff6a2f7a2b7f4a3b0f9a7a7a0a6a8a6f6a7a4)
	(_entity
		(_time 1395708317513)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 1 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 1 32 (_entity (_out ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 1 33 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 42 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 43 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 1 44 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 1 45 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 1 46 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 1 47 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 1 48 (_entity (_out ))))
			)
		)
		(vga_bsprite4a2
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 1 67 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~138 1 68 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 69 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1312 1 70 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1314 1 71 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1316 1 72 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1318 1 73 (_entity (_in ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 1 74 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 75 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1320 1 76 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1322 1 77 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1324 1 78 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 1 79 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1326 1 80 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 1 81 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 1 90 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1328 1 91 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1330 1 92 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~134 1 58 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~136 1 59 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 1 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 1 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 1 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 1 108 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk3)(clk3))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 1 116 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 1 125 (_component vga_bsprite4a2 )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((clk3)(clk3))
			((clr)(clr))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite4a2 vga_bsprite4a2)
		)
	)
	(_instantiation skyePic 1 144 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 1 151 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation rey 1 158 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 1 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 1 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 1 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 1 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 1 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 1 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 1 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 1 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1320 1 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1322 1 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 1 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 1 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 1 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1328 1 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 1 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 100 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 1 100 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 1 100 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 1 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 1 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1332 1 101 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1332 1 101 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 1 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1334 1 102 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1334 1 102 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1334 1 102 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 1 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 1 103 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 1 103 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 1 103 (_architecture (_uni ))))
		(_process
			(line__106(_architecture 0 1 106 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top 1 -1
	)
)
I 000057 55 10810         1395795684410 group_photos_top
(_unit VHDL (group_photos_top 0 3 (group_photos_top 0 16 ))
	(_version vb4)
	(_time 1395795684411 2014.03.25 21:01:24)
	(_source (\./../src/group_photos_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a580c58090d584d56554a035d5d5a5c525c0c5d5e)
	(_entity
		(_time 1395708317513)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(vga_bsprite2a
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
			(_port
				((mclk)(mclk))
				((clr)(clr))
				((clk25)(clk25))
				((clk3)(_open))
			)
		)
	)
	(_instantiation U2 0 106 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 115 (_component vga_bsprite2a )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite2a vga_bsprite2a)
		)
	)
	(_instantiation skyePic 0 132 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 139 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation rey 0 146 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top 1 -1
	)
)
V 000057 55 10810         1395795690818 group_photos_top
(_unit VHDL (group_photos_top 0 3 (group_photos_top 0 16 ))
	(_version vb4)
	(_time 1395795690819 2014.03.25 21:01:30)
	(_source (\./../src/group_photos_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 56565254520154415a59460f515156505e50005152)
	(_entity
		(_time 1395708317513)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
			)
		)
		(vga_bsprite2a
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 101 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . ClockDivider clockdivider)
			(_port
				((mclk)(mclk))
				((clr)(clr))
				((clk25)(clk25))
				((clk3)(_open))
			)
		)
	)
	(_instantiation U2 0 106 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 115 (_component vga_bsprite2a )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite2a vga_bsprite2a)
		)
	)
	(_instantiation skyePic 0 132 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 139 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation rey 0 146 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 96 (_architecture (_uni ))))
		(_process
			(line__99(_architecture 0 0 99 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top 1 -1
	)
)
I 000058 55 11143         1395795731799 group_photos_top2
(_unit VHDL (group_photos_top2 0 3 (group_photos_top2 0 16 ))
	(_version vb4)
	(_time 1395795731800 2014.03.25 21:02:11)
	(_source (\./../src/group_photos_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6a686d3d3b6e7b386f7c356b6b6c6a646a3a6b68)
	(_entity
		(_time 1395795731781)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(vga_bsprite4a2
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~138 0 68 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 69 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 71 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 72 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 73 (_entity (_in ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 76 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1322 0 77 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 78 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 79 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 80 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 91 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 92 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~134 0 58 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 108 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk3)(clk3))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 116 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 125 (_component vga_bsprite4a2 )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((clk3)(clk3))
			((clr)(clr))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite4a2 vga_bsprite4a2)
		)
	)
	(_instantiation skyePic 0 144 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 151 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation rey 0 158 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1328 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 101 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1332 0 101 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 102 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 102 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1334 0 102 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 103 (_architecture (_uni ))))
		(_process
			(line__106(_architecture 0 0 106 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top2 1 -1
	)
)
I 000055 55 11690         1395795899402 vga_bsprite4a2
(_unit VHDL (vga_bsprite4a2 0 6 (vga_bsprite4a2 0 25 ))
	(_version vb4)
	(_time 1395795899403 2014.03.25 21:04:59)
	(_source (\./../src/vga_bsprite4a2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 232d272727747636267631787124232421252a2427)
	(_entity
		(_time 1395795447464)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~126 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~128 0 13 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1210 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1212 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1214 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 26 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 28 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 30 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 31 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 33 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R1rey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R2skye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal R3mona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 34 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal state_type 0 38 (_enum1 red_state green_state blue_state (_to (i 0)(i 2)))))
		(_signal (_internal present_state state_type 0 39 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 15 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 15 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 79 (_process 16 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 17 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 17 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 103 (_process 18 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 19 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 19 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 127 (_process 20 )))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(22)))))
			(line__43(_architecture 1 0 43 (_assignment (_simple)(_target(23)))))
			(line__44(_architecture 2 0 44 (_assignment (_simple)(_target(24)))))
			(line__45(_architecture 3 0 45 (_assignment (_simple)(_target(25))(_sensitivity(6(d_7_6))))))
			(line__46(_architecture 4 0 46 (_assignment (_simple)(_target(26))(_sensitivity(6(d_5_4))))))
			(line__47(_architecture 5 0 47 (_assignment (_simple)(_target(27))(_sensitivity(6(d_3_2))))))
			(line__49(_architecture 6 0 49 (_assignment (_simple)(_target(18))(_sensitivity(25)(2)))))
			(line__50(_architecture 7 0 50 (_assignment (_simple)(_target(15))(_sensitivity(22)(1)))))
			(line__52(_architecture 8 0 52 (_assignment (_simple)(_target(19))(_sensitivity(26)(2)))))
			(line__53(_architecture 9 0 53 (_assignment (_simple)(_target(16))(_sensitivity(23)(1)))))
			(line__55(_architecture 10 0 55 (_assignment (_simple)(_target(20))(_sensitivity(27)(2)))))
			(line__56(_architecture 11 0 56 (_assignment (_simple)(_target(17))(_sensitivity(24)(1)))))
			(line__60(_architecture 12 0 60 (_assignment (_simple)(_target(28))(_sensitivity(22)(25)(1)(2)))))
			(line__63(_architecture 13 0 63 (_assignment (_simple)(_target(29))(_sensitivity(23)(26)(1)(2)))))
			(line__66(_architecture 14 0 66 (_assignment (_simple)(_target(30))(_sensitivity(24)(27)(1)(2)))))
			(line__69(_architecture 15 0 69 (_process (_simple)(_target(9))(_sensitivity(15)(18)))))
			(line__78(_architecture 16 0 78 (_process (_simple)(_target(31)(37)(42)(43))(_sensitivity(28)(0)(3)))))
			(line__93(_architecture 17 0 93 (_process (_simple)(_target(10))(_sensitivity(16)(19)))))
			(line__102(_architecture 18 0 102 (_process (_simple)(_target(32)(38)(41)(45))(_sensitivity(29)(0)(4)))))
			(line__117(_architecture 19 0 117 (_process (_simple)(_target(11))(_sensitivity(17)(20)))))
			(line__126(_architecture 20 0 126 (_process (_simple)(_target(33)(39)(40)(44))(_sensitivity(30)(0)(5)))))
			(line__141(_architecture 21 0 141 (_process (_target(46))(_sensitivity(7)(8)(47))(_dssslsensitivity 2))))
			(C1State(_architecture 22 0 151 (_process (_simple)(_target(47))(_sensitivity(46)))))
			(line__165(_architecture 23 0 165 (_process (_simple)(_target(12)(13)(14))(_sensitivity(28)(29)(30)(0)(3)(4)(5))(_read(31)(32)(33)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 33686018 770 )
		(33751554 50463490 771 )
		(33686274 50528771 770 )
		(33686018 197122 )
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
		(771 )
	)
	(_model . vga_bsprite4a2 24 -1
	)
)
I 000047 55 4009          1395797222071 bounce
(_unit VHDL (bounce 0 5 (bounce 0 18 ))
	(_version vb4)
	(_time 1395797222072 2014.03.25 21:27:02)
	(_source (\./../src/bounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d184d383868780c781d0c28b85d7d3d787d6d4d784)
	(_entity
		(_time 1395797222069)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal c1rey ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal r1rey ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal c1skye ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal r1skye ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal c1mona ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal r1mona ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal creyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rreyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal dcvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal calc ~extieee.std_logic_1164.STD_LOGIC 0 23 (_process 0 )))
		(_constant (_internal c1max ~extSTD.STANDARD.INTEGER 0 24 (_process 0 ((i 400)))))
		(_constant (_internal r1max ~extSTD.STANDARD.INTEGER 0 25 (_process 0 ((i 320)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(5)(6)(7)(8))(_sensitivity(0)(1))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463234 33686274 514 )
		(33751554 50528770 514 )
		(33686018 33686018 770 )
		(50529027 50529027 771 )
	)
	(_model . bounce 1 -1
	)
)
I 000047 55 4009          1395797236700 bounce
(_unit VHDL (bounce 0 5 (bounce 0 18 ))
	(_version vb4)
	(_time 1395797236701 2014.03.25 21:27:16)
	(_source (\./../src/bounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code faaaf1aafdacabecaafbe9a0aefcf8fcacfdfffcaf)
	(_entity
		(_time 1395797222068)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal c1rey ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal r1rey ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal c1skye ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal r1skye ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal c1mona ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal r1mona ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal creyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rreyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal dcvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal calc ~extieee.std_logic_1164.STD_LOGIC 0 23 (_process 0 )))
		(_constant (_internal c1max ~extSTD.STANDARD.INTEGER 0 24 (_process 0 ((i 400)))))
		(_constant (_internal r1max ~extSTD.STANDARD.INTEGER 0 25 (_process 0 ((i 320)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(5)(6)(7)(8))(_sensitivity(0)(1))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463234 33686274 514 )
		(33751554 50528770 514 )
		(33686018 33686018 770 )
		(50529027 50529027 771 )
	)
	(_model . bounce 1 -1
	)
)
V 000052 55 1407          1395797260825 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1395797260826 2014.03.25 21:27:40)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30333b356367322632657269373730373536633733)
	(_entity
		(_time 1395797260823)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(4)(5)(0))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000047 55 4003          1395797427652 bounce
(_unit VHDL (bounce 0 5 (bounce 0 18 ))
	(_version vb4)
	(_time 1395797427653 2014.03.25 21:30:27)
	(_source (\./../src/bounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code db88da89df8d8acd8bdac8818fddd9dd8ddcdedd8e)
	(_entity
		(_time 1395797427650)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Crey ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rrey ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Cskye ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rskye ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Cmona ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rmona ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal creyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rreyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal dcvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal calc ~extieee.std_logic_1164.STD_LOGIC 0 23 (_process 0 )))
		(_constant (_internal c1max ~extSTD.STANDARD.INTEGER 0 24 (_process 0 ((i 400)))))
		(_constant (_internal r1max ~extSTD.STANDARD.INTEGER 0 25 (_process 0 ((i 320)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(5)(6)(7)(8))(_sensitivity(0)(1))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463234 33686274 514 )
		(33751554 50528770 514 )
		(33686018 33686018 770 )
		(50529027 50529027 771 )
	)
	(_model . bounce 1 -1
	)
)
I 000055 55 11778         1395797548525 vga_bsprite4a2
(_unit VHDL (vga_bsprite4a2 0 6 (vga_bsprite4a2 0 31 ))
	(_version vb4)
	(_time 1395797548526 2014.03.25 21:32:28)
	(_source (\./../src/vga_bsprite4a2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 11444416174644041444034a431611161317181615)
	(_entity
		(_time 1395797520029)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RRey ~STD_LOGIC_VECTOR{9~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RSkye ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~1212 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RMona ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1220 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1220 0 19 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1222 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1222 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1224 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1224 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 34 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 37 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal state_type 0 43 (_enum1 red_state green_state blue_state (_to (i 0)(i 2)))))
		(_signal (_internal present_state state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 9 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 9 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 79 (_process 10 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 11 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 11 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 103 (_process 12 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 13 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 13 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 127 (_process 14 )))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(24))(_sensitivity(2)(4)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(21))(_sensitivity(1)(3)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(25))(_sensitivity(2)(6)))))
			(line__53(_architecture 3 0 53 (_assignment (_simple)(_target(22))(_sensitivity(1)(5)))))
			(line__55(_architecture 4 0 55 (_assignment (_simple)(_target(26))(_sensitivity(2)(8)))))
			(line__56(_architecture 5 0 56 (_assignment (_simple)(_target(23))(_sensitivity(1)(7)))))
			(line__60(_architecture 6 0 60 (_assignment (_simple)(_target(28))(_sensitivity(1)(2)(3)(4)))))
			(line__63(_architecture 7 0 63 (_assignment (_simple)(_target(29))(_sensitivity(1)(2)(5)(6)))))
			(line__66(_architecture 8 0 66 (_assignment (_simple)(_target(30))(_sensitivity(1)(2)(7)(8)))))
			(line__69(_architecture 9 0 69 (_process (_simple)(_target(15))(_sensitivity(21)(24)))))
			(line__78(_architecture 10 0 78 (_process (_simple)(_target(31)(37)(42)(43))(_sensitivity(28)(0)(9)))))
			(line__93(_architecture 11 0 93 (_process (_simple)(_target(16))(_sensitivity(22)(25)))))
			(line__102(_architecture 12 0 102 (_process (_simple)(_target(32)(38)(41)(45))(_sensitivity(29)(0)(10)))))
			(line__117(_architecture 13 0 117 (_process (_simple)(_target(17))(_sensitivity(23)(26)))))
			(line__126(_architecture 14 0 126 (_process (_simple)(_target(33)(39)(40)(44))(_sensitivity(30)(0)(11)))))
			(line__141(_architecture 15 0 141 (_process (_target(46))(_sensitivity(13)(14)(47))(_dssslsensitivity 2))))
			(C1State(_architecture 16 0 151 (_process (_simple)(_target(47))(_sensitivity(46)))))
			(line__165(_architecture 17 0 165 (_process (_simple)(_target(18)(19)(20))(_sensitivity(28)(29)(30)(0)(9)(10)(11))(_read(31)(32)(33)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
		(771 )
	)
	(_model . vga_bsprite4a2 18 -1
	)
)
I 000055 55 11790         1395797653462 vga_bsprite4a2
(_unit VHDL (vga_bsprite4a2 0 6 (vga_bsprite4a2 0 31 ))
	(_version vb4)
	(_time 1395797653463 2014.03.25 21:34:13)
	(_source (\./../src/vga_bsprite4a2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code efedecbcbeb8bafaeabafdb4bde8efe8ede9e6e8eb)
	(_entity
		(_time 1395797520029)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RRey ~STD_LOGIC_VECTOR{9~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RSkye ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~1212 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RMona ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1220 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1220 0 19 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1222 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1222 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1224 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1224 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1226 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 32 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 34 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 37 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal rey ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal skye ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal mona ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal state_type 0 43 (_enum1 red_state green_state blue_state (_to (i 0)(i 2)))))
		(_signal (_internal present_state state_type 0 44 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 44 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 9 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 70 (_process 9 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 79 (_process 10 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 11 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 94 (_process 11 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 103 (_process 12 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 13 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 118 (_process 13 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 127 (_process 14 )))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(24))(_sensitivity(2)(4)))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(21))(_sensitivity(1)(3)))))
			(line__52(_architecture 2 0 52 (_assignment (_simple)(_target(25))(_sensitivity(2)(6)))))
			(line__53(_architecture 3 0 53 (_assignment (_simple)(_target(22))(_sensitivity(1)(5)))))
			(line__55(_architecture 4 0 55 (_assignment (_simple)(_target(26))(_sensitivity(2)(8)))))
			(line__56(_architecture 5 0 56 (_assignment (_simple)(_target(23))(_sensitivity(1)(7)))))
			(line__60(_architecture 6 0 60 (_assignment (_simple)(_target(28))(_sensitivity(29)(1)(2)(3)(4)))))
			(line__63(_architecture 7 0 63 (_assignment (_simple)(_target(29))(_sensitivity(1)(2)(5)(6)))))
			(line__66(_architecture 8 0 66 (_assignment (_simple)(_target(30))(_sensitivity(28)(29)(1)(2)(7)(8)))))
			(line__69(_architecture 9 0 69 (_process (_simple)(_target(15))(_sensitivity(21)(24)))))
			(line__78(_architecture 10 0 78 (_process (_simple)(_target(31)(37)(42)(43))(_sensitivity(28)(0)(9)))))
			(line__93(_architecture 11 0 93 (_process (_simple)(_target(16))(_sensitivity(22)(25)))))
			(line__102(_architecture 12 0 102 (_process (_simple)(_target(32)(38)(41)(45))(_sensitivity(29)(0)(10)))))
			(line__117(_architecture 13 0 117 (_process (_simple)(_target(17))(_sensitivity(23)(26)))))
			(line__126(_architecture 14 0 126 (_process (_simple)(_target(33)(39)(40)(44))(_sensitivity(30)(0)(11)))))
			(line__141(_architecture 15 0 141 (_process (_target(46))(_sensitivity(13)(14)(47))(_dssslsensitivity 2))))
			(C1State(_architecture 16 0 151 (_process (_simple)(_target(47))(_sensitivity(46)))))
			(line__165(_architecture 17 0 165 (_process (_simple)(_target(18)(19)(20))(_sensitivity(28)(29)(30)(0)(9)(10)(11))(_read(31)(32)(33)(37)(38)(39)(40)(41)(42)(43)(44)(45)(46)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
		(771 )
	)
	(_model . vga_bsprite4a2 18 -1
	)
)
V 000053 55 1859          1395798051991 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 15 ))
	(_version vb4)
	(_time 1395798051992 2014.03.25 21:40:51)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b7b7e5e3e3e0b5a1b6b1f5ede2b1beb0b1b1beb1b3)
	(_entity
		(_time 1395798051989)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 17 (_architecture (_uni ))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(5))(_sensitivity(0)(1))(_read(5)))))
			(line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(5(0))))))
			(line__30(_architecture 2 0 30 (_assignment (_simple)(_alias((clk3)(q(23))))(_simpleassign BUF)(_target(3))(_sensitivity(5(23))))))
			(line__31(_architecture 3 0 31 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(4))(_sensitivity(5(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 4 -1
	)
)
I 000058 55 15921         1395798147372 group_photos_top2
(_unit VHDL (group_photos_top2 0 3 (group_photos_top2 0 16 ))
	(_version vb4)
	(_time 1395798147373 2014.03.25 21:42:27)
	(_source (\./../src/group_photos_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4a181b49191d485d1a485a134d4d4a4c424c1c4d4e)
	(_entity
		(_time 1395795731780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
		(vga_bsprite4a2
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~138 0 71 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 72 (_entity (_in ))))
				(_port (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 73 (_entity (_in ))))
				(_port (_internal RRey ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 74 (_entity (_in ))))
				(_port (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 75 (_entity (_in ))))
				(_port (_internal RSkye ~STD_LOGIC_VECTOR{9~downto~0}~1318 0 76 (_entity (_in ))))
				(_port (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal RMona ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 78 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 79 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 80 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 81 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 82 (_entity (_in ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1332 0 85 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1334 0 86 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 87 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 88 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 89 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1352 0 128 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1354 0 129 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
		(bounce
			(_object
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal Crey ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 112 (_entity (_out ))))
				(_port (_internal Rrey ~STD_LOGIC_VECTOR{9~downto~0}~1342 0 113 (_entity (_out ))))
				(_port (_internal Cskye ~STD_LOGIC_VECTOR{9~downto~0}~1344 0 114 (_entity (_out ))))
				(_port (_internal Rskye ~STD_LOGIC_VECTOR{9~downto~0}~1346 0 115 (_entity (_out ))))
				(_port (_internal Cmona ~STD_LOGIC_VECTOR{9~downto~0}~1348 0 116 (_entity (_out ))))
				(_port (_internal Rmona ~STD_LOGIC_VECTOR{9~downto~0}~1350 0 117 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 145 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk3)(clk3))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 154 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 163 (_component vga_bsprite4a2 )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((CRey)(CRey))
			((RRey)(RRey))
			((CSkye)(CSkye))
			((RSkye)(RSkye))
			((CMona)(CMona))
			((RMona)(RMona))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((sw)(sw))
			((clk3)(clk3))
			((clr)(clr))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite4a2 vga_bsprite4a2)
		)
	)
	(_instantiation skyePic 0 188 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 195 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation cp 0 202 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(clr))
			((outp)(go1))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation rey 0 210 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_instantiation b 0 217 (_component bounce )
		(_port
			((cclk)(clk190))
			((clr)(clr))
			((go)(go1))
			((Crey)(Crey))
			((Rrey)(Rrey))
			((Cskye)(Cskye))
			((Rskye)(Rskye))
			((Cmona)(Cmona))
			((Rmona)(Rmona))
		)
		(_use (_entity . bounce bounce)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1346 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1348 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1350 0 117 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1352 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1354 0 129 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_signal (_internal go1 ~extieee.std_logic_1164.STD_LOGIC 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal RRey ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal RSkye ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal RMona ~STD_LOGIC_VECTOR{9~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1358 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1358 0 139 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1358 0 139 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1358 0 139 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1360 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1360 0 140 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1360 0 140 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1360 0 140 (_architecture (_uni ))))
		(_process
			(line__143(_architecture 0 0 143 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top2 1 -1
	)
)
I 000047 55 4003          1395798339357 bounce
(_unit VHDL (bounce 0 5 (bounce 0 18 ))
	(_version vb4)
	(_time 1395798339358 2014.03.25 21:45:39)
	(_source (\./../src/bounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 40151642161611561041531a144642461647454615)
	(_entity
		(_time 1395797427649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Crey ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rrey ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Cskye ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rskye ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Cmona ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rmona ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal creyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rreyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal dcvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal calc ~extieee.std_logic_1164.STD_LOGIC 0 23 (_process 0 )))
		(_constant (_internal c1max ~extSTD.STANDARD.INTEGER 0 24 (_process 0 ((i 640)))))
		(_constant (_internal r1max ~extSTD.STANDARD.INTEGER 0 25 (_process 0 ((i 480)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(5)(6)(7)(8))(_sensitivity(0)(1))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463234 33686274 514 )
		(33751554 50528770 514 )
		(33686018 33686018 770 )
		(50529027 50529027 771 )
	)
	(_model . bounce 1 -1
	)
)
V 000047 55 4003          1395798574790 bounce
(_unit VHDL (bounce 0 5 (bounce 0 18 ))
	(_version vb4)
	(_time 1395798574791 2014.03.25 21:49:34)
	(_source (\./../src/bounce.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dddddb8fdf8b8ccb8ddcce8789dbdfdb8bdad8db88)
	(_entity
		(_time 1395797427649)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Crey ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rrey ~STD_LOGIC_VECTOR{9~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Cskye ~STD_LOGIC_VECTOR{9~downto~0}~124 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rskye ~STD_LOGIC_VECTOR{9~downto~0}~126 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Cmona ~STD_LOGIC_VECTOR{9~downto~0}~128 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal Rmona ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal creyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal cmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rreyv ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rskyev ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_variable (_internal rmonav ~STD_LOGIC_VECTOR{9~downto~0}~13 0 21 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal dcvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal dcvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvrey ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvskye ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal drvmona ~STD_LOGIC_VECTOR{9~downto~0}~132 0 22 (_process 0 )))
		(_variable (_internal calc ~extieee.std_logic_1164.STD_LOGIC 0 23 (_process 0 )))
		(_constant (_internal c1max ~extSTD.STANDARD.INTEGER 0 24 (_process 0 ((i 540)))))
		(_constant (_internal r1max ~extSTD.STANDARD.INTEGER 0 25 (_process 0 ((i 380)))))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(4)(5)(6)(7)(8))(_sensitivity(0)(1))(_read(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(50463234 33686274 514 )
		(33751554 50528770 514 )
		(33686018 33686018 770 )
		(50529027 50529027 771 )
	)
	(_model . bounce 1 -1
	)
)
I 000055 55 11004         1395798989209 vga_bsprite4a2
(_unit VHDL (vga_bsprite4a2 0 6 (vga_bsprite4a2 0 30 ))
	(_version vb4)
	(_time 1395798989210 2014.03.25 21:56:29)
	(_source (\./../src/vga_bsprite4a2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aefbaff9fcf9fbbbabadbcf5fca9aea9aca8a7a9aa)
	(_entity
		(_time 1395798989204)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RRey ~STD_LOGIC_VECTOR{9~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RSkye ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~1212 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RMona ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 18 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1220 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1220 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1222 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1222 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1224 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1224 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 31 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 33 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 35 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal state_type 0 42 (_enum1 red_state green_state blue_state (_to (i 0)(i 2)))))
		(_signal (_internal present_state state_type 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 69 (_process 9 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 69 (_process 9 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 78 (_process 10 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 91 (_process 11 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 91 (_process 11 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 100 (_process 12 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 13 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 13 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 14 )))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(23))(_sensitivity(2)(4)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(20))(_sensitivity(1)(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(24))(_sensitivity(2)(6)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(21))(_sensitivity(1)(5)))))
			(line__54(_architecture 4 0 54 (_assignment (_simple)(_target(25))(_sensitivity(2)(8)))))
			(line__55(_architecture 5 0 55 (_assignment (_simple)(_target(22))(_sensitivity(1)(7)))))
			(line__59(_architecture 6 0 59 (_assignment (_simple)(_target(27))(_sensitivity(28)(1)(2)(3)(4)))))
			(line__62(_architecture 7 0 62 (_assignment (_simple)(_target(28))(_sensitivity(1)(2)(5)(6)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(29))(_sensitivity(27)(28)(1)(2)(7)(8)))))
			(line__68(_architecture 9 0 68 (_process (_simple)(_target(14))(_sensitivity(20)(23)))))
			(line__77(_architecture 10 0 77 (_process (_simple)(_target(30)(35)(36))(_sensitivity(27)(0)(9)))))
			(line__90(_architecture 11 0 90 (_process (_simple)(_target(15))(_sensitivity(21)(24)))))
			(line__99(_architecture 12 0 99 (_process (_simple)(_target(31)(34)(38))(_sensitivity(28)(0)(10)))))
			(line__112(_architecture 13 0 112 (_process (_simple)(_target(16))(_sensitivity(22)(25)))))
			(line__121(_architecture 14 0 121 (_process (_simple)(_target(32)(33)(37))(_sensitivity(29)(0)(11)))))
			(line__134(_architecture 15 0 134 (_process (_target(39))(_sensitivity(12)(13)(40))(_dssslsensitivity 2))))
			(C1State(_architecture 16 0 144 (_process (_simple)(_target(40))(_sensitivity(39)))))
			(line__158(_architecture 17 0 158 (_process (_simple)(_target(17)(18)(19))(_sensitivity(27)(28)(29)(0)(9)(10)(11))(_read(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
		(771 )
	)
	(_model . vga_bsprite4a2 18 -1
	)
)
V 000058 55 15691         1395799015213 group_photos_top2
(_unit VHDL (group_photos_top2 0 3 (group_photos_top2 0 16 ))
	(_version vb4)
	(_time 1395799015214 2014.03.25 21:56:55)
	(_source (\./../src/group_photos_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 43441040421441541347531a444443454b45154447)
	(_entity
		(_time 1395795731780)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
		(vga_bsprite4a2
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~138 0 71 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 72 (_entity (_in ))))
				(_port (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 73 (_entity (_in ))))
				(_port (_internal RRey ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 74 (_entity (_in ))))
				(_port (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 75 (_entity (_in ))))
				(_port (_internal RSkye ~STD_LOGIC_VECTOR{9~downto~0}~1318 0 76 (_entity (_in ))))
				(_port (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 77 (_entity (_in ))))
				(_port (_internal RMona ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 78 (_entity (_in ))))
				(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 79 (_entity (_in ))))
				(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 80 (_entity (_in ))))
				(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 81 (_entity (_in ))))
				(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1330 0 84 (_entity (_out ))))
				(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1332 0 85 (_entity (_out ))))
				(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1334 0 86 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 87 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 88 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89 (_entity (_out ))))
			)
		)
		(skye
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~1350 0 127 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 128 (_entity (_out ))))
			)
		)
		(mona
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~134 0 60 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_out ))))
			)
		)
		(reymoyet
			(_object
				(_port (_internal clka ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal addra ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_entity (_in ))))
				(_port (_internal douta ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
		(bounce
			(_object
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ))))
				(_port (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal Crey ~STD_LOGIC_VECTOR{9~downto~0}~1338 0 111 (_entity (_out ))))
				(_port (_internal Rrey ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 112 (_entity (_out ))))
				(_port (_internal Cskye ~STD_LOGIC_VECTOR{9~downto~0}~1342 0 113 (_entity (_out ))))
				(_port (_internal Rskye ~STD_LOGIC_VECTOR{9~downto~0}~1344 0 114 (_entity (_out ))))
				(_port (_internal Cmona ~STD_LOGIC_VECTOR{9~downto~0}~1346 0 115 (_entity (_out ))))
				(_port (_internal Rmona ~STD_LOGIC_VECTOR{9~downto~0}~1348 0 116 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 144 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
			((clk3)(clk3))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation U2 0 153 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation vga_sprite 0 162 (_component vga_bsprite4a2 )
		(_port
			((vidon)(vidon))
			((hc)(hc))
			((vc)(vc))
			((CRey)(CRey))
			((RRey)(RRey))
			((CSkye)(CSkye))
			((RSkye)(RSkye))
			((CMona)(CMona))
			((RMona)(RMona))
			((MRey)(MRey))
			((MSkye)(MSkye))
			((MMona)(MMona))
			((clk3)(clk3))
			((clr)(clr))
			((romRey_addr14)(romRey_addr14))
			((romSkye_addr14)(romSkye_addr14))
			((romMona_addr14)(romMona_addr14))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite4a2 vga_bsprite4a2)
		)
	)
	(_instantiation skyePic 0 186 (_component skye )
		(_port
			((clka)(clk25))
			((addra)(romSkye_addr14))
			((douta)(MSkye))
		)
		(_use (_entity . skye skye_a)
		)
	)
	(_instantiation monaPic 0 193 (_component mona )
		(_port
			((clka)(clk25))
			((addra)(romMona_addr14))
			((douta)(MMona))
		)
		(_use (_entity . mona mona_a)
		)
	)
	(_instantiation cp 0 200 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(clr))
			((outp)(go1))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation rey 0 208 (_component reymoyet )
		(_port
			((clka)(clk25))
			((addra)(romRey_addr14))
			((douta)(MRey))
		)
		(_use (_entity . reymoyet reymoyet_a)
		)
	)
	(_instantiation b 0 215 (_component bounce )
		(_port
			((cclk)(clk190))
			((clr)(clr))
			((go)(go1))
			((Crey)(Crey))
			((Rrey)(Rrey))
			((Cskye)(Cskye))
			((Rskye)(Rskye))
			((Cmona)(Cmona))
			((Rmona)(Rmona))
		)
		(_use (_entity . bounce bounce)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~134 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1314 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1318 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1320 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1322 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 79 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1326 0 80 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1330 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 88 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1338 0 111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1340 0 112 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1342 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1344 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1346 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1348 0 116 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1350 0 127 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1352 0 128 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_signal (_internal go1 ~extieee.std_logic_1164.STD_LOGIC 0 136 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_architecture (_uni ))))
		(_signal (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_architecture (_uni ))))
		(_signal (_internal RRey ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_architecture (_uni ))))
		(_signal (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_architecture (_uni ))))
		(_signal (_internal RSkye ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_architecture (_uni ))))
		(_signal (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_architecture (_uni ))))
		(_signal (_internal RMona ~STD_LOGIC_VECTOR{9~downto~0}~1354 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1356 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_signal (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1356 0 138 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1358 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_signal (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1358 0 139 (_architecture (_uni ))))
		(_signal (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1358 0 139 (_architecture (_uni ))))
		(_signal (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1358 0 139 (_architecture (_uni ))))
		(_process
			(line__142(_architecture 0 0 142 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(8))(_sensitivity(1(3))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . group_photos_top2 1 -1
	)
)
V 000055 55 10996         1395799395106 vga_bsprite4a2
(_unit VHDL (vga_bsprite4a2 0 6 (vga_bsprite4a2 0 30 ))
	(_version vb4)
	(_time 1395799395107 2014.03.25 22:03:15)
	(_source (\./../src/vga_bsprite4a2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 396b363c376e6c2c3c3a2b626b3e393e3b3f303e3d)
	(_entity
		(_time 1395798989203)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CRey ~STD_LOGIC_VECTOR{9~downto~0}~124 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RRey ~STD_LOGIC_VECTOR{9~downto~0}~126 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~128 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CSkye ~STD_LOGIC_VECTOR{9~downto~0}~128 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RSkye ~STD_LOGIC_VECTOR{9~downto~0}~1210 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1212 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal CMona ~STD_LOGIC_VECTOR{9~downto~0}~1212 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal RMona ~STD_LOGIC_VECTOR{9~downto~0}~1214 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MRey ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MSkye ~STD_LOGIC_VECTOR{7~downto~0}~1216 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal MMona ~STD_LOGIC_VECTOR{7~downto~0}~1218 0 18 (_entity (_in ))))
		(_port (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romRey_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~12 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1220 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romSkye_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1220 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{13~downto~0}~1222 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 13)(i 0))))))
		(_port (_internal romMona_addr14 ~STD_LOGIC_VECTOR{13~downto~0}~1222 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1224 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1224 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 31 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 33 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 35 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 36 (_architecture ((i 100)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal xpixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal xpixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal ypixRey ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal ypixSkye ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_signal (_internal ypixMona ~STD_LOGIC_VECTOR{9~downto~0}~134 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr ~STD_LOGIC_VECTOR{16~downto~0}~13 0 38 (_architecture (_uni ))))
		(_signal (_internal reyspriteon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal skyespriteon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal monaspriteon ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal redRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal redSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal redMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal greenMona ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal greenSkye ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal greenRey ~STD_LOGIC_VECTOR{2~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal blueRey ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal blueMona ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal blueSkye ~STD_LOGIC_VECTOR{1~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal state_type 0 42 (_enum1 red_state green_state blue_state (_to (i 0)(i 2)))))
		(_signal (_internal present_state state_type 0 43 (_architecture (_uni ))))
		(_signal (_internal next_state state_type 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~136 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 69 (_process 9 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~136 0 69 (_process 9 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 78 (_process 10 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~139 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 91 (_process 11 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~139 0 91 (_process 11 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 100 (_process 12 )))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_variable (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 13 )))
		(_variable (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~1315 0 113 (_process 13 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 122 (_process 14 )))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(23))(_sensitivity(2)(4)))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(20))(_sensitivity(1)(3)))))
			(line__51(_architecture 2 0 51 (_assignment (_simple)(_target(24))(_sensitivity(2)(6)))))
			(line__52(_architecture 3 0 52 (_assignment (_simple)(_target(21))(_sensitivity(1)(5)))))
			(line__54(_architecture 4 0 54 (_assignment (_simple)(_target(25))(_sensitivity(2)(8)))))
			(line__55(_architecture 5 0 55 (_assignment (_simple)(_target(22))(_sensitivity(1)(7)))))
			(line__59(_architecture 6 0 59 (_assignment (_simple)(_target(27))(_sensitivity(28)(1)(2)(3)(4)))))
			(line__62(_architecture 7 0 62 (_assignment (_simple)(_target(28))(_sensitivity(1)(2)(5)(6)))))
			(line__65(_architecture 8 0 65 (_assignment (_simple)(_target(29))(_sensitivity(27)(28)(1)(2)(7)(8)))))
			(line__68(_architecture 9 0 68 (_process (_simple)(_target(14))(_sensitivity(20)(23)))))
			(line__77(_architecture 10 0 77 (_process (_simple)(_target(30)(35)(36))(_sensitivity(27)(0)(9)))))
			(line__90(_architecture 11 0 90 (_process (_simple)(_target(15))(_sensitivity(21)(24)))))
			(line__99(_architecture 12 0 99 (_process (_simple)(_target(31)(34)(38))(_sensitivity(28)(0)(10)))))
			(line__112(_architecture 13 0 112 (_process (_simple)(_target(16))(_sensitivity(22)(25)))))
			(line__121(_architecture 14 0 121 (_process (_simple)(_target(32)(33)(37))(_sensitivity(29)(0)(11)))))
			(line__134(_architecture 15 0 134 (_process (_target(39))(_sensitivity(12)(13)(40))(_dssslsensitivity 2))))
			(C1State(_architecture 16 0 144 (_process (_simple)(_target(40))(_sensitivity(39)))))
			(line__158(_architecture 17 0 158 (_process (_simple)(_target(17)(18)(19))(_sensitivity(1))(_read(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_static
		(33686018 514 )
		(33686018 2 )
		(514 )
		(33686018 33686018 )
		(131586 )
		(197379 )
		(771 )
	)
	(_model . vga_bsprite4a2 18 -1
	)
)
