

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4'
================================================================
* Date:           Sat Dec 17 00:27:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.644 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max  |   Type  |
    +---------+---------+-----------+-----------+-----+-------+---------+
    |        4|    12292|  13.332 ns|  40.969 us|    4|  12292|       no|
    +---------+---------+-----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_966_4  |        2|    12290|         8|          6|          6|  0 ~ 2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     105|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     435|    -|
|Register         |        -|     -|     509|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     509|     540|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_621_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_825                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_828                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_832                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_836                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_839                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_842                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_read_state7    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op73_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op87_read_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op98_read_state6     |       and|   0|  0|   2|           1|           1|
    |cmp167_fu_631_p2                  |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln966_fu_615_p2              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln971_1_fu_652_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_2_fu_672_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_3_fu_680_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_4_fu_684_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_5_fu_688_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_fu_637_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 105|          66|          57|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  37|          7|    1|          7|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_pix_val_V_50_phi_fu_492_p4      |   9|          2|   10|         20|
    |ap_phi_mux_pix_val_V_51_phi_fu_482_p4      |   9|          2|   10|         20|
    |ap_phi_mux_pix_val_V_52_phi_fu_472_p4      |   9|          2|   10|         20|
    |ap_phi_mux_pix_val_V_53_phi_fu_462_p4      |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter1_pix_val_V_58_reg_408  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_val_V_59_reg_397  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_val_V_60_reg_386  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_pix_val_V_61_reg_375  |   9|          2|   10|         20|
    |ap_sig_allocacmp_x_1                       |   9|          2|   11|         22|
    |bytePlanes1_blk_n                          |   9|          2|    1|          2|
    |img_blk_n                                  |   9|          2|    1|          2|
    |out_pix_V_11_out_o                         |   9|          2|  256|        512|
    |pix_val_V_1_fu_150                         |   9|          2|   10|         20|
    |pix_val_V_2_fu_154                         |   9|          2|   10|         20|
    |pix_val_V_3_fu_158                         |   9|          2|   10|         20|
    |pix_val_V_fu_146                           |   9|          2|   10|         20|
    |raw_pix_V_5_out_o                          |   9|          2|  256|        512|
    |x_fu_142                                   |   9|          2|   11|         22|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 435|         95|  861|       1767|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_58_reg_408  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_59_reg_397  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_60_reg_386  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_61_reg_375  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_62_reg_364  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_63_reg_353  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_64_reg_342  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_65_reg_331  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_66_reg_320  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_67_reg_309  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_68_reg_298  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_69_reg_287  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_70_reg_277  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_71_reg_267  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_72_reg_257  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_73_reg_247  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_50_reg_489  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_51_reg_479  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_52_reg_469  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_53_reg_459  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_54_reg_449  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_55_reg_439  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_56_reg_429  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_57_reg_419  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_58_reg_408  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_59_reg_397  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_60_reg_386  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_61_reg_375  |  10|   0|   10|          0|
    |cmp167_reg_1073                            |   1|   0|    1|          0|
    |icmp_ln966_reg_1069                        |   1|   0|    1|          0|
    |icmp_ln966_reg_1069_pp0_iter1_reg          |   1|   0|    1|          0|
    |or_ln971_1_reg_1091                        |   1|   0|    1|          0|
    |or_ln971_2_reg_1120                        |   1|   0|    1|          0|
    |or_ln971_3_reg_1129                        |   1|   0|    1|          0|
    |or_ln971_4_reg_1133                        |   1|   0|    1|          0|
    |or_ln971_5_reg_1137                        |   1|   0|    1|          0|
    |or_ln971_reg_1082                          |   1|   0|    1|          0|
    |pix_val_V_1_fu_150                         |  10|   0|   10|          0|
    |pix_val_V_2_fu_154                         |  10|   0|   10|          0|
    |pix_val_V_3_fu_158                         |  10|   0|   10|          0|
    |pix_val_V_58_reg_408                       |  10|   0|   10|          0|
    |pix_val_V_59_reg_397                       |  10|   0|   10|          0|
    |pix_val_V_60_reg_386                       |  10|   0|   10|          0|
    |pix_val_V_61_reg_375                       |  10|   0|   10|          0|
    |pix_val_V_62_reg_364                       |  10|   0|   10|          0|
    |pix_val_V_63_reg_353                       |  10|   0|   10|          0|
    |pix_val_V_64_reg_342                       |  10|   0|   10|          0|
    |pix_val_V_65_reg_331                       |  10|   0|   10|          0|
    |pix_val_V_66_reg_320                       |  10|   0|   10|          0|
    |pix_val_V_67_reg_309                       |  10|   0|   10|          0|
    |pix_val_V_68_reg_298                       |  10|   0|   10|          0|
    |pix_val_V_69_reg_287                       |  10|   0|   10|          0|
    |pix_val_V_70_reg_277                       |  10|   0|   10|          0|
    |pix_val_V_71_reg_267                       |  10|   0|   10|          0|
    |pix_val_V_72_reg_257                       |  10|   0|   10|          0|
    |pix_val_V_73_reg_247                       |  10|   0|   10|          0|
    |pix_val_V_fu_146                           |  10|   0|   10|          0|
    |x_fu_142                                   |  11|   0|   11|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 509|   0|  509|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|img_dout                    |   in|  120|     ap_fifo|                                             img|       pointer|
|img_num_data_valid          |   in|    2|     ap_fifo|                                             img|       pointer|
|img_fifo_cap                |   in|    2|     ap_fifo|                                             img|       pointer|
|img_empty_n                 |   in|    1|     ap_fifo|                                             img|       pointer|
|img_read                    |  out|    1|     ap_fifo|                                             img|       pointer|
|pix_val_V_7                 |   in|   10|     ap_none|                                     pix_val_V_7|        scalar|
|pix_val_V_6                 |   in|   10|     ap_none|                                     pix_val_V_6|        scalar|
|pix_val_V_5                 |   in|   10|     ap_none|                                     pix_val_V_5|        scalar|
|pix_val_V_4                 |   in|   10|     ap_none|                                     pix_val_V_4|        scalar|
|trunc_ln1                   |   in|   11|     ap_none|                                       trunc_ln1|        scalar|
|bytePlanes1_din             |  out|  256|     ap_fifo|                                     bytePlanes1|       pointer|
|bytePlanes1_num_data_valid  |   in|   10|     ap_fifo|                                     bytePlanes1|       pointer|
|bytePlanes1_fifo_cap        |   in|   10|     ap_fifo|                                     bytePlanes1|       pointer|
|bytePlanes1_full_n          |   in|    1|     ap_fifo|                                     bytePlanes1|       pointer|
|bytePlanes1_write           |  out|    1|     ap_fifo|                                     bytePlanes1|       pointer|
|cmp169_5                    |   in|    1|     ap_none|                                        cmp169_5|        scalar|
|cmp169_4                    |   in|    1|     ap_none|                                        cmp169_4|        scalar|
|cmp169_3                    |   in|    1|     ap_none|                                        cmp169_3|        scalar|
|cmp169_2                    |   in|    1|     ap_none|                                        cmp169_2|        scalar|
|cmp169_1                    |   in|    1|     ap_none|                                        cmp169_1|        scalar|
|sub166_cast73               |   in|   11|     ap_none|                                   sub166_cast73|        scalar|
|cmp169                      |   in|    1|     ap_none|                                          cmp169|        scalar|
|pix_val_V_15_out            |  out|   10|      ap_vld|                                pix_val_V_15_out|       pointer|
|pix_val_V_15_out_ap_vld     |  out|    1|      ap_vld|                                pix_val_V_15_out|       pointer|
|pix_val_V_14_out            |  out|   10|      ap_vld|                                pix_val_V_14_out|       pointer|
|pix_val_V_14_out_ap_vld     |  out|    1|      ap_vld|                                pix_val_V_14_out|       pointer|
|pix_val_V_13_out            |  out|   10|      ap_vld|                                pix_val_V_13_out|       pointer|
|pix_val_V_13_out_ap_vld     |  out|    1|      ap_vld|                                pix_val_V_13_out|       pointer|
|pix_val_V_12_out            |  out|   10|      ap_vld|                                pix_val_V_12_out|       pointer|
|pix_val_V_12_out_ap_vld     |  out|    1|      ap_vld|                                pix_val_V_12_out|       pointer|
|out_pix_V_11_out_i          |   in|  256|     ap_ovld|                                out_pix_V_11_out|       pointer|
|out_pix_V_11_out_o          |  out|  256|     ap_ovld|                                out_pix_V_11_out|       pointer|
|out_pix_V_11_out_o_ap_vld   |  out|    1|     ap_ovld|                                out_pix_V_11_out|       pointer|
|raw_pix_V_5_out_i           |   in|  256|     ap_ovld|                                 raw_pix_V_5_out|       pointer|
|raw_pix_V_5_out_o           |  out|  256|     ap_ovld|                                 raw_pix_V_5_out|       pointer|
|raw_pix_V_5_out_o_ap_vld    |  out|    1|     ap_ovld|                                 raw_pix_V_5_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------+--------------+

