[2025-09-17 22:46:38] START suite=cs trace=cloud9_phase4_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2314025 heartbeat IPC: 4.321 cumulative IPC: 4.321 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4425541 heartbeat IPC: 4.736 cumulative IPC: 4.519 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4425541 cumulative IPC: 4.519 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4425541 cumulative IPC: 4.519 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15605084 heartbeat IPC: 0.8945 cumulative IPC: 0.8945 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 27151407 heartbeat IPC: 0.8661 cumulative IPC: 0.8801 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 38257174 heartbeat IPC: 0.9004 cumulative IPC: 0.8867 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 49451970 heartbeat IPC: 0.8933 cumulative IPC: 0.8884 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 61111560 heartbeat IPC: 0.8577 cumulative IPC: 0.8821 (Simulation time: 00 hr 06 min 18 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 72251397 heartbeat IPC: 0.8977 cumulative IPC: 0.8846 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 83424291 heartbeat IPC: 0.895 cumulative IPC: 0.8861 (Simulation time: 00 hr 08 min 21 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 95083173 heartbeat IPC: 0.8577 cumulative IPC: 0.8824 (Simulation time: 00 hr 09 min 26 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 106612423 heartbeat IPC: 0.8674 cumulative IPC: 0.8807 (Simulation time: 00 hr 10 min 30 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 113126919 cumulative IPC: 0.884 (Simulation time: 00 hr 11 min 31 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 113126919 cumulative IPC: 0.884 (Simulation time: 00 hr 11 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.884 instructions: 100000000 cycles: 113126919
CPU 0 Branch Prediction Accuracy: 99.78% MPKI: 0.01825 Average ROB Occupancy at Mispredict: 5.587e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0154
BRANCH_INDIRECT: 0.00235
BRANCH_CONDITIONAL: 0.0005
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 79638
LQ_STALL: 0
SQ_STALL: 126835


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 246.76471
REPLAY_LOAD: 122.803925
NON_REPLAY_LOAD: 13.476768

== Total ==
ADDR_TRANS: 12585
REPLAY_LOAD: 12526
NON_REPLAY_LOAD: 54527

== Counts ==
ADDR_TRANS: 51
REPLAY_LOAD: 102
NON_REPLAY_LOAD: 4046

cpu0->cpu0_STLB TOTAL        ACCESS:     319000 HIT:     316526 MISS:       2474 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     319000 HIT:     316526 MISS:       2474 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 377.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1603094 HIT:    1037652 MISS:     565442 MSHR_MERGE:       9999
cpu0->cpu0_L2C LOAD         ACCESS:     666871 HIT:     291685 MISS:     375186 MSHR_MERGE:        127
cpu0->cpu0_L2C RFO          ACCESS:      35376 HIT:       6019 MISS:      29357 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     432666 HIT:     277165 MISS:     155501 MSHR_MERGE:       9872
cpu0->cpu0_L2C WRITE        ACCESS:     463241 HIT:     462709 MISS:        532 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4940 HIT:         74 MISS:       4866 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     356014 ISSUED:     356014 USEFUL:     126938 USELESS:       2018
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 75.04 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7225848 HIT:    7212539 MISS:      13309 MSHR_MERGE:       4489
cpu0->cpu0_L1I LOAD         ACCESS:    7225848 HIT:    7212539 MISS:      13309 MSHR_MERGE:       4489
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 79.49 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22803609 HIT:   21510356 MISS:    1293253 MSHR_MERGE:     518229
cpu0->cpu0_L1D LOAD         ACCESS:   14598154 HIT:   13595833 MISS:    1002321 MSHR_MERGE:     344266
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     652948 HIT:     567037 MISS:      85911 MSHR_MERGE:       9258
cpu0->cpu0_L1D WRITE        ACCESS:    7547130 HIT:    7347088 MISS:     200042 MSHR_MERGE:     164666
cpu0->cpu0_L1D TRANSLATION  ACCESS:       5377 HIT:        398 MISS:       4979 MSHR_MERGE:         39
cpu0->cpu0_L1D PREFETCH REQUESTED:     658792 ISSUED:     652940 USEFUL:      73667 USELESS:       2922
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 54.2 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6189440 HIT:    6181116 MISS:       8324 MSHR_MERGE:       4382
cpu0->cpu0_ITLB LOAD         ACCESS:    6189440 HIT:    6181116 MISS:       8324 MSHR_MERGE:       4382
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 24.78 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21914660 HIT:   21565883 MISS:     348777 MSHR_MERGE:      33719
cpu0->cpu0_DTLB LOAD         ACCESS:   21914660 HIT:   21565883 MISS:     348777 MSHR_MERGE:      33719
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.697 cycles
cpu0->LLC TOTAL        ACCESS:     876841 HIT:     576054 MISS:     300787 MSHR_MERGE:        591
cpu0->LLC LOAD         ACCESS:     375059 HIT:     202008 MISS:     173051 MSHR_MERGE:        259
cpu0->LLC RFO          ACCESS:      29357 HIT:      13753 MISS:      15604 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     145629 HIT:      38613 MISS:     107016 MSHR_MERGE:        332
cpu0->LLC WRITE        ACCESS:     321930 HIT:     321568 MISS:        362 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       4866 HIT:        112 MISS:       4754 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.89 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2752
  ROW_BUFFER_MISS:     297035
  AVG DBUS CONGESTED CYCLE: 6.889
Channel 0 WQ ROW_BUFFER_HIT:      19423
  ROW_BUFFER_MISS:     122947
  FULL:          0
Channel 0 REFRESHES ISSUED:       9428

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        78845        51852        81123        47008
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            1           28          640
  STLB miss resolved @ L2C                0            0            3           15          145
  STLB miss resolved @ LLC                0            2            0           18          136
  STLB miss resolved @ MEM                0            5            5          173         4122

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               6195           53          609           18          413
---------------------------------------------------------------
  STLB miss resolved @ L1D               13            5            0            2           55
  STLB miss resolved @ L2C                1            1            0            0            1
  STLB miss resolved @ LLC                6            3            0            1           45
  STLB miss resolved @ MEM               38            6            0            6          338
[2025-09-17 22:58:10] END   suite=cs trace=cloud9_phase4_core0 (rc=0)
