// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fftOutData_local2_0_dout,
        fftOutData_local2_0_empty_n,
        fftOutData_local2_0_read,
        fftOutData_local2_0_num_data_valid,
        fftOutData_local2_0_fifo_cap,
        fftOutData_local2_1_dout,
        fftOutData_local2_1_empty_n,
        fftOutData_local2_1_read,
        fftOutData_local2_1_num_data_valid,
        fftOutData_local2_1_fifo_cap,
        outD_0_din,
        outD_0_full_n,
        outD_0_write,
        outD_0_num_data_valid,
        outD_0_fifo_cap,
        outD_1_din,
        outD_1_full_n,
        outD_1_write,
        outD_1_num_data_valid,
        outD_1_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] fftOutData_local2_0_dout;
input   fftOutData_local2_0_empty_n;
output   fftOutData_local2_0_read;
input  [3:0] fftOutData_local2_0_num_data_valid;
input  [3:0] fftOutData_local2_0_fifo_cap;
input  [31:0] fftOutData_local2_1_dout;
input   fftOutData_local2_1_empty_n;
output   fftOutData_local2_1_read;
input  [3:0] fftOutData_local2_1_num_data_valid;
input  [3:0] fftOutData_local2_1_fifo_cap;
output  [31:0] outD_0_din;
input   outD_0_full_n;
output   outD_0_write;
input  [4:0] outD_0_num_data_valid;
input  [4:0] outD_0_fifo_cap;
output  [31:0] outD_1_din;
input   outD_1_full_n;
output   outD_1_write;
input  [4:0] outD_1_num_data_valid;
input  [4:0] outD_1_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] digitReverseBuff_M_real_address0;
reg    digitReverseBuff_M_real_ce0;
reg    digitReverseBuff_M_real_we0;
wire   [15:0] digitReverseBuff_M_real_q0;
reg   [8:0] digitReverseBuff_M_real_1_address0;
reg    digitReverseBuff_M_real_1_ce0;
reg    digitReverseBuff_M_real_1_we0;
wire   [15:0] digitReverseBuff_M_real_1_q0;
reg   [8:0] digitReverseBuff_M_imag_address0;
reg    digitReverseBuff_M_imag_ce0;
reg    digitReverseBuff_M_imag_we0;
wire   [15:0] digitReverseBuff_M_imag_q0;
reg   [8:0] digitReverseBuff_M_imag_1_address0;
reg    digitReverseBuff_M_imag_1_ce0;
reg    digitReverseBuff_M_imag_1_we0;
wire   [15:0] digitReverseBuff_M_imag_1_q0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_done;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_idle;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_ready;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_fftOutData_local2_0_read;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_fftOutData_local2_1_read;
wire   [8:0] grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_address0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_ce0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_we0;
wire   [15:0] grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_d0;
wire   [8:0] grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_address0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_ce0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_we0;
wire   [15:0] grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_d0;
wire   [8:0] grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_address0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_ce0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_we0;
wire   [15:0] grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_d0;
wire   [8:0] grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_address0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_ce0;
wire    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_we0;
wire   [15:0] grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_d0;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_done;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_idle;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_ready;
wire   [31:0] grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_0_din;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_0_write;
wire   [31:0] grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_1_din;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_1_write;
wire   [8:0] grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_0_address0;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_0_ce0;
wire   [8:0] grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_1_address0;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_1_ce0;
wire   [8:0] grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_0_address0;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_0_ce0;
wire   [8:0] grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_1_address0;
wire    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_1_ce0;
reg    grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start_reg;
reg    ap_block_state1_ignore_call10;
wire    ap_CS_fsm_state2;
reg    grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start_reg = 1'b0;
#0 grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start_reg = 1'b0;
end

fft_top_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_digitReverseB3i2 #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
digitReverseBuff_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_real_address0),
    .ce0(digitReverseBuff_M_real_ce0),
    .we0(digitReverseBuff_M_real_we0),
    .d0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_d0),
    .q0(digitReverseBuff_M_real_q0)
);

fft_top_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_digitReverseB3i2 #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
digitReverseBuff_M_real_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_real_1_address0),
    .ce0(digitReverseBuff_M_real_1_ce0),
    .we0(digitReverseBuff_M_real_1_we0),
    .d0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_d0),
    .q0(digitReverseBuff_M_real_1_q0)
);

fft_top_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_digitReverseB3i2 #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
digitReverseBuff_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_imag_address0),
    .ce0(digitReverseBuff_M_imag_ce0),
    .we0(digitReverseBuff_M_imag_we0),
    .d0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_d0),
    .q0(digitReverseBuff_M_imag_q0)
);

fft_top_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_digitReverseB3i2 #(
    .DataWidth( 16 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
digitReverseBuff_M_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_imag_1_address0),
    .ce0(digitReverseBuff_M_imag_1_ce0),
    .we0(digitReverseBuff_M_imag_1_we0),
    .d0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_d0),
    .q0(digitReverseBuff_M_imag_1_q0)
);

fft_top_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start),
    .ap_done(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_done),
    .ap_idle(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_idle),
    .ap_ready(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_ready),
    .fftOutData_local2_0_dout(fftOutData_local2_0_dout),
    .fftOutData_local2_0_empty_n(fftOutData_local2_0_empty_n),
    .fftOutData_local2_0_read(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_fftOutData_local2_0_read),
    .fftOutData_local2_0_num_data_valid(4'd0),
    .fftOutData_local2_0_fifo_cap(4'd0),
    .fftOutData_local2_1_dout(fftOutData_local2_1_dout),
    .fftOutData_local2_1_empty_n(fftOutData_local2_1_empty_n),
    .fftOutData_local2_1_read(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_fftOutData_local2_1_read),
    .fftOutData_local2_1_num_data_valid(4'd0),
    .fftOutData_local2_1_fifo_cap(4'd0),
    .p_digitReseversedOutputBuff_M_real_0_address0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_address0),
    .p_digitReseversedOutputBuff_M_real_0_ce0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_ce0),
    .p_digitReseversedOutputBuff_M_real_0_we0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_we0),
    .p_digitReseversedOutputBuff_M_real_0_d0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_d0),
    .p_digitReseversedOutputBuff_M_real_1_address0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_address0),
    .p_digitReseversedOutputBuff_M_real_1_ce0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_ce0),
    .p_digitReseversedOutputBuff_M_real_1_we0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_we0),
    .p_digitReseversedOutputBuff_M_real_1_d0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_d0),
    .p_digitReseversedOutputBuff_M_imag_0_address0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_address0),
    .p_digitReseversedOutputBuff_M_imag_0_ce0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_ce0),
    .p_digitReseversedOutputBuff_M_imag_0_we0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_we0),
    .p_digitReseversedOutputBuff_M_imag_0_d0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_d0),
    .p_digitReseversedOutputBuff_M_imag_1_address0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_address0),
    .p_digitReseversedOutputBuff_M_imag_1_ce0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_ce0),
    .p_digitReseversedOutputBuff_M_imag_1_we0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_we0),
    .p_digitReseversedOutputBuff_M_imag_1_d0(grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_d0)
);

fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start),
    .ap_done(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_done),
    .ap_idle(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_idle),
    .ap_ready(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_ready),
    .outD_0_din(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_0_din),
    .outD_0_full_n(outD_0_full_n),
    .outD_0_write(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_0_write),
    .outD_0_num_data_valid(5'd0),
    .outD_0_fifo_cap(5'd0),
    .outD_1_din(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_1_din),
    .outD_1_full_n(outD_1_full_n),
    .outD_1_write(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_1_write),
    .outD_1_num_data_valid(5'd0),
    .outD_1_fifo_cap(5'd0),
    .p_digitReseversedOutputBuff_M_real_0_address0(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_0_address0),
    .p_digitReseversedOutputBuff_M_real_0_ce0(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_0_ce0),
    .p_digitReseversedOutputBuff_M_real_0_q0(digitReverseBuff_M_real_q0),
    .p_digitReseversedOutputBuff_M_real_1_address0(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_1_address0),
    .p_digitReseversedOutputBuff_M_real_1_ce0(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_1_ce0),
    .p_digitReseversedOutputBuff_M_real_1_q0(digitReverseBuff_M_real_1_q0),
    .p_digitReseversedOutputBuff_M_imag_0_address0(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_0_address0),
    .p_digitReseversedOutputBuff_M_imag_0_ce0(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_0_ce0),
    .p_digitReseversedOutputBuff_M_imag_0_q0(digitReverseBuff_M_imag_q0),
    .p_digitReseversedOutputBuff_M_imag_1_address0(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_1_address0),
    .p_digitReseversedOutputBuff_M_imag_1_ce0(grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_1_ce0),
    .p_digitReseversedOutputBuff_M_imag_1_q0(digitReverseBuff_M_imag_1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1_ignore_call10))) begin
            grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start_reg <= 1'b1;
        end else if ((grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_ready == 1'b1)) begin
            grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start_reg <= 1'b1;
        end else if ((grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_ready == 1'b1)) begin
            grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_1_address0 = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_1_address0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_address0;
    end else begin
        digitReverseBuff_M_imag_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_1_ce0 = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_1_ce0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_ce0;
    end else begin
        digitReverseBuff_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_1_we0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_1_we0;
    end else begin
        digitReverseBuff_M_imag_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_address0 = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_address0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_address0;
    end else begin
        digitReverseBuff_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_ce0 = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_imag_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_ce0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_ce0;
    end else begin
        digitReverseBuff_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_we0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_imag_0_we0;
    end else begin
        digitReverseBuff_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_1_address0 = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_1_address0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_address0;
    end else begin
        digitReverseBuff_M_real_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_1_ce0 = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_1_ce0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_ce0;
    end else begin
        digitReverseBuff_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_1_we0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_1_we0;
    end else begin
        digitReverseBuff_M_real_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_address0 = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_address0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_address0;
    end else begin
        digitReverseBuff_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_ce0 = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_p_digitReseversedOutputBuff_M_real_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_ce0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_ce0;
    end else begin
        digitReverseBuff_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_we0 = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_p_digitReseversedOutputBuff_M_real_0_we0;
    end else begin
        digitReverseBuff_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'b0 == ap_block_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call10 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign fftOutData_local2_0_read = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_fftOutData_local2_0_read;

assign fftOutData_local2_1_read = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_fftOutData_local2_1_read;

assign grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start = grp_cacheDataDR_1024_2_ap_fixed_16_12_5_3_0_ap_fixed_16_12_5_3_0_s_fu_48_ap_start_reg;

assign grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_ap_start_reg;

assign outD_0_din = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_0_din;

assign outD_0_write = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_0_write;

assign outD_1_din = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_1_din;

assign outD_1_write = grp_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s_fu_64_outD_1_write;

endmodule //fft_top_digitReversedDataReOrder_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s
