{"jobID": "2751573280", "jobLocation": "San_Jose_CA", "jobTitle": "Sr. Principal Engineer, Future Memory Solutions", "companyRating": "3.4", "companyInfo": {"Website": "www.skhynix.com", "Headquarters": "Icheongeo-ri, South Korea", "Size": "10000+ employees", "Founded": " 1983", "Type": " Company - Private", "Industry": " Information Technology", "Revenue": " $5 to $10 billion (USD) per year", "Competitors": " Unknown"}, "estimatedSalary": "94000", "jobDescription": " In this role, you will work with Tier1 SoC engineering teams and customer platform architects as technology partners to develop new memory solutions. You will be an integral member of the technology team to decide on best architectural approach and follow through with SK hynix design implementation.Responsibilities: Collaborate with SoC and Platform architects to understand next-generation memory and storage class memory requirements at the system level.Be a technical leader to define architecture & microarchitecture specification of controller solutions that interface between SOC host controller and emerging memory media.Work with SK hynix designers, FW engineers and verification designers to design and implement controller solutions.Establish co-sim and co-modeling environments with SoC partners to ensure optimal platform level performance and interoperability for new memory solutions. Requirements: BS in Electrical Engineering, Computer Science or related degree required, advanced degrees (MS, PhD) a plus.10+ years of industry experience in SoC design and background in memory controller design for DRAM memory bus.Knowledge of memory (LPDDRx or DDRx) and high speed IO protocols (PCIe, 802.3). Familiarity with Gen-Z, OpenCAPI, CCIX, NVDIMM-P a plus.Knowledgeable about System Bus architecture and operation (x86, AHB, OCP ).Knowledge of the platform including ACPI, UEFI, MCA and Programming model is a plusExperience with modeling for memory subsystems & use cases (Core - Cache \u2013 Home Agent- MC \u2013 DIMM + IOHub-IO)Experience with all stages in the ASIC design flow including emulation, prototyping, DFT, timing analysis, floor planning, ECO, bring-up & lab debug, and ATE test development.Knowledge of low-power design methodology, high speed clock distribution and side band protocol (g., SMBUS)Strong working knowledge of Verilog or System Verilog.Programming skills in C++ and/or Python, PERL SK hynix America"}