Analysis & Synthesis report for DE0_NANO
Mon Oct 02 14:52:03 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated
 15. Parameter Settings for Inferred Entity Instance: AUDIO:audio|altsyncram:rom_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "AUDIO:audio"
 18. Port Connectivity Checks: "VGA_DRIVER:driver"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 02 14:52:03 2017      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; DE0_NANO                                   ;
; Top-level Entity Name           ; DE0_NANO                                   ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 47                                         ;
; Total pins                      ; 87                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 2                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; sin_init.txt                           ; yes             ; User File                                             ; C:/Users/cynth/Desktop/ECE 3400/ECE-3400-fa-2017-Team-2/src/labs/lab3/Lab3_template/sin_init.txt                           ;         ;
; VGA_DRIVER.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/cynth/Desktop/ECE 3400/ECE-3400-fa-2017-Team-2/src/labs/lab3/Lab3_template/VGA_DRIVER.v                           ;         ;
; DE0_NANO.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/cynth/Desktop/ECE 3400/ECE-3400-fa-2017-Team-2/src/labs/lab3/Lab3_template/DE0_NANO.v                             ;         ;
; audio.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/cynth/Desktop/ECE 3400/ECE-3400-fa-2017-Team-2/src/labs/lab3/Lab3_template/audio.v                                ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;         ;
; aglobal150.inc                         ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                              ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                  ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                  ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                ;         ;
; db/altsyncram_0kd1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/cynth/Desktop/ECE 3400/ECE-3400-fa-2017-Team-2/src/labs/lab3/Lab3_template/db/altsyncram_0kd1.tdf                 ;         ;
; db/de0_nano.ram0_audio_45867c4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/cynth/Desktop/ECE 3400/ECE-3400-fa-2017-Team-2/src/labs/lab3/Lab3_template/db/de0_nano.ram0_audio_45867c4.hdl.mif ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 35       ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 63       ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 6        ;
;     -- 5 input functions                    ; 5        ;
;     -- 4 input functions                    ; 4        ;
;     -- <=3 input functions                  ; 48       ;
;                                             ;          ;
; Dedicated logic registers                   ; 47       ;
;                                             ;          ;
; I/O pins                                    ; 87       ;
; Total MLAB memory bits                      ; 0        ;
; Total block memory bits                     ; 2        ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_25 ;
; Maximum fan-out                             ; 48       ;
; Total fan-out                               ; 482      ;
; Average fan-out                             ; 1.37     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+--------------+
; |DE0_NANO                                 ; 63 (33)           ; 47 (27)      ; 2                 ; 0          ; 87   ; 0            ; |DE0_NANO                                                                 ; work         ;
;    |AUDIO:audio|                          ; 0 (0)             ; 0 (0)        ; 2                 ; 0          ; 0    ; 0            ; |DE0_NANO|AUDIO:audio                                                     ; work         ;
;       |altsyncram:rom_rtl_0|              ; 0 (0)             ; 0 (0)        ; 2                 ; 0          ; 0    ; 0            ; |DE0_NANO|AUDIO:audio|altsyncram:rom_rtl_0                                ; work         ;
;          |altsyncram_0kd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2                 ; 0          ; 0    ; 0            ; |DE0_NANO|AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated ; work         ;
;    |VGA_DRIVER:driver|                    ; 30 (30)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE0_NANO|VGA_DRIVER:driver                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; Name                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                    ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+----------------------------------------+-----------------------------------------------+
; Register name                          ; Reason for Removal                            ;
+----------------------------------------+-----------------------------------------------+
; AUDIO:audio|phase_increment[0..31]     ; Stuck at GND due to stuck port data_in        ;
; AUDIO:audio|phase_accumulator[0..23]   ; Lost fanout                                   ;
; AUDIO:audio|phase_accumulator[25..31]  ; Merged with AUDIO:audio|phase_accumulator[24] ;
; AUDIO:audio|phase_accumulator[24]      ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 64 ;                                               ;
+----------------------------------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                         ;
+--------------------------------+---------------------------+----------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------+---------------------------+----------------------------------------+
; AUDIO:audio|phase_increment[0] ; Stuck at GND              ; AUDIO:audio|phase_accumulator[24]      ;
;                                ; due to stuck port data_in ;                                        ;
+--------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 47    ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------+
; Registers Packed Into Inferred Megafunctions    ;
+------------------+-----------------------+------+
; Register Name    ; Megafunction          ; Type ;
+------------------+-----------------------+------+
; AUDIO:audio|q[0] ; AUDIO:audio|rom_rtl_0 ; RAM  ;
+------------------+-----------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_NANO|VGA_DRIVER:driver|pixel_count[9] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE0_NANO|VGA_DRIVER:driver|line_count[9]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AUDIO:audio|altsyncram:rom_rtl_0            ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                    ; Untyped        ;
; WIDTH_A                            ; 8                                      ; Untyped        ;
; WIDTHAD_A                          ; 8                                      ; Untyped        ;
; NUMWORDS_A                         ; 256                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0kd1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; AUDIO:audio|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                              ;
;     -- WIDTH_A                            ; 8                                ;
;     -- NUMWORDS_A                         ; 256                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO:audio"                                                                                                                                                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FREQUENCY     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; FREQUENCY[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; AUDIO         ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "AUDIO[7..1]" have no fanouts                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_DRIVER:driver"                                                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; PIXEL_COLOR_IN[4..2] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; PIXEL_COLOR_IN[7..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; PIXEL_COLOR_IN[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; PIXEL_X              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PIXEL_Y              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 47                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 35                          ;
;     plain             ; 2                           ;
; arriav_io_obuf        ; 68                          ;
; arriav_lcell_comb     ; 63                          ;
;     arith             ; 45                          ;
;         1 data inputs ; 45                          ;
;     normal            ; 18                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 87                          ;
; stratixv_ram_block    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.40                        ;
; Average LUT depth     ; 1.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Oct 02 14:51:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (125092): Tcl Script File DE_NANO_SOPC.qip not found
    Info (125063): set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file vga_driver.v
    Info (12023): Found entity 1: VGA_DRIVER
Warning (10238): Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DE0_NANO"
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano.v
    Info (12023): Found entity 1: DE0_NANO
Info (12021): Found 1 design units, including 1 entities, in source file audio.v
    Info (12023): Found entity 1: AUDIO
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (10034): Output port "LED[7..1]" at DE0_NANO.v(48) has no driver
Info (12128): Elaborating entity "VGA_DRIVER" for hierarchy "VGA_DRIVER:driver"
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "AUDIO" for hierarchy "AUDIO:audio"
Warning (10030): Net "rom.data_a" at audio.v(21) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.waddr_a" at audio.v(21) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "rom.we_a" at audio.v(21) has no driver or initial value, using a default initial value '0'
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AUDIO:audio|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif
Info (12130): Elaborated megafunction instantiation "AUDIO:audio|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "AUDIO:audio|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0kd1.tdf
    Info (12023): Found entity 1: altsyncram_0kd1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ram_block1a7"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1_D[10]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_D[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0_D[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_1_D[33]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0_D[9]" is fed by GND
    Warning (13033): The pin "GPIO_0_D[11]" is fed by GND
    Warning (13033): The pin "GPIO_0_D[13]" is fed by GND
    Warning (13033): The pin "GPIO_0_D[21]" is fed by GND
    Warning (13033): The pin "GPIO_0_D[23]" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0_D[5]~synth"
    Warning (13010): Node "GPIO_0_D[7]~synth"
    Warning (13010): Node "GPIO_0_D[15]~synth"
    Warning (13010): Node "GPIO_0_D[17]~synth"
    Warning (13010): Node "GPIO_0_D[19]~synth"
    Warning (13010): Node "GPIO_1_D[10]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "LED[4]" is stuck at GND
    Warning (13410): Pin "LED[5]" is stuck at GND
    Warning (13410): Pin "LED[6]" is stuck at GND
    Warning (13410): Pin "LED[7]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "AUDIO:audio|altsyncram:rom_rtl_0|altsyncram_0kd1:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file C:/Users/cynth/Desktop/ECE 3400/ECE-3400-fa-2017-Team-2/src/labs/lab3/Lab3_template/DE0_NANO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]"
Info (21057): Implemented 151 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 63 logic cells
    Info (21064): Implemented 1 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 746 megabytes
    Info: Processing ended: Mon Oct 02 14:52:03 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cynth/Desktop/ECE 3400/ECE-3400-fa-2017-Team-2/src/labs/lab3/Lab3_template/DE0_NANO.map.smsg.


