// Seed: 2885600921
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire id_8, id_9, id_10;
  logic [7:0] id_11, id_12 = id_12[1 : 1], id_13;
endmodule
module module_2;
  logic [7:0] id_1;
  always @* begin : LABEL_0
    id_1[1] = id_1;
  end
endmodule
