# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../voting_machine2.srcs/sources_1/new/bcd_to_7seg.v" \
"../../../../voting_machine2.srcs/sources_1/new/clk_gen.v" \
"../../../../voting_machine2.srcs/sources_1/new/led_mux.v" \
"../../../../voting_machine2.srcs/sources_1/new/voting_rule.v" \
"../../../../voting_machine2.srcs/sources_1/new/voting_machine_fpga.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
