// Seed: 1404931215
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input reg id_3,
    output reg id_4,
    output id_5,
    output id_6
);
  always @(*) id_4 <= id_3;
endmodule
