// Seed: 2649616999
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  bit id_4;
  ;
  always @(posedge 1 == 1 / (id_4)) id_4 = id_1 == id_1 && 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1
  );
  inout supply1 id_1;
  generate
    assign id_1 = 1'b0 == id_3 + id_4[-1];
  endgenerate
endmodule
