Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: vga_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_controller"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Use New Parser                     : yes
Top Module Name                    : vga_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\turn_marker.v" into library work
Parsing module <turn_marker>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" into library work
Parsing module <square_status>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_timer.v" into library work
Parsing module <vga_timer>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" into library work
Parsing module <ttt_logic>.
WARNING:HDLCompiler:751 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 14: Redeclaration of ansi port Pixel_X is not allowed
WARNING:HDLCompiler:751 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 15: Redeclaration of ansi port Pixel_Y is not allowed
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\rotary.v" into library work
Parsing module <rotary>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\oneshot.v" into library work
Parsing module <oneshot>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\ipcore_dir\ila.v" into library work
Parsing module <ila>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\ipcore_dir\icon.v" into library work
Parsing module <icon>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" into library work
Parsing module <vga_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" Line 44: Port RST_IN is not connected to this instance

Elaborating module <vga_controller>.

Elaborating module <clock_divider>.

Elaborating module <BUFG>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLK_FEEDBACK="1X",CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.

Elaborating module <icon>.

Elaborating module <ila>.

Elaborating module <debounce>.

Elaborating module <oneshot>.

Elaborating module <vga_timer>.
WARNING:HDLCompiler:413 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_timer.v" Line 17: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_timer.v" Line 20: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 375: Port clk is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 376: Port clk is not connected to this instance

Elaborating module <ttt_logic>.
WARNING:HDLCompiler:413 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 45: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 154: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 178: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 201: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 225: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 249: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 273: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 297: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 321: case condition never applies
WARNING:HDLCompiler:295 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 345: case condition never applies

Elaborating module <turn_marker>.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\turn_marker.v" Line 33: Signal <current_state> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1499 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\turn_marker.v" Line 21: Empty module <turn_marker> remains a black box.

Elaborating module <square_status>.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 87: Signal <square_num> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 92: Signal <square_1_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 96: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 101: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 116: Signal <square_2_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 120: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 125: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 140: Signal <square_3_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 144: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 149: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 164: Signal <square_4_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 168: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 173: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 188: Signal <square_5_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 192: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 197: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 212: Signal <square_6_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 216: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 221: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 236: Signal <square_7_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 240: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 245: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 260: Signal <square_8_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 264: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 269: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 284: Signal <square_9_status> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 288: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v" Line 293: Signal <player_turn> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 381: Size mismatch in connection of port <square_1_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 382: Size mismatch in connection of port <square_2_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 383: Size mismatch in connection of port <square_3_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 384: Size mismatch in connection of port <square_4_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 385: Size mismatch in connection of port <square_5_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 386: Size mismatch in connection of port <square_6_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 387: Size mismatch in connection of port <square_7_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 388: Size mismatch in connection of port <square_8_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 389: Size mismatch in connection of port <square_9_status>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:552 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 375: Input port clk is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 376: Input port clk is not connected on this instance

Elaborating module <rotary>.
WARNING:HDLCompiler:413 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\rotary.v" Line 82: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\rotary.v" Line 84: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" Line 80: Assignment to ROTCTR_oneshot ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" Line 67: Net <clr> does not have a driver.
WARNING:HDLCompiler:552 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" Line 44: Input port RST_IN is not connected on this instance
WARNING:Xst:2972 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" line 375. All outputs of instance <turn_marker> of block <turn_marker> are unconnected in block <ttt_logic>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" line 80. All outputs of instance <oneshot_rotctr> of block <oneshot> are unconnected in block <vga_controller>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_controller>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v".
WARNING:Xst:647 - Input <SW0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" line 44: Output port <LOCKED_OUT> of the instance <clock_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" line 80: Output port <oneshot_out> of the instance <oneshot_rotctr> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <vga_controller> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\clock_divider.v".
    Summary:
	no macro.
Unit <clock_divider> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\debounce.v".
    Found 15-bit register for signal <count>.
    Found 1-bit register for signal <sync_out>.
    Found 1-bit register for signal <q_1>.
    Found 15-bit adder for signal <count[14]_GND_8_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <debounce> synthesized.

Synthesizing Unit <oneshot>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\oneshot.v".
    Found 1-bit register for signal <oneshot_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <oneshot> synthesized.

Synthesizing Unit <vga_timer>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_timer.v".
    Found 9-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <vga_on>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_10_o_add_2_OUT> created at line 17.
    Found 9-bit adder for signal <CounterY[8]_GND_10_o_add_6_OUT> created at line 20.
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_10_o_LessThan_15_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga_timer> synthesized.

Synthesizing Unit <ttt_logic>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v".
        PLAYER_1 = 1'b0
        Player_2 = 1'b1
        NO_SQUARE = 4'b0000
        SQUARE_1 = 4'b0001
        SQUARE_2 = 4'b0010
        SQUARE_3 = 4'b0011
        SQUARE_4 = 4'b0100
        SQUARE_5 = 4'b0101
        SQUARE_6 = 4'b0110
        SQUARE_7 = 4'b0111
        SQUARE_8 = 4'b1000
        SQUARE_9 = 4'b1001
        SQUARE_COUNT_MAX = 10'b0001100010
        LINE_WIDTH_MAX = 3'b011
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'turn_marker', is tied to GND.
WARNING:Xst:2898 - Port 'start', unconnected in block instance 'turn_marker', is tied to GND.
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'square_status', is tied to GND.
WARNING:Xst:2898 - Port 'clr', unconnected in block instance 'square_status', is tied to GND.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" line 375: Output port <player_turn> of the instance <turn_marker> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" line 375: Output port <player1_marker> of the instance <turn_marker> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" line 375: Output port <player2_marker> of the instance <turn_marker> is unconnected or connected to loadless signal.
    Found 11-bit adder for signal <n0167> created at line 128.
    Found 10-bit adder for signal <n0171> created at line 128.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cursor_start_y<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <n0035> created at line 122
    Found 9-bit comparator lessequal for signal <n0041> created at line 122
    Found 10-bit comparator lessequal for signal <n0048> created at line 128
    Found 11-bit comparator lessequal for signal <n0051> created at line 128
    Found 9-bit comparator lessequal for signal <n0054> created at line 128
    Found 10-bit comparator lessequal for signal <n0057> created at line 128
    Found 10-bit comparator lessequal for signal <n0063> created at line 141
    Found 10-bit comparator lessequal for signal <n0065> created at line 141
    Found 9-bit comparator lessequal for signal <n0068> created at line 141
    Found 9-bit comparator lessequal for signal <n0070> created at line 141
    Found 10-bit comparator lessequal for signal <n0077> created at line 165
    Found 10-bit comparator lessequal for signal <n0079> created at line 165
    Found 10-bit comparator lessequal for signal <n0087> created at line 188
    Found 10-bit comparator lessequal for signal <n0089> created at line 188
    Found 9-bit comparator lessequal for signal <n0097> created at line 212
    Found 9-bit comparator lessequal for signal <n0099> created at line 212
    Found 9-bit comparator lessequal for signal <n0117> created at line 284
    Found 9-bit comparator lessequal for signal <n0119> created at line 284
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 Latch(s).
	inferred  18 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <ttt_logic> synthesized.

Synthesizing Unit <square_status>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\square_status.v".
        SQUARE1_SELECTED = 8'b00000001
        SQUARE2_SELECTED = 8'b00000010
        SQUARE3_SELECTED = 8'b00000011
        SQUARE4_SELECTED = 8'b00000100
        SQUARE5_SELECTED = 8'b00000101
        SQUARE6_SELECTED = 8'b00000110
        SQUARE7_SELECTED = 8'b00000111
        SQUARE8_SELECTED = 8'b00001000
        SQUARE9_SELECTED = 8'b00001001
        BLANK = 2'b00
        MARKER_O = 2'b01
        MARKER_X = 2'b10
        PLAYER_1 = 1'b0
        PLAYER_2 = 1'b1
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <square_1_status_reg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_1_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_2_status_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_2_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_3_status_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_3_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_4_status_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_4_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_5_status_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_5_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_6_status_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_6_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_7_status_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_7_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_8_status_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_8_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_9_status_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <square_9_status_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  18 Latch(s).
	inferred   9 Multiplexer(s).
Unit <square_status> synthesized.

Synthesizing Unit <rotary>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\rotary.v".
WARNING:Xst:653 - Signal <LED<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <current_state>.
    Found 6-bit register for signal <quad_count>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | C_CLK (rising_edge)                            |
    | Reset              | ROT_CTR (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <quad_count[5]_GND_60_o_add_13_OUT> created at line 82.
    Found 6-bit subtractor for signal <GND_60_o_GND_60_o_sub_15_OUT<5:0>> created at line 84.
    Found 1-bit 4-to-1 multiplexer for signal <increment> created at line 32.
    Found 1-bit 4-to-1 multiplexer for signal <decrement> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rotary> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 15-bit adder                                          : 4
 6-bit addsub                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 12
 10-bit register                                       : 1
 15-bit register                                       : 4
 6-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 37
 1-bit latch                                           : 37
# Comparators                                          : 19
 10-bit comparator lessequal                           : 9
 11-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 41
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 4-to-1 multiplexer                              : 2
 15-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ila.ngc>.
Reading core <ipcore_dir/icon.ngc>.
Loading core <ila> for timing and area information for instance <ila>.
Loading core <icon> for timing and area information for instance <icon>.
INFO:Xst:2261 - The FF/Latch <cursor_start_x_9> in Unit <ttt_logic> is equivalent to the following 8 FFs/Latches, which will be removed : <cursor_start_x_8> <cursor_start_x_4> <cursor_start_x_1> <cursor_start_x_0> <cursor_start_y_8> <cursor_start_y_4> <cursor_start_y_1> <cursor_start_y_0> 
WARNING:Xst:1710 - FF/Latch <square_1_status_reg_1> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_2_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_4_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_3_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_5_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_6_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_7_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_8_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_9_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cursor_start_x_9> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <rotary>.
The following registers are absorbed into counter <quad_count>: 1 register on signal <quad_count>.
Unit <rotary> synthesized (advanced).

Synthesizing (advanced) Unit <vga_timer>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <vga_timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 11-bit adder                                          : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 15-bit up counter                                     : 4
 6-bit updown counter                                  : 1
 9-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Comparators                                          : 19
 10-bit comparator lessequal                           : 9
 11-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 34
 1-bit 4-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cursor_start_x_9> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cursor_start_x_8> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cursor_start_x_4> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cursor_start_x_1> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cursor_start_x_0> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cursor_start_y_8> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cursor_start_y_4> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cursor_start_y_1> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cursor_start_y_0> (without init value) has a constant value of 0 in block <ttt_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <square_1_status_reg_1> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_2_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_4_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_3_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_5_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_6_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_7_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_8_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <square_9_status_reg_2> (without init value) has a constant value of 0 in block <square_status>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cursor_start_y_5> in Unit <ttt_logic> is equivalent to the following FF/Latch, which will be removed : <cursor_start_y_2> 
INFO:Xst:2261 - The FF/Latch <cursor_start_x_5> in Unit <ttt_logic> is equivalent to the following FF/Latch, which will be removed : <cursor_start_x_2> 
INFO:Xst:2261 - The FF/Latch <cursor_start_x_7> in Unit <ttt_logic> is equivalent to the following FF/Latch, which will be removed : <cursor_start_x_3> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <rotary/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 11    | 11
 01    | 01
 10    | 10
 00    | 00
-------------------
INFO:Xst:2261 - The FF/Latch <cursor_start_y_7> in Unit <ttt_logic> is equivalent to the following FF/Latch, which will be removed : <cursor_start_y_3> 

Optimizing unit <vga_controller> ...

Optimizing unit <vga_timer> ...

Optimizing unit <ttt_logic> ...

Optimizing unit <square_status> ...

Optimizing unit <rotary> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_controller, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 902
#      GND                         : 3
#      INV                         : 20
#      LUT1                        : 133
#      LUT2                        : 119
#      LUT2_L                      : 1
#      LUT3                        : 78
#      LUT3_L                      : 1
#      LUT4                        : 179
#      LUT4_L                      : 2
#      MULT_AND                    : 4
#      MUXCY                       : 104
#      MUXCY_L                     : 67
#      MUXF5                       : 40
#      MUXF6                       : 9
#      VCC                         : 3
#      XORCY                       : 139
# FlipFlops/Latches                : 344
#      FD                          : 12
#      FDC                         : 65
#      FDCE                        : 34
#      FDE                         : 44
#      FDP                         : 11
#      FDPE                        : 10
#      FDR                         : 60
#      FDRE                        : 78
#      FDRS                        : 4
#      FDS                         : 10
#      LDC                         : 1
#      LDE                         : 15
# RAMS                             : 5
#      RAMB16_S1_S2                : 5
# Shift Registers                  : 61
#      SRL16                       : 8
#      SRL16E                      : 1
#      SRLC16E                     : 52
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 18
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 13
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN3              : 1

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      412  out of   4656     8%  
 Number of Slice Flip Flops:            344  out of   9312     3%  
 Number of 4 input LUTs:                594  out of   9312     6%  
    Number used as logic:               533
    Number used as Shift registers:      61
 Number of IOs:                          22
 Number of bonded IOBs:                  18  out of    232     7%  
 Number of BRAMs:                         5  out of     20    25%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)                                 | Load  |
----------------------------------------------------------------------+-------------------------------------------------------+-------+
CCLK                                                                  | DCM_SP:CLK0                                           | 218   |
CCLK                                                                  | DCM_SP:CLKDV                                          | 40    |
vga_timer/vga_on                                                      | NONE(ttt_logic/cursor_start_y_5)                      | 6     |
enter(oneshot/oneshot_out1:O)                                         | NONE(*)(ttt_logic/square_status/square_9_status_reg_0)| 9     |
icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                 | BUFG                                                  | 140   |
icon/CONTROL0<13>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)       | 1     |
icon/U0/iUPDATE_OUT                                                   | NONE(icon/U0/U_ICON/U_iDATA_CMD)                      | 1     |
----------------------------------------------------------------------+-------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                   | Buffer(FF name)                                                                                                          | Load  |
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
clr(XST_GND:G)                                                                                   | NONE(debounce_ROTB/count_5)                                                                                              | 68    |
icon/U0/U_ICON/U_CMD/iSEL_n(icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                      | NONE(icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET)                                                                    | 10    |
ila/N0(ila/XST_GND:G)                                                                            | NONE(ila/U0/I_TQ0.G_TW[6].U_TQ)                                                                                          | 9     |
debounce_ROTCTR/sync_out(debounce_ROTCTR/sync_out:Q)                                             | NONE(rotary/quad_count_5)                                                                                                | 8     |
icon/CONTROL0<20>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                           | NONE(ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/I_YES_IREG.F_TW[0].U_IREG)| 8     |
ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE)                                                                       | 4     |
ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                                      | 4     |
ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1)                                                                          | 4     |
ila/U0/I_NO_D.U_ILA/iARM(ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                            | 2     |
icon/CONTROL0<13>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                           | NONE(ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                            | 1     |
icon/U0/U_ICON/iSEL_n(icon/U0/U_ICON/U_iSEL_n:O)                                                 | NONE(icon/U0/U_ICON/U_iDATA_CMD)                                                                                         | 1     |
ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                | 1     |
ila/U0/I_NO_D.U_ILA/iRESET<1>(ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                         | 1     |
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.302ns (Maximum Frequency: 107.501MHz)
   Minimum input arrival time before clock: 8.201ns
   Maximum output required time after clock: 16.170ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CCLK'
  Clock period: 5.552ns (frequency: 180.115MHz)
  Total number of paths / destination ports: 3009 / 497
-------------------------------------------------------------------------
Delay:               5.552ns (Levels of Logic = 4)
  Source:            rotary/current_state_FSM_FFd2 (FF)
  Destination:       rotary/quad_count_5 (FF)
  Source Clock:      CCLK rising
  Destination Clock: CCLK rising

  Data Path: rotary/current_state_FSM_FFd2 to rotary/quad_count_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.591   0.762  rotary/current_state_FSM_FFd2 (rotary/current_state_FSM_FFd2)
     LUT4:I0->O            8   0.704   0.932  rotary/Mmux_increment_2_f5 (rotary/increment)
     LUT4:I0->O            1   0.704   0.000  rotary/Mcount_quad_count_cy<3>1_F (N43)
     MUXF5:I0->O           2   0.321   0.526  rotary/Mcount_quad_count_cy<3>1 (rotary/Mcount_quad_count_cy<3>)
     LUT4:I1->O            1   0.704   0.000  rotary/Mcount_quad_count_xor<5>11 (rotary/Result<5>)
     FDCE:D                    0.308          rotary/quad_count_5
    ----------------------------------------
    Total                      5.552ns (3.332ns logic, 2.220ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'enter'
  Clock period: 3.061ns (frequency: 326.691MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               3.061ns (Levels of Logic = 1)
  Source:            ttt_logic/square_status/square_8_status_reg_0 (LATCH)
  Destination:       ttt_logic/square_status/square_8_status_reg_0 (LATCH)
  Source Clock:      enter falling
  Destination Clock: enter falling

  Data Path: ttt_logic/square_status/square_8_status_reg_0 to ttt_logic/square_status/square_8_status_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.676   0.706  ttt_logic/square_status/square_8_status_reg_0 (ttt_logic/square_status/square_8_status_reg_0)
     LUT3:I0->O            1   0.704   0.420  ttt_logic/square_status/Mmux__n019711 (ttt_logic/square_status/_n0197)
     LDE:GE                    0.555          ttt_logic/square_status/square_8_status_reg_0
    ----------------------------------------
    Total                      3.061ns (1.935ns logic, 1.126ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Clock period: 9.302ns (frequency: 107.501MHz)
  Total number of paths / destination ports: 2456 / 335
-------------------------------------------------------------------------
Delay:               9.302ns (Levels of Logic = 5)
  Source:            icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE (FF)
  Source Clock:      icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising
  Destination Clock: icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.591   1.260  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.704   1.297  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O           15   0.704   1.021  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (CONTROL0<14>)
     end scope: 'icon:CONTROL0<14>'
     begin scope: 'ila:CONTROL<14>'
     LUT4:I3->O            4   0.704   0.762  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.I3.U_LUT (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/lowAddr_rst)
     LUT2:I0->O           14   0.704   1.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.U_highAddr_ce (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce)
     FDRE:CE                   0.555          U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
    ----------------------------------------
    Total                      9.302ns (3.962ns logic, 5.340ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon/U0/iUPDATE_OUT'
  Clock period: 2.554ns (frequency: 391.543MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.554ns (Levels of Logic = 1)
  Source:            icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      icon/U0/iUPDATE_OUT rising
  Destination Clock: icon/U0/iUPDATE_OUT rising

  Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.704   0.420  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.308          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.554ns (1.603ns logic, 0.951ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CCLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ROTCTR (PAD)
  Destination:       debounce_ROTCTR/q_1 (FF)
  Destination Clock: CCLK rising

  Data Path: ROTCTR to debounce_ROTCTR/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ROTCTR_IBUF (ROTCTR_IBUF)
     FDC:D                     0.308          debounce_ROTCTR/q_1
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 185 / 161
-------------------------------------------------------------------------
Offset:              8.201ns (Levels of Logic = 5)
  Source:            icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT (PAD)
  Destination:       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE (FF)
  Destination Clock: icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    3   0.000   0.610  U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.704   1.437  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           15   0.704   1.021  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (CONTROL0<14>)
     end scope: 'icon:CONTROL0<14>'
     begin scope: 'ila:CONTROL<14>'
     LUT4:I3->O            4   0.704   0.762  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.I3.U_LUT (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/lowAddr_rst)
     LUT2:I0->O           14   0.704   1.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.U_highAddr_ce (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce)
     FDRE:CE                   0.555          U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
    ----------------------------------------
    Total                      8.201ns (3.371ns logic, 4.830ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CCLK'
  Total number of paths / destination ports: 693 / 8
-------------------------------------------------------------------------
Offset:              16.170ns (Levels of Logic = 12)
  Source:            vga_timer/CounterX_0 (FF)
  Destination:       VGA_BLUE (PAD)
  Source Clock:      CCLK rising 0.5X

  Data Path: vga_timer/CounterX_0 to VGA_BLUE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  vga_timer/CounterX_0 (vga_timer/CounterX_0)
     LUT2:I0->O            4   0.704   0.622  ttt_logic/GND_11_o_Pixel_X[9]_LessThan_56_o31 (ttt_logic/GND_11_o_Pixel_X[9]_LessThan_56_o3)
     LUT4:I2->O            1   0.704   0.455  ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1101 (ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1101)
     LUT4:I2->O            1   0.704   0.455  ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1130 (ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1130)
     LUT4:I2->O            1   0.704   0.595  ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1203_SW0 (N35)
     LUT4:I0->O            4   0.704   0.666  ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1203 (ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1203)
     LUT3:I1->O            1   0.704   0.000  ttt_logic/Mmux_vga_blue_reg430_SW01 (ttt_logic/Mmux_vga_blue_reg430_SW0)
     MUXF5:I1->O           1   0.321   0.424  ttt_logic/Mmux_vga_blue_reg430_SW0_f5 (ttt_logic/Mmux_vga_blue_reg430_SW0_f5)
     LUT4:I3->O            1   0.704   0.424  ttt_logic/Mmux_vga_blue_reg430 (ttt_logic/Mmux_vga_blue_reg430)
     LUT4:I3->O            1   0.704   0.424  ttt_logic/Mmux_vga_blue_reg456 (ttt_logic/Mmux_vga_blue_reg456)
     LUT4:I3->O            1   0.704   0.000  ttt_logic/Mmux_vga_blue_reg42451 (ttt_logic/Mmux_vga_blue_reg4245)
     MUXF5:I1->O           1   0.321   0.420  ttt_logic/Mmux_vga_blue_reg4245_f5 (VGA_BLUE_OBUF)
     OBUF:I->O                 3.272          VGA_BLUE_OBUF (VGA_BLUE)
    ----------------------------------------
    Total                     16.170ns (10.841ns logic, 5.329ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga_timer/vga_on'
  Total number of paths / destination ports: 264 / 2
-------------------------------------------------------------------------
Offset:              15.342ns (Levels of Logic = 12)
  Source:            ttt_logic/cursor_start_x_5 (LATCH)
  Destination:       VGA_BLUE (PAD)
  Source Clock:      vga_timer/vga_on falling

  Data Path: ttt_logic/cursor_start_x_5 to VGA_BLUE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             12   0.676   1.040  ttt_logic/cursor_start_x_5 (ttt_logic/cursor_start_x_5)
     LUT2:I1->O            2   0.704   0.447  ttt_logic/Madd_n0167_cy<6>11 (ttt_logic/Madd_n0167_cy<6>)
     MULT_AND:I1->LO       0   0.741   0.000  ttt_logic/Madd_n0167_cy<7>_mand (ttt_logic/Madd_n0167_cy<7>_mand1)
     MUXCY:DI->O           1   0.888   0.000  ttt_logic/Mcompar_GND_11_o_BUS_0001_LessThan_44_o_cy<7> (ttt_logic/Mcompar_GND_11_o_BUS_0001_LessThan_44_o_cy<7>)
     MUXCY:CI->O           1   0.459   0.595  ttt_logic/Mcompar_GND_11_o_BUS_0001_LessThan_44_o_cy<8> (ttt_logic/GND_11_o_BUS_0001_LessThan_44_o)
     LUT4:I0->O            4   0.704   0.666  ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1218 (ttt_logic/Pixel_X[9]_Pixel_Y[8]_OR_74_o1218)
     LUT4:I1->O            1   0.704   0.000  ttt_logic/Mmux_vga_blue_reg430_SW02 (ttt_logic/Mmux_vga_blue_reg430_SW01)
     MUXF5:I0->O           1   0.321   0.424  ttt_logic/Mmux_vga_blue_reg430_SW0_f5 (ttt_logic/Mmux_vga_blue_reg430_SW0_f5)
     LUT4:I3->O            1   0.704   0.424  ttt_logic/Mmux_vga_blue_reg430 (ttt_logic/Mmux_vga_blue_reg430)
     LUT4:I3->O            1   0.704   0.424  ttt_logic/Mmux_vga_blue_reg456 (ttt_logic/Mmux_vga_blue_reg456)
     LUT4:I3->O            1   0.704   0.000  ttt_logic/Mmux_vga_blue_reg42451 (ttt_logic/Mmux_vga_blue_reg4245)
     MUXF5:I1->O           1   0.321   0.420  ttt_logic/Mmux_vga_blue_reg4245_f5 (VGA_BLUE_OBUF)
     OBUF:I->O                 3.272          VGA_BLUE_OBUF (VGA_BLUE)
    ----------------------------------------
    Total                     15.342ns (10.902ns logic, 4.440ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'enter'
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Offset:              9.505ns (Levels of Logic = 6)
  Source:            ttt_logic/square_status/square_5_status_reg_0 (LATCH)
  Destination:       VGA_BLUE (PAD)
  Source Clock:      enter falling

  Data Path: ttt_logic/square_status/square_5_status_reg_0 to VGA_BLUE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.526  ttt_logic/square_status/square_5_status_reg_0 (ttt_logic/square_status/square_5_status_reg_0)
     LUT4:I1->O            1   0.704   0.595  ttt_logic/Mmux_vga_blue_reg483 (ttt_logic/Mmux_vga_blue_reg483)
     LUT4:I0->O            1   0.704   0.424  ttt_logic/Mmux_vga_blue_reg4107_SW0 (N37)
     LUT4:I3->O            1   0.704   0.455  ttt_logic/Mmux_vga_blue_reg4107 (ttt_logic/Mmux_vga_blue_reg4107)
     LUT4:I2->O            1   0.704   0.000  ttt_logic/Mmux_vga_blue_reg42451 (ttt_logic/Mmux_vga_blue_reg4245)
     MUXF5:I1->O           1   0.321   0.420  ttt_logic/Mmux_vga_blue_reg4245_f5 (VGA_BLUE_OBUF)
     OBUF:I->O                 3.272          VGA_BLUE_OBUF (VGA_BLUE)
    ----------------------------------------
    Total                      9.505ns (7.085ns logic, 2.420ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 0)
  Source:            icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1 (PAD)
  Source Clock:      icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: icon/U0/U_ICON/U_TDO_reg to icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.591   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN3:TDO1        0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CCLK
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CCLK                                 |    5.879|         |         |         |
icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1|    6.442|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock enter
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |         |         |    4.856|         |
enter          |         |         |    3.061|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CCLK                                 |    6.255|         |         |         |
icon/CONTROL0<13>                    |         |    6.513|         |         |
icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1|    9.302|         |         |         |
icon/U0/iUPDATE_OUT                  |    3.494|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon/U0/iUPDATE_OUT
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
icon/U0/iUPDATE_OUT|    2.554|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga_timer/vga_on
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |         |         |    3.711|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.31 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 

Total memory usage is 230828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  146 (   0 filtered)
Number of infos    :   11 (   0 filtered)

