{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 03:55:53 2013 " "Info: Processing started: Tue May 14 03:55:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\] register lpm_dff_8bit_en:inst18\|lpm_ff:lpm_ff_component\|dffs\[7\] 135.21 MHz 7.396 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 135.21 MHz between source register \"lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\]\" and destination register \"lpm_dff_8bit_en:inst18\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (period= 7.396 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.362 ns + Longest register register " "Info: + Longest register to register delay is 1.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\] 1 REG LCFF_X30_Y8_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N27; Fanout = 5; REG Node = 'lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.357 ns) 0.710 ns lpm_compare_8bit_EQUAL:inst12\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|aneb_result_wire\[0\]~0 2 COMB LCCOMB_X30_Y8_N12 5 " "Info: 2: + IC(0.353 ns) + CELL(0.357 ns) = 0.710 ns; Loc. = LCCOMB_X30_Y8_N12; Fanout = 5; COMB Node = 'lpm_compare_8bit_EQUAL:inst12\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|aneb_result_wire\[0\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_fig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.228 ns) 1.207 ns lpm_bustri_8:inst41\|lpm_bustri:lpm_bustri_component\|din\[7\]~0 3 COMB LCCOMB_X30_Y8_N0 1 " "Info: 3: + IC(0.269 ns) + CELL(0.228 ns) = 1.207 ns; Loc. = LCCOMB_X30_Y8_N0; Fanout = 1; COMB Node = 'lpm_bustri_8:inst41\|lpm_bustri:lpm_bustri_component\|din\[7\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.497 ns" { lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 lpm_bustri_8:inst41|lpm_bustri:lpm_bustri_component|din[7]~0 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.362 ns lpm_dff_8bit_en:inst18\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X30_Y8_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.362 ns; Loc. = LCFF_X30_Y8_N1; Fanout = 2; REG Node = 'lpm_dff_8bit_en:inst18\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri_8:inst41|lpm_bustri:lpm_bustri_component|din[7]~0 lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.740 ns ( 54.33 % ) " "Info: Total cell delay = 0.740 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.622 ns ( 45.67 % ) " "Info: Total interconnect delay = 0.622 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 lpm_bustri_8:inst41|lpm_bustri:lpm_bustri_component|din[7]~0 lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.362 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 {} lpm_bustri_8:inst41|lpm_bustri:lpm_bustri_component|din[7]~0 {} lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.353ns 0.269ns 0.000ns } { 0.000ns 0.357ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.152 ns - Smallest " "Info: - Smallest clock skew is -2.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns lpm_dff_8bit_en:inst18\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X30_Y8_N1 2 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X30_Y8_N1; Fanout = 2; REG Node = 'lpm_dff_8bit_en:inst18\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CLK~clkctrl lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.623 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.712 ns) 2.645 ns inst4 2 REG LCFF_X1_Y15_N21 2 " "Info: 2: + IC(1.079 ns) + CELL(0.712 ns) = 2.645 ns; Loc. = LCFF_X1_Y15_N21; Fanout = 2; REG Node = 'inst4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { CLK inst4 } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.000 ns) 3.349 ns inst4~clkctrl 3 COMB CLKCTRL_G1 24 " "Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.349 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'inst4~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 4.623 ns lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\] 4 REG LCFF_X30_Y8_N27 5 " "Info: 4: + IC(0.656 ns) + CELL(0.618 ns) = 4.623 ns; Loc. = LCFF_X30_Y8_N27; Fanout = 5; REG Node = 'lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 47.24 % ) " "Info: Total cell delay = 2.184 ns ( 47.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.439 ns ( 52.76 % ) " "Info: Total interconnect delay = 2.439 ns ( 52.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } } { "lpm_ff.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 lpm_bustri_8:inst41|lpm_bustri:lpm_bustri_component|din[7]~0 lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.362 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0 {} lpm_bustri_8:inst41|lpm_bustri:lpm_bustri_component|din[7]~0 {} lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.353ns 0.269ns 0.000ns } { 0.000ns 0.357ns 0.228ns 0.155ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { CLK CLK~clkctrl lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_dff_8bit_en:inst18|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[7\] LOAD CLK 3.441 ns register " "Info: tsu for register \"lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[7\]\" (data pin = \"LOAD\", clock pin = \"CLK\") is 3.441 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.974 ns + Longest pin register " "Info: + Longest pin to register delay is 7.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns LOAD 1 PIN PIN_K17 25 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K17; Fanout = 25; PIN Node = 'LOAD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 120 -376 -208 136 "LOAD" "" } { 112 -208 -168 128 "load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.726 ns) + CELL(0.228 ns) 5.754 ns inst24 2 COMB LCCOMB_X26_Y26_N4 24 " "Info: 2: + IC(4.726 ns) + CELL(0.228 ns) = 5.754 ns; Loc. = LCCOMB_X26_Y26_N4; Fanout = 24; COMB Node = 'inst24'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { LOAD inst24 } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 56 -160 -96 104 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.746 ns) 7.974 ns lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[7\] 3 REG LCFF_X30_Y8_N31 4 " "Info: 3: + IC(1.474 ns) + CELL(0.746 ns) = 7.974 ns; Loc. = LCFF_X30_Y8_N31; Fanout = 4; REG Node = 'lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { inst24 lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 22.25 % ) " "Info: Total cell delay = 1.774 ns ( 22.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 77.75 % ) " "Info: Total interconnect delay = 6.200 ns ( 77.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.974 ns" { LOAD inst24 lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.974 ns" { LOAD {} LOAD~combout {} inst24 {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 4.726ns 1.474ns } { 0.000ns 0.800ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.623 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 4.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.712 ns) 2.645 ns inst4 2 REG LCFF_X1_Y15_N21 2 " "Info: 2: + IC(1.079 ns) + CELL(0.712 ns) = 2.645 ns; Loc. = LCFF_X1_Y15_N21; Fanout = 2; REG Node = 'inst4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { CLK inst4 } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.000 ns) 3.349 ns inst4~clkctrl 3 COMB CLKCTRL_G1 24 " "Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.349 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'inst4~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 4.623 ns lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[7\] 4 REG LCFF_X30_Y8_N31 4 " "Info: 4: + IC(0.656 ns) + CELL(0.618 ns) = 4.623 ns; Loc. = LCFF_X30_Y8_N31; Fanout = 4; REG Node = 'lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 47.24 % ) " "Info: Total cell delay = 2.184 ns ( 47.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.439 ns ( 52.76 % ) " "Info: Total interconnect delay = 2.439 ns ( 52.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.974 ns" { LOAD inst24 lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.974 ns" { LOAD {} LOAD~combout {} inst24 {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 4.726ns 1.474ns } { 0.000ns 0.800ns 0.228ns 0.746ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK DATA\[3\] lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\] 12.167 ns register " "Info: tco from clock \"CLK\" to destination pin \"DATA\[3\]\" through register \"lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\]\" is 12.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.623 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 4.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.712 ns) 2.645 ns inst4 2 REG LCFF_X1_Y15_N21 2 " "Info: 2: + IC(1.079 ns) + CELL(0.712 ns) = 2.645 ns; Loc. = LCFF_X1_Y15_N21; Fanout = 2; REG Node = 'inst4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { CLK inst4 } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.000 ns) 3.349 ns inst4~clkctrl 3 COMB CLKCTRL_G1 24 " "Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.349 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'inst4~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 4.623 ns lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\] 4 REG LCFF_X30_Y8_N27 5 " "Info: 4: + IC(0.656 ns) + CELL(0.618 ns) = 4.623 ns; Loc. = LCFF_X30_Y8_N27; Fanout = 5; REG Node = 'lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 47.24 % ) " "Info: Total cell delay = 2.184 ns ( 47.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.439 ns ( 52.76 % ) " "Info: Total interconnect delay = 2.439 ns ( 52.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.450 ns + Longest register pin " "Info: + Longest register to pin delay is 7.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\] 1 REG LCFF_X30_Y8_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N27; Fanout = 5; REG Node = 'lpm_counter_8bit_load:inst8\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.357 ns) 0.710 ns lpm_compare_8bit_EQUAL:inst12\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|aneb_result_wire\[0\]~0DUPLICATE 2 COMB LCCOMB_X30_Y8_N14 15 " "Info: 2: + IC(0.353 ns) + CELL(0.357 ns) = 0.710 ns; Loc. = LCCOMB_X30_Y8_N14; Fanout = 15; COMB Node = 'lpm_compare_8bit_EQUAL:inst12\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|aneb_result_wire\[0\]~0DUPLICATE'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0DUPLICATE } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cmpr_fig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.357 ns) 2.663 ns inst35 3 COMB LCCOMB_X26_Y26_N8 8 " "Info: 3: + IC(1.596 ns) + CELL(0.357 ns) = 2.663 ns; Loc. = LCCOMB_X26_Y26_N8; Fanout = 8; COMB Node = 'inst35'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.953 ns" { lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0DUPLICATE inst35 } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 208 440 504 256 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.865 ns) + CELL(1.922 ns) 7.450 ns DATA\[3\] 4 PIN PIN_T8 0 " "Info: 4: + IC(2.865 ns) + CELL(1.922 ns) = 7.450 ns; Loc. = PIN_T8; Fanout = 0; PIN Node = 'DATA\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.787 ns" { inst35 DATA[3] } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 360 688 864 376 "DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.636 ns ( 35.38 % ) " "Info: Total cell delay = 2.636 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.814 ns ( 64.62 % ) " "Info: Total interconnect delay = 4.814 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.450 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0DUPLICATE inst35 DATA[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.450 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0DUPLICATE {} inst35 {} DATA[3] {} } { 0.000ns 0.353ns 1.596ns 2.865ns } { 0.000ns 0.357ns 0.357ns 1.922ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.623 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.623 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.450 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0DUPLICATE inst35 DATA[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.450 ns" { lpm_counter_8bit_load:inst8|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[5] {} lpm_compare_8bit_EQUAL:inst12|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0DUPLICATE {} inst35 {} DATA[3] {} } { 0.000ns 0.353ns 1.596ns 2.865ns } { 0.000ns 0.357ns 0.357ns 1.922ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter_8bit_load:inst7\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[4\] SA\[4\] CLK 0.001 ns register " "Info: th for register \"lpm_counter_8bit_load:inst7\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[4\]\" (data pin = \"SA\[4\]\", clock pin = \"CLK\") is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.650 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 4.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 32 -272 -104 48 "CLK" "" } { 208 -216 -192 224 "clk" "" } { 24 -104 8 40 "clk" "" } { 400 272 296 416 "clk" "" } { 624 504 536 640 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.712 ns) 2.645 ns inst4 2 REG LCFF_X1_Y15_N21 2 " "Info: 2: + IC(1.079 ns) + CELL(0.712 ns) = 2.645 ns; Loc. = LCFF_X1_Y15_N21; Fanout = 2; REG Node = 'inst4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { CLK inst4 } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.000 ns) 3.349 ns inst4~clkctrl 3 COMB CLKCTRL_G1 24 " "Info: 3: + IC(0.704 ns) + CELL(0.000 ns) = 3.349 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'inst4~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 184 -192 -128 264 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 4.650 ns lpm_counter_8bit_load:inst7\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[4\] 4 REG LCFF_X26_Y26_N25 3 " "Info: 4: + IC(0.683 ns) + CELL(0.618 ns) = 4.650 ns; Loc. = LCFF_X26_Y26_N25; Fanout = 3; REG Node = 'lpm_counter_8bit_load:inst7\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { inst4~clkctrl lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.97 % ) " "Info: Total cell delay = 2.184 ns ( 46.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.466 ns ( 53.03 % ) " "Info: Total interconnect delay = 2.466 ns ( 53.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.650 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.683ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.798 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns SA\[4\] 1 PIN PIN_D10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 1; PIN Node = 'SA\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SA[4] } "NODE_NAME" } } { "DMA.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/DMA.bdf" { { 320 -264 -96 336 "SA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.727 ns) + CELL(0.309 ns) 4.798 ns lpm_counter_8bit_load:inst7\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[4\] 2 REG LCFF_X26_Y26_N25 3 " "Info: 2: + IC(3.727 ns) + CELL(0.309 ns) = 4.798 ns; Loc. = LCFF_X26_Y26_N25; Fanout = 3; REG Node = 'lpm_counter_8bit_load:inst7\|lpm_counter:lpm_counter_component\|cntr_21i:auto_generated\|safe_q\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.036 ns" { SA[4] lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_21i.tdf" "" { Text "D:/Учеба/СиФО/Курсач/Project/db/cntr_21i.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns ( 22.32 % ) " "Info: Total cell delay = 1.071 ns ( 22.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.727 ns ( 77.68 % ) " "Info: Total interconnect delay = 3.727 ns ( 77.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { SA[4] lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.798 ns" { SA[4] {} SA[4]~combout {} lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 3.727ns } { 0.000ns 0.762ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { CLK inst4 inst4~clkctrl lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.650 ns" { CLK {} CLK~combout {} inst4 {} inst4~clkctrl {} lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.079ns 0.704ns 0.683ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { SA[4] lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.798 ns" { SA[4] {} SA[4]~combout {} lpm_counter_8bit_load:inst7|lpm_counter:lpm_counter_component|cntr_21i:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 3.727ns } { 0.000ns 0.762ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 03:55:54 2013 " "Info: Processing ended: Tue May 14 03:55:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
