// ===========================================================
// RTL generated by ActiveCore framework
// Date: 2022-11-19 23:51:03
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

`include "riscv_6stage.svh"

module riscv_6stage (
	input logic unsigned [0:0] clk_i
	, input logic unsigned [0:0] rst_i
	, output logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_req_o
	, output genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata genmcopipe_instr_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_ack_i
	, output logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_req_o
	, output genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata genmcopipe_data_mem_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_ack_i
	, output logic unsigned [0:0] genmcopipe_coproc_M_if_req_genfifo_req_o
	, output genpmodule_riscv_6stage_genmcopipe_coproc_M_if_genstruct_fifo_wdata genmcopipe_coproc_M_if_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_coproc_M_if_req_genfifo_ack_i
	, output logic unsigned [0:0] genmcopipe_coproc_custom0_if_req_genfifo_req_o
	, output genpmodule_riscv_6stage_genmcopipe_coproc_custom0_if_genstruct_fifo_wdata genmcopipe_coproc_custom0_if_req_genfifo_wdata_bo
	, input logic unsigned [0:0] genmcopipe_coproc_custom0_if_req_genfifo_ack_i
	, input logic unsigned [0:0] irq_fifo_genfifo_req_i
	, input logic unsigned [7:0] irq_fifo_genfifo_rdata_bi
	, output logic unsigned [0:0] irq_fifo_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_coproc_M_if_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_coproc_M_if_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_coproc_M_if_resp_genfifo_ack_o
	, input logic unsigned [0:0] genmcopipe_coproc_custom0_if_resp_genfifo_req_i
	, input logic unsigned [31:0] genmcopipe_coproc_custom0_if_resp_genfifo_rdata_bi
	, output logic unsigned [0:0] genmcopipe_coproc_custom0_if_resp_genfifo_ack_o
);

typedef struct packed {
	logic unsigned [0:0] instr_req_done;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
} genpstage_IADDR_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [0:0] instr_req_done;
} genpstage_IADDR_TRX_BUF_STRUCT;

typedef struct packed {
	riscv_6stage_busreq_mem_struct instr_busreq;
	logic unsigned [0:0] instr_req_done;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
} genpstage_IFETCH_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [0:0] if_id;
	logic unsigned [0:0] resp_done;
	logic unsigned [31:0] rdata;
	logic unsigned [0:0] rdreq_pending;
	logic unsigned [0:0] tid;
} genmcopipe_handle_instr_mem_struct;

typedef struct packed {
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [0:0] instr_req_done;
	logic unsigned [31:0] nextinstr_addr;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IFETCH_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [31:0] instr_code;
	logic unsigned [6:0] opcode;
	logic unsigned [0:0] alu_unsigned;
	logic unsigned [4:0] rs1_addr;
	logic unsigned [4:0] rs2_addr;
	logic unsigned [4:0] rd_addr;
	logic unsigned [2:0] funct3;
	logic unsigned [6:0] funct7;
	logic unsigned [4:0] shamt;
	logic unsigned [3:0] pred;
	logic unsigned [3:0] succ;
	logic unsigned [11:0] csrnum;
	logic unsigned [4:0] zimm;
	logic unsigned [31:0] immediate_I;
	logic unsigned [31:0] immediate_S;
	logic unsigned [31:0] immediate_B;
	logic unsigned [31:0] immediate_U;
	logic unsigned [31:0] immediate_J;
	logic unsigned [1:0] op1_source;
	logic unsigned [0:0] rd_req;
	logic unsigned [2:0] rd_source;
	logic unsigned [31:0] immediate;
	logic unsigned [1:0] op2_source;
	logic unsigned [0:0] alu_req;
	logic unsigned [3:0] alu_opcode;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] jump_src;
	logic unsigned [0:0] rs1_req;
	logic unsigned [0:0] rs2_req;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [0:0] mem_req;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [0:0] ext_coproc_req;
	logic unsigned [0:0] m_ext_req;
	logic unsigned [0:0] fencereq;
	logic unsigned [0:0] ebreakreq;
	logic unsigned [0:0] ecallreq;
	logic unsigned [0:0] csrreq;
	logic unsigned [0:0] custom0_ext_req;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [0:0] mret_req;
	logic unsigned [31:0] rs1_rdata;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [31:0] csr_rdata;
	logic unsigned [31:0] alu_op1;
	logic unsigned [31:0] alu_op2;
	logic unsigned [32:0] alu_op1_wide;
	logic unsigned [32:0] alu_op2_wide;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
} genpstage_IDECODE_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] nextinstr_addr;
	logic unsigned [31:0] rs1_rdata;
	logic unsigned [31:0] rs2_rdata;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IDECODE_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [7:0] irq_mcause;
	logic unsigned [0:0] irq_recv;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [0:0] jump_src;
	logic unsigned [0:0] rs1_req;
	logic unsigned [0:0] rs2_req;
	logic unsigned [0:0] rd_req;
	logic unsigned [31:0] immediate;
	logic unsigned [0:0] fencereq;
	logic unsigned [0:0] ecallreq;
	logic unsigned [0:0] ebreakreq;
	logic unsigned [0:0] csrreq;
	logic unsigned [0:0] alu_req;
	logic unsigned [0:0] mem_req;
	riscv_6stage_Ext_coproc_struct Ext_coproc_busreq;
	logic unsigned [0:0] Ext_coproc_req_done;
	logic unsigned [32:0] alu_result_wide;
	logic unsigned [31:0] alu_result;
	logic unsigned [0:0] alu_CF;
	logic unsigned [0:0] alu_SF;
	logic unsigned [0:0] alu_ZF;
	logic unsigned [0:0] alu_OF;
	logic unsigned [0:0] alu_overflow;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [4:0] rd_addr;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [0:0] mret_req;
	logic unsigned [31:0] instr_code;
	logic unsigned [31:0] alu_op1;
	logic unsigned [31:0] alu_op2;
	logic unsigned [0:0] m_ext_req;
	logic unsigned [0:0] custom0_ext_req;
	logic unsigned [32:0] alu_op1_wide;
	logic unsigned [3:0] alu_opcode;
	logic unsigned [32:0] alu_op2_wide;
	logic unsigned [0:0] alu_unsigned;
	logic unsigned [2:0] rd_source;
	logic unsigned [31:0] nextinstr_addr;
	logic unsigned [31:0] csr_rdata;
	logic unsigned [2:0] funct3;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [0:0] ext_coproc_req;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [31:0] rs2_rdata;
} genpstage_EXEC_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [0:0] if_id;
	logic unsigned [0:0] resp_done;
	logic unsigned [31:0] rdata;
	logic unsigned [0:0] rdreq_pending;
	logic unsigned [1:0] tid;
} genmcopipe_handle_coproc_M_if_struct;

typedef struct packed {
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [0:0] mret_req;
	logic unsigned [31:0] instr_code;
	logic unsigned [31:0] alu_op1;
	logic unsigned [31:0] alu_op2;
	logic unsigned [0:0] m_ext_req;
	logic unsigned [0:0] custom0_ext_req;
	logic unsigned [32:0] alu_op1_wide;
	logic unsigned [0:0] alu_req;
	logic unsigned [3:0] alu_opcode;
	logic unsigned [32:0] alu_op2_wide;
	logic unsigned [0:0] alu_unsigned;
	logic unsigned [2:0] rd_source;
	logic unsigned [31:0] immediate;
	logic unsigned [31:0] nextinstr_addr;
	logic unsigned [31:0] csr_rdata;
	logic unsigned [0:0] jump_src;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [2:0] funct3;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] mem_req;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [0:0] load_signext;
	logic unsigned [0:0] ext_coproc_req;
	logic unsigned [0:0] irq_recv;
	logic unsigned [7:0] irq_mcause;
	logic unsigned [0:0] Ext_coproc_req_done;
	genmcopipe_handle_coproc_M_if_struct genmcopipe_handle_coproc_M_if;
} genpstage_EXEC_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [31:0] curinstraddr_imm;
	logic unsigned [31:0] jump_vector;
	logic unsigned [0:0] jump_req;
	logic unsigned [31:0] mem_addr;
	logic unsigned [31:0] mem_wdata;
	logic unsigned [0:0] jump_req_done;
	riscv_6stage_busreq_mem_struct data_busreq;
	logic unsigned [0:0] data_req_done;
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] immediate;
	logic unsigned [0:0] jump_src;
	logic unsigned [31:0] alu_result;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [2:0] funct3;
	logic unsigned [0:0] alu_ZF;
	logic unsigned [0:0] alu_CF;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [0:0] mem_req;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [2:0] rd_source;
	logic unsigned [0:0] ext_coproc_req;
	logic unsigned [0:0] load_signext;
} genpstage_MEM_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [0:0] if_id;
	logic unsigned [0:0] resp_done;
	logic unsigned [31:0] rdata;
	logic unsigned [0:0] rdreq_pending;
	logic unsigned [0:0] tid;
} genmcopipe_handle_data_mem_struct;

typedef struct packed {
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [31:0] curinstr_addr;
	logic unsigned [31:0] immediate;
	logic unsigned [0:0] jump_src;
	logic unsigned [31:0] alu_result;
	logic unsigned [0:0] jump_req_cond;
	logic unsigned [2:0] funct3;
	logic unsigned [0:0] alu_ZF;
	logic unsigned [0:0] alu_CF;
	logic unsigned [31:0] rs2_rdata;
	logic unsigned [0:0] jump_req;
	logic unsigned [0:0] mem_req;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [0:0] load_signext;
	logic unsigned [2:0] rd_source;
	logic unsigned [0:0] ext_coproc_req;
	logic unsigned [0:0] jump_req_done;
	logic unsigned [0:0] data_req_done;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
	genmcopipe_handle_coproc_M_if_struct genmcopipe_handle_coproc_M_if;
} genpstage_MEM_TRX_BUF_STRUCT;

typedef struct packed {
	logic unsigned [31:0] mem_rdata;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [0:0] mem_req;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [2:0] rd_source;
	logic unsigned [0:0] ext_coproc_req;
} genpstage_WB_TRX_LOCAL_STRUCT;

typedef struct packed {
	logic unsigned [0:0] rd_req;
	logic unsigned [4:0] rd_addr;
	logic unsigned [0:0] rd_rdy;
	logic unsigned [31:0] rd_wdata;
	logic unsigned [0:0] mem_req;
	logic unsigned [0:0] mem_cmd;
	logic unsigned [3:0] mem_be;
	logic unsigned [0:0] load_signext;
	logic unsigned [2:0] rd_source;
	logic unsigned [0:0] ext_coproc_req;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
	genmcopipe_handle_coproc_M_if_struct genmcopipe_handle_coproc_M_if;
} genpstage_WB_TRX_BUF_STRUCT;


logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr_next;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr_next;
logic unsigned [1:0] genmcopipe_coproc_M_if_wr_ptr_next;
logic unsigned [1:0] genmcopipe_coproc_M_if_rd_ptr_next;
logic unsigned [1:0] genmcopipe_coproc_custom0_if_wr_ptr_next;
logic unsigned [1:0] genmcopipe_coproc_custom0_if_rd_ptr_next;
logic unsigned [0:0] genpstage_IADDR_genpctrl_flushreq;
genpstage_IADDR_TRX_LOCAL_STRUCT genpstage_IADDR_TRX_LOCAL;
genpstage_IADDR_TRX_BUF_STRUCT genpstage_IADDR_TRX_PUSHED;
logic unsigned [0:0] genpstage_IADDR_genctrl_active;
logic unsigned [0:0] genpstage_IADDR_genctrl_working;
logic unsigned [0:0] genpstage_IADDR_genctrl_succ;
logic unsigned [0:0] genpstage_IADDR_genctrl_occupied;
logic unsigned [0:0] genpstage_IADDR_genctrl_rdy;
logic unsigned [0:0] genpstage_IADDR_genctrl_new;
logic unsigned [0:0] genpstage_IADDR_genctrl_finish;
logic unsigned [0:0] gen217_pipex_succreq;
logic unsigned [31:0] gen218_pipex_succbuf;
logic unsigned [0:0] genpstage_IFETCH_genpctrl_flushreq;
genpstage_IFETCH_TRX_LOCAL_STRUCT genpstage_IFETCH_TRX_LOCAL;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_PUSHED;
logic unsigned [0:0] genpstage_IFETCH_genctrl_active;
logic unsigned [0:0] genpstage_IFETCH_genctrl_working;
logic unsigned [0:0] genpstage_IFETCH_genctrl_succ;
logic unsigned [0:0] genpstage_IFETCH_genctrl_occupied;
logic unsigned [0:0] genpstage_IFETCH_genctrl_rdy;
logic unsigned [0:0] genpstage_IFETCH_genctrl_new;
logic unsigned [0:0] genpstage_IFETCH_genctrl_finish;
logic unsigned [0:0] genpstage_IDECODE_genpctrl_flushreq;
genpstage_IDECODE_TRX_LOCAL_STRUCT genpstage_IDECODE_TRX_LOCAL;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_TRX_PUSHED;
logic unsigned [0:0] genpstage_IDECODE_genctrl_active;
logic unsigned [0:0] genpstage_IDECODE_genctrl_working;
logic unsigned [0:0] genpstage_IDECODE_genctrl_succ;
logic unsigned [0:0] genpstage_IDECODE_genctrl_occupied;
logic unsigned [0:0] genpstage_IDECODE_genctrl_rdy;
logic unsigned [0:0] genpstage_IDECODE_genctrl_new;
logic unsigned [0:0] genpstage_IDECODE_genctrl_finish;
logic unsigned [0:0] genpstage_EXEC_genpctrl_flushreq;
genpstage_EXEC_TRX_LOCAL_STRUCT genpstage_EXEC_TRX_LOCAL;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_PUSHED;
logic unsigned [0:0] genpstage_EXEC_genctrl_active;
logic unsigned [0:0] genpstage_EXEC_genctrl_working;
logic unsigned [0:0] genpstage_EXEC_genctrl_succ;
logic unsigned [0:0] genpstage_EXEC_genctrl_occupied;
logic unsigned [0:0] genpstage_EXEC_genctrl_rdy;
logic unsigned [0:0] genpstage_EXEC_genctrl_new;
logic unsigned [0:0] genpstage_EXEC_genctrl_finish;
logic unsigned [0:0] genpstage_MEM_genpctrl_flushreq;
genpstage_MEM_TRX_LOCAL_STRUCT genpstage_MEM_TRX_LOCAL;
genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_TRX_PUSHED;
logic unsigned [0:0] genpstage_MEM_genctrl_active;
logic unsigned [0:0] genpstage_MEM_genctrl_working;
logic unsigned [0:0] genpstage_MEM_genctrl_succ;
logic unsigned [0:0] genpstage_MEM_genctrl_occupied;
logic unsigned [0:0] genpstage_MEM_genctrl_rdy;
logic unsigned [0:0] genpstage_MEM_genctrl_new;
logic unsigned [0:0] genpstage_MEM_genctrl_finish;
logic unsigned [0:0] genpstage_WB_genpctrl_flushreq;
genpstage_WB_TRX_LOCAL_STRUCT genpstage_WB_TRX_LOCAL;
genpstage_WB_TRX_BUF_STRUCT genpstage_WB_TRX_PUSHED;
logic unsigned [0:0] genpstage_WB_genctrl_active;
logic unsigned [0:0] genpstage_WB_genctrl_working;
logic unsigned [0:0] genpstage_WB_genctrl_succ;
logic unsigned [0:0] genpstage_WB_genctrl_occupied;
logic unsigned [0:0] genpstage_WB_genctrl_rdy;
logic unsigned [0:0] genpstage_WB_genctrl_new;
logic unsigned [0:0] genpstage_WB_genctrl_finish;
logic unsigned [0:0] gen219_pipex_var;
logic unsigned [32:0] gen220_pipex_var;
logic unsigned [0:0] gen221_pipex_var;
logic unsigned [0:0] gen222_pipex_var;
logic unsigned [0:0] gen223_pipex_var;
logic unsigned [0:0] gen224_pipex_var;
logic unsigned [0:0] gen225_pipex_var;
logic unsigned [0:0] gen226_pipex_var;
logic unsigned [0:0] gen227_pipex_var;
logic unsigned [0:0] gen228_pipex_var;
logic unsigned [0:0] gen229_pipex_var;
logic unsigned [0:0] gen230_pipex_var;
logic unsigned [31:20] gen231_pipex_var;
logic unsigned [0:0] gen232_pipex_var;
logic unsigned [31:0] gen233_pipex_var;
logic unsigned [11:0] gen234_pipex_var;
logic unsigned [0:0] gen235_pipex_var;
logic unsigned [31:0] gen236_pipex_var;
logic unsigned [12:0] gen237_pipex_var;
logic unsigned [0:0] gen238_pipex_var;
logic unsigned [31:0] gen239_pipex_var;
logic unsigned [31:0] gen240_pipex_var;
logic unsigned [20:0] gen241_pipex_var;
logic unsigned [0:0] gen242_pipex_var;
logic unsigned [31:0] gen243_pipex_var;
logic unsigned [0:0] gen244_pipex_var;
logic unsigned [0:0] gen245_pipex_var;
logic unsigned [0:0] gen246_pipex_var;
logic unsigned [0:0] gen247_pipex_var;
logic unsigned [31:0] gen248_pipex_var;
logic unsigned [0:0] gen249_pipex_var;
logic unsigned [0:0] gen250_pipex_var;
logic unsigned [31:0] gen251_pipex_var;
logic unsigned [0:0] gen252_pipex_var;
logic unsigned [0:0] gen253_pipex_var;
logic unsigned [0:0] gen254_pipex_var;
logic unsigned [0:0] gen255_pipex_var;
logic unsigned [0:0] gen256_pipex_var;
logic unsigned [0:0] gen257_pipex_var;
logic unsigned [0:0] gen258_pipex_var;
logic unsigned [0:0] gen259_pipex_var;
logic unsigned [31:0] gen260_pipex_var;
logic unsigned [31:0] gen261_pipex_var;
logic unsigned [31:0] gen262_pipex_var;
logic unsigned [0:0] gen263_pipex_var;
logic unsigned [0:0] gen264_pipex_var;
logic unsigned [0:0] gen265_pipex_var;
logic unsigned [0:0] gen266_pipex_var;
logic unsigned [0:0] gen267_pipex_var;
logic unsigned [31:0] gen268_pipex_var [31:1];
logic unsigned [31:0] gen269_pipex_var [31:1];
logic unsigned [0:0] gen270_pipex_var;
logic unsigned [0:0] gen271_pipex_var;
logic unsigned [0:0] gen272_pipex_var;
logic unsigned [0:0] gen273_pipex_var;
logic unsigned [0:0] gen274_pipex_var;
logic unsigned [0:0] gen275_pipex_var;
logic unsigned [0:0] gen276_pipex_var;
logic unsigned [0:0] gen277_pipex_var;
logic unsigned [0:0] gen278_pipex_var;
logic unsigned [0:0] gen279_pipex_var;
logic unsigned [4:0] gen280_pipex_var;
logic unsigned [0:0] gen281_pipex_var;
logic unsigned [0:0] gen282_pipex_var;
logic unsigned [0:0] gen283_pipex_var;
logic unsigned [0:0] gen284_pipex_var;
logic unsigned [31:0] gen285_pipex_var;
logic unsigned [0:0] gen286_pipex_var;
logic unsigned [0:0] gen287_pipex_var;
logic unsigned [4:0] gen288_pipex_var;
logic unsigned [0:0] gen289_pipex_var;
logic unsigned [0:0] gen290_pipex_var;
logic unsigned [0:0] gen291_pipex_var;
logic unsigned [0:0] gen292_pipex_var;
logic unsigned [31:0] gen293_pipex_var;
logic unsigned [0:0] gen294_pipex_var;
logic unsigned [0:0] gen295_pipex_var;
logic unsigned [0:0] gen296_pipex_var;
logic unsigned [0:0] gen297_pipex_var;
logic unsigned [0:0] gen298_pipex_var;
logic unsigned [0:0] gen299_pipex_var;
logic unsigned [4:0] gen300_pipex_var;
logic unsigned [0:0] gen301_pipex_var;
logic unsigned [0:0] gen302_pipex_var;
logic unsigned [0:0] gen303_pipex_var;
logic unsigned [0:0] gen304_pipex_var;
logic unsigned [31:0] gen305_pipex_var;
logic unsigned [0:0] gen306_pipex_var;
logic unsigned [0:0] gen307_pipex_var;
logic unsigned [4:0] gen308_pipex_var;
logic unsigned [0:0] gen309_pipex_var;
logic unsigned [0:0] gen310_pipex_var;
logic unsigned [0:0] gen311_pipex_var;
logic unsigned [0:0] gen312_pipex_var;
logic unsigned [31:0] gen313_pipex_var;
logic unsigned [0:0] gen314_pipex_var;
logic unsigned [0:0] gen315_pipex_var;
logic unsigned [0:0] gen316_pipex_var;
logic unsigned [0:0] gen317_pipex_var;
logic unsigned [0:0] gen318_pipex_var;
logic unsigned [0:0] gen319_pipex_var;
logic unsigned [4:0] gen320_pipex_var;
logic unsigned [0:0] gen321_pipex_var;
logic unsigned [0:0] gen322_pipex_var;
logic unsigned [0:0] gen323_pipex_var;
logic unsigned [0:0] gen324_pipex_var;
logic unsigned [31:0] gen325_pipex_var;
logic unsigned [0:0] gen326_pipex_var;
logic unsigned [0:0] gen327_pipex_var;
logic unsigned [4:0] gen328_pipex_var;
logic unsigned [0:0] gen329_pipex_var;
logic unsigned [0:0] gen330_pipex_var;
logic unsigned [0:0] gen331_pipex_var;
logic unsigned [0:0] gen332_pipex_var;
logic unsigned [31:0] gen333_pipex_var;
logic unsigned [0:0] gen334_pipex_var;
logic unsigned [0:0] gen335_pipex_var;
logic unsigned [32:0] gen336_pipex_var;
logic unsigned [32:0] gen337_pipex_var;
logic unsigned [0:0] gen338_pipex_var;
logic unsigned [0:0] gen339_pipex_var;
logic unsigned [32:0] gen340_pipex_var;
logic unsigned [0:0] gen341_pipex_var;
logic unsigned [32:0] gen342_pipex_var;
logic unsigned [0:0] gen343_pipex_var;
logic unsigned [0:0] gen344_pipex_var;
logic unsigned [0:0] gen345_pipex_var;
logic unsigned [0:0] gen346_pipex_var;
logic unsigned [0:0] gen347_pipex_var;
logic unsigned [0:0] gen348_pipex_var;
logic unsigned [0:0] gen349_pipex_var;
logic unsigned [0:0] gen350_pipex_var;
logic unsigned [0:0] gen351_pipex_var;
logic unsigned [0:0] gen352_pipex_var;
logic unsigned [0:0] gen353_pipex_var;
logic unsigned [0:0] gen354_pipex_var;
logic unsigned [0:0] gen355_pipex_var;
logic unsigned [0:0] gen356_pipex_var;
logic unsigned [0:0] gen357_pipex_var;
logic unsigned [0:0] gen358_pipex_var;
logic unsigned [0:0] gen359_pipex_var;
logic unsigned [0:0] gen360_pipex_var;
logic unsigned [33:0] gen361_pipex_var;
logic unsigned [33:0] gen362_pipex_var;
logic unsigned [32:0] gen363_pipex_var;
logic unsigned [32:0] gen364_pipex_var;
logic unsigned [32:0] gen365_pipex_var;
logic unsigned [63:0] gen366_pipex_var;
logic unsigned [63:0] gen367_pipex_var;
logic unsigned [31:0] gen368_pipex_var;
logic unsigned [0:0] gen369_pipex_var;
logic unsigned [63:0] gen370_pipex_var;
logic unsigned [63:0] gen371_pipex_var;
logic unsigned [32:0] gen372_pipex_var;
logic unsigned [32:0] gen373_pipex_var;
logic unsigned [32:0] gen374_pipex_var;
logic unsigned [0:0] gen375_pipex_var;
logic unsigned [0:0] gen376_pipex_var;
logic unsigned [0:0] gen377_pipex_var;
logic unsigned [0:0] gen378_pipex_var;
logic unsigned [0:0] gen379_pipex_var;
logic unsigned [0:0] gen380_pipex_var;
logic unsigned [0:0] gen381_pipex_var;
logic unsigned [0:0] gen382_pipex_var;
logic unsigned [0:0] gen383_pipex_var;
logic unsigned [0:0] gen384_pipex_var;
logic unsigned [0:0] gen385_pipex_var;
logic unsigned [0:0] gen386_pipex_var;
logic unsigned [32:0] gen387_pipex_var;
logic unsigned [0:0] gen388_pipex_var;
logic unsigned [0:0] gen389_pipex_var;
logic unsigned [0:0] gen390_pipex_var;
logic unsigned [0:0] gen391_pipex_var;
logic unsigned [0:0] gen392_pipex_var;
logic unsigned [0:0] gen393_pipex_var;
logic unsigned [0:0] gen394_pipex_var;
logic unsigned [0:0] gen395_pipex_var;
logic unsigned [0:0] gen396_pipex_var;
logic unsigned [0:0] gen397_pipex_var;
logic unsigned [0:0] gen398_pipex_var;
logic unsigned [0:0] gen399_pipex_var;
logic unsigned [0:0] gen400_pipex_var;
logic unsigned [0:0] gen401_pipex_var;
logic unsigned [0:0] gen402_pipex_var;
logic unsigned [0:0] gen403_pipex_var;
logic unsigned [0:0] gen404_pipex_var;
logic unsigned [0:0] gen405_pipex_var;
logic unsigned [0:0] gen406_pipex_var;
logic unsigned [0:0] gen407_pipex_var;
logic unsigned [0:0] gen408_pipex_var;
logic unsigned [0:0] gen409_pipex_var;
logic unsigned [0:0] gen410_pipex_var;
logic unsigned [0:0] gen411_pipex_var;
logic unsigned [0:0] gen412_pipex_var;
logic unsigned [0:0] gen413_pipex_var;
logic unsigned [0:0] gen414_pipex_var;
logic unsigned [7:0] gen415_pipex_var;
logic unsigned [0:0] gen416_pipex_var;
logic unsigned [31:0] gen417_pipex_var;
logic unsigned [0:0] gen418_pipex_var;
logic unsigned [31:0] gen419_pipex_var;
logic unsigned [0:0] gen420_pipex_var;
logic unsigned [0:0] gen421_pipex_var;
logic unsigned [0:0] gen422_pipex_var;
logic unsigned [15:0] gen423_pipex_var;
logic unsigned [0:0] gen424_pipex_var;
logic unsigned [31:0] gen425_pipex_var;
logic unsigned [0:0] gen426_pipex_var;
logic unsigned [31:0] gen427_pipex_var;
logic unsigned [0:0] gen428_pipex_var;
logic unsigned [0:0] gen429_pipex_var;
logic unsigned [0:0] gen430_pipex_var;
logic unsigned [0:0] gen431_pipex_var;
logic unsigned [0:0] gen432_pipex_var;
logic unsigned [0:0] gen433_pipex_var;
logic unsigned [0:0] gen434_pipex_var;
logic unsigned [0:0] gen435_pipex_var;
logic unsigned [31:0] gen436_pipex_mcopipe_rdata;
logic unsigned [31:0] gen437_pipex_mcopipe_rdata;
logic unsigned [31:0] gen438_pipex_mcopipe_rdata;
logic unsigned [31:0] gen439_pipex_mcopipe_rdata;
logic unsigned [31:0] gen440_pipex_mcopipe_rdata;
logic unsigned [31:0] gen441_pipex_mcopipe_rdata;
genpmodule_riscv_6stage_genmcopipe_data_mem_genstruct_fifo_wdata gen442_pipex_req_struct;
genpstage_WB_TRX_BUF_STRUCT genpstage_WB_push_trx;
logic unsigned [31:0] gen443_pipex_mcopipe_rdata;
logic unsigned [31:0] gen444_pipex_mcopipe_rdata;
genpmodule_riscv_6stage_genmcopipe_coproc_M_if_genstruct_fifo_wdata gen445_pipex_req_struct;
genpmodule_riscv_6stage_genmcopipe_coproc_custom0_if_genstruct_fifo_wdata gen446_pipex_req_struct;
genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_push_trx;
logic unsigned [31:0] gen447_pipex_mcopipe_rdata;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_push_trx;
logic unsigned [31:0] gen448_pipex_mcopipe_rdata;
genpmodule_riscv_6stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen449_pipex_req_struct;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_push_trx;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_push_trx;
logic unsigned [0:0] gen330_cyclix_var;
logic unsigned [0:0] gen331_cyclix_var;
logic unsigned [0:0] gen332_cyclix_var;
logic unsigned [0:0] gen333_cyclix_var;
logic unsigned [0:0] gen334_cyclix_var;
logic unsigned [0:0] gen335_cyclix_var;
logic unsigned [0:0] gen336_cyclix_var;
logic unsigned [0:0] gen337_cyclix_var;
logic unsigned [0:0] gen338_cyclix_var;
logic unsigned [0:0] gen339_cyclix_var;
logic unsigned [0:0] gen340_cyclix_var;
logic unsigned [0:0] gen341_cyclix_var;
logic unsigned [0:0] gen342_cyclix_var;
logic unsigned [0:0] gen343_cyclix_var;
logic unsigned [0:0] gen344_cyclix_var;
logic unsigned [0:0] gen345_cyclix_var;
logic unsigned [0:0] gen346_cyclix_var;
logic unsigned [0:0] gen347_cyclix_var;
logic unsigned [0:0] gen348_cyclix_var;
logic unsigned [0:0] gen349_cyclix_var;
logic unsigned [0:0] gen350_cyclix_var;
logic unsigned [0:0] gen351_cyclix_var;
logic unsigned [0:0] gen352_cyclix_var;
logic unsigned [0:0] gen353_cyclix_var;
logic unsigned [0:0] gen354_cyclix_var;
logic unsigned [0:0] gen355_cyclix_var;
logic unsigned [0:0] gen356_cyclix_var;
logic unsigned [0:0] gen357_cyclix_var;
logic unsigned [0:0] gen358_cyclix_var;
logic unsigned [0:0] gen359_cyclix_var;
logic unsigned [0:0] gen360_cyclix_var;
logic unsigned [0:0] gen361_cyclix_var;
logic unsigned [0:0] gen362_cyclix_var;
logic unsigned [0:0] gen363_cyclix_var;
logic unsigned [0:0] gen364_cyclix_var;
logic unsigned [0:0] gen365_cyclix_var;
logic unsigned [0:0] gen366_cyclix_var;
logic unsigned [0:0] gen367_cyclix_var;
logic unsigned [0:0] gen368_cyclix_var;
logic unsigned [0:0] gen369_cyclix_var;
logic unsigned [0:0] gen370_cyclix_var;
logic unsigned [0:0] gen371_cyclix_var;
logic unsigned [0:0] gen372_cyclix_var;
logic unsigned [0:0] gen373_cyclix_var;
logic unsigned [0:0] gen374_cyclix_var;
logic unsigned [0:0] gen375_cyclix_var;
logic unsigned [0:0] gen376_cyclix_var;
logic unsigned [0:0] gen377_cyclix_var;
logic unsigned [0:0] gen378_cyclix_var;
logic unsigned [0:0] gen379_cyclix_var;
logic unsigned [0:0] gen380_cyclix_var;
logic unsigned [0:0] gen381_cyclix_var;
logic unsigned [0:0] gen382_cyclix_var;
logic unsigned [0:0] gen383_cyclix_var;
logic unsigned [0:0] gen384_cyclix_var;
logic unsigned [0:0] gen385_cyclix_var;
logic unsigned [0:0] gen386_cyclix_var;
logic unsigned [0:0] gen387_cyclix_var;
logic unsigned [0:0] gen388_cyclix_var;
logic unsigned [0:0] gen389_cyclix_var;
logic unsigned [0:0] gen390_cyclix_var;
logic unsigned [0:0] gen391_cyclix_var;
logic unsigned [0:0] gen392_cyclix_var;
logic unsigned [0:0] gen393_cyclix_var;
logic unsigned [0:0] gen394_cyclix_var;
logic unsigned [0:0] gen395_cyclix_var;
logic unsigned [0:0] gen396_cyclix_var;
logic unsigned [0:0] gen397_cyclix_var;
logic unsigned [0:0] gen398_cyclix_var;
logic unsigned [0:0] gen399_cyclix_var;
logic unsigned [0:0] gen400_cyclix_var;
logic unsigned [0:0] gen401_cyclix_var;
logic unsigned [0:0] gen402_cyclix_var;
logic unsigned [0:0] gen403_cyclix_var;
logic unsigned [0:0] gen404_cyclix_var;
logic unsigned [0:0] gen405_cyclix_var;
logic unsigned [0:0] gen406_cyclix_var;
logic unsigned [0:0] gen407_cyclix_var;
logic unsigned [0:0] gen408_cyclix_var;
logic unsigned [0:0] gen409_cyclix_var;
logic unsigned [0:0] gen410_cyclix_var;
logic unsigned [0:0] gen411_cyclix_var;
logic unsigned [0:0] gen412_cyclix_var;
logic unsigned [0:0] gen413_cyclix_var;
logic unsigned [0:0] gen414_cyclix_var;
logic unsigned [0:0] gen415_cyclix_var;
logic unsigned [0:0] gen416_cyclix_var;
logic unsigned [0:0] gen417_cyclix_var;
logic unsigned [0:0] gen418_cyclix_var;
logic unsigned [0:0] gen419_cyclix_var;
logic unsigned [0:0] gen420_cyclix_var;
logic unsigned [0:0] gen421_cyclix_var;
logic unsigned [0:0] gen422_cyclix_var;
logic unsigned [0:0] gen423_cyclix_var;
logic unsigned [0:0] gen424_cyclix_var;
logic unsigned [0:0] gen425_cyclix_var;
logic unsigned [0:0] gen426_cyclix_var;
logic unsigned [0:0] gen427_cyclix_var;
logic unsigned [0:0] gen428_cyclix_var;
logic unsigned [0:0] gen429_cyclix_var;
logic unsigned [0:0] gen430_cyclix_var;
logic unsigned [0:0] gen431_cyclix_var;
logic unsigned [0:0] gen432_cyclix_var;
logic unsigned [0:0] gen433_cyclix_var;
logic unsigned [0:0] gen434_cyclix_var;
logic unsigned [0:0] gen435_cyclix_var;
logic unsigned [0:0] gen436_cyclix_var;
logic unsigned [0:0] gen437_cyclix_var;
logic unsigned [0:0] gen438_cyclix_var;
logic unsigned [0:0] gen439_cyclix_var;
logic unsigned [0:0] gen440_cyclix_var;
logic unsigned [0:0] gen441_cyclix_var;
logic unsigned [0:0] gen442_cyclix_var;
logic unsigned [0:0] gen443_cyclix_var;
logic unsigned [0:0] gen444_cyclix_var;
logic unsigned [0:0] gen445_cyclix_var;
logic unsigned [0:0] gen446_cyclix_var;
logic unsigned [0:0] gen447_cyclix_var;
logic unsigned [0:0] gen448_cyclix_var;
logic unsigned [0:0] gen449_cyclix_var;
logic unsigned [0:0] gen450_cyclix_var;
logic unsigned [0:0] gen451_cyclix_var;
logic unsigned [0:0] gen452_cyclix_var;
logic unsigned [0:0] gen453_cyclix_var;
logic unsigned [0:0] gen454_cyclix_var;
logic unsigned [0:0] gen455_cyclix_var;
logic unsigned [0:0] gen456_cyclix_var;
logic unsigned [0:0] gen457_cyclix_var;
logic unsigned [0:0] gen458_cyclix_var;
logic unsigned [0:0] gen459_cyclix_var;
logic unsigned [0:0] gen460_cyclix_var;
logic unsigned [0:0] gen461_cyclix_var;
logic unsigned [0:0] gen462_cyclix_var;
logic unsigned [0:0] gen463_cyclix_var;
logic unsigned [0:0] gen464_cyclix_var;
logic unsigned [0:0] gen465_cyclix_var;
logic unsigned [0:0] gen466_cyclix_var;
logic unsigned [0:0] gen467_cyclix_var;
logic unsigned [0:0] gen468_cyclix_var;
logic unsigned [0:0] gen469_cyclix_var;
logic unsigned [0:0] gen470_cyclix_var;
logic unsigned [0:0] gen471_cyclix_var;
logic unsigned [0:0] gen472_cyclix_var;
logic unsigned [0:0] gen473_cyclix_var;
logic unsigned [0:0] gen474_cyclix_var;
logic unsigned [0:0] gen475_cyclix_var;
logic unsigned [0:0] gen476_cyclix_var;
logic unsigned [0:0] gen477_cyclix_var;
logic unsigned [0:0] gen478_cyclix_var;
logic unsigned [0:0] gen479_cyclix_var;
logic unsigned [0:0] gen480_cyclix_var;
logic unsigned [0:0] gen481_cyclix_var;
logic unsigned [0:0] gen482_cyclix_var;
logic unsigned [0:0] gen483_cyclix_var;
logic unsigned [0:0] gen484_cyclix_var;
logic unsigned [0:0] gen485_cyclix_var;
logic unsigned [0:0] gen486_cyclix_var;
logic unsigned [0:0] gen487_cyclix_var;
logic unsigned [0:0] gen488_cyclix_var;
logic unsigned [0:0] gen489_cyclix_var;
logic unsigned [0:0] gen490_cyclix_var;
logic unsigned [0:0] gen491_cyclix_var;
logic unsigned [0:0] gen492_cyclix_var;
logic unsigned [0:0] gen493_cyclix_var;
logic unsigned [0:0] gen494_cyclix_var;
logic unsigned [0:0] gen495_cyclix_var;
logic unsigned [0:0] gen496_cyclix_var;
logic unsigned [0:0] gen497_cyclix_var;
logic unsigned [0:0] gen498_cyclix_var;
logic unsigned [0:0] gen499_cyclix_var;
logic unsigned [0:0] gen500_cyclix_var;
logic unsigned [0:0] gen501_cyclix_var;
logic unsigned [0:0] gen502_cyclix_var;
logic unsigned [0:0] gen503_cyclix_var;
logic unsigned [0:0] gen504_cyclix_var;
logic unsigned [0:0] gen505_cyclix_var;
logic unsigned [0:0] gen506_cyclix_var;
logic unsigned [0:0] gen507_cyclix_var;
logic unsigned [0:0] gen508_cyclix_var;
logic unsigned [0:0] gen509_cyclix_var;
logic unsigned [0:0] gen510_cyclix_var;
logic unsigned [0:0] gen511_cyclix_var;
logic unsigned [0:0] gen512_cyclix_var;
logic unsigned [0:0] gen513_cyclix_var;
logic unsigned [0:0] gen514_cyclix_var;
logic unsigned [0:0] gen515_cyclix_var;
logic unsigned [0:0] gen516_cyclix_var;
logic unsigned [0:0] gen517_cyclix_var;
logic unsigned [0:0] gen518_cyclix_var;
logic unsigned [0:0] gen519_cyclix_var;
logic unsigned [0:0] gen520_cyclix_var;
logic unsigned [0:0] gen521_cyclix_var;
logic unsigned [0:0] gen522_cyclix_var;
logic unsigned [0:0] gen523_cyclix_var;
logic unsigned [0:0] gen524_cyclix_var;
logic unsigned [0:0] gen525_cyclix_var;
logic unsigned [0:0] gen526_cyclix_var;
logic unsigned [0:0] gen527_cyclix_var;
logic unsigned [0:0] gen528_cyclix_var;
logic unsigned [0:0] gen529_cyclix_var;
logic unsigned [31:0] gen530_cyclix_var [31:1];
logic unsigned [0:0] gen531_cyclix_var;
logic unsigned [0:0] gen532_cyclix_var;
logic unsigned [0:0] gen533_cyclix_var;
logic unsigned [0:0] gen534_cyclix_var;
logic unsigned [0:0] gen535_cyclix_var;
logic unsigned [0:0] gen536_cyclix_var;
logic unsigned [0:0] gen537_cyclix_var;
logic unsigned [0:0] gen538_cyclix_var;
logic unsigned [0:0] gen539_cyclix_var;
logic unsigned [0:0] gen540_cyclix_var;
logic unsigned [0:0] gen541_cyclix_var;
logic unsigned [0:0] gen542_cyclix_var;
logic unsigned [0:0] gen543_cyclix_var;
logic unsigned [0:0] gen544_cyclix_var;
logic unsigned [0:0] gen545_cyclix_var;
logic unsigned [0:0] gen546_cyclix_var;
logic unsigned [0:0] gen547_cyclix_var;
logic unsigned [0:0] gen548_cyclix_var;
logic unsigned [0:0] gen549_cyclix_var;
logic unsigned [0:0] gen550_cyclix_var;
logic unsigned [0:0] gen551_cyclix_var;
logic unsigned [0:0] gen552_cyclix_var;
logic unsigned [0:0] gen553_cyclix_var;
logic unsigned [0:0] gen554_cyclix_var;
logic unsigned [0:0] gen555_cyclix_var;
logic unsigned [0:0] gen556_cyclix_var;
logic unsigned [0:0] gen557_cyclix_var;
logic unsigned [0:0] gen558_cyclix_var;
logic unsigned [0:0] gen559_cyclix_var;
logic unsigned [0:0] gen560_cyclix_var;
logic unsigned [0:0] gen561_cyclix_var;
logic unsigned [0:0] gen562_cyclix_var;
logic unsigned [0:0] gen563_cyclix_var;
logic unsigned [0:0] gen564_cyclix_var;
logic unsigned [0:0] gen565_cyclix_var;
logic unsigned [0:0] gen566_cyclix_var;
logic unsigned [0:0] gen567_cyclix_var;
logic unsigned [0:0] gen568_cyclix_var;
logic unsigned [0:0] gen569_cyclix_var;
logic unsigned [0:0] gen570_cyclix_var;
logic unsigned [0:0] gen571_cyclix_var;
logic unsigned [0:0] gen572_cyclix_var;
logic unsigned [0:0] gen573_cyclix_var;
logic unsigned [0:0] gen574_cyclix_var;
logic unsigned [0:0] gen575_cyclix_var;
logic unsigned [0:0] gen576_cyclix_var;
logic unsigned [0:0] gen577_cyclix_var;
logic unsigned [0:0] gen578_cyclix_var;
logic unsigned [0:0] gen579_cyclix_var;
logic unsigned [0:0] gen580_cyclix_var;
logic unsigned [0:0] gen581_cyclix_var;
logic unsigned [0:0] gen582_cyclix_var;
logic unsigned [0:0] gen583_cyclix_var;
logic unsigned [0:0] gen584_cyclix_var;
logic unsigned [0:0] gen585_cyclix_var;
logic unsigned [0:0] gen586_cyclix_var;
logic unsigned [0:0] gen587_cyclix_var;
logic unsigned [0:0] gen588_cyclix_var;
logic unsigned [0:0] gen589_cyclix_var;
logic unsigned [0:0] gen590_cyclix_var;
logic unsigned [0:0] gen591_cyclix_var;
logic unsigned [0:0] gen592_cyclix_var;
logic unsigned [0:0] gen593_cyclix_var;
logic unsigned [0:0] gen594_cyclix_var;
logic unsigned [0:0] gen595_cyclix_var;
logic unsigned [0:0] gen596_cyclix_var;
logic unsigned [0:0] gen597_cyclix_var;
logic unsigned [0:0] gen598_cyclix_var;
logic unsigned [0:0] gen599_cyclix_var;
logic unsigned [0:0] gen600_cyclix_var;
logic unsigned [0:0] gen601_cyclix_var;
logic unsigned [0:0] gen602_cyclix_var;
logic unsigned [0:0] gen603_cyclix_var;
logic unsigned [0:0] gen604_cyclix_var;
logic unsigned [0:0] gen605_cyclix_var;
logic unsigned [0:0] gen606_cyclix_var;
logic unsigned [0:0] gen607_cyclix_var;
logic unsigned [0:0] gen608_cyclix_var;
logic unsigned [0:0] gen609_cyclix_var;
logic unsigned [0:0] gen610_cyclix_var;
logic unsigned [0:0] gen611_cyclix_var;
logic unsigned [0:0] gen612_cyclix_var;
logic unsigned [0:0] gen613_cyclix_var;
logic unsigned [0:0] gen614_cyclix_var;
logic unsigned [0:0] gen615_cyclix_var;
logic unsigned [0:0] gen616_cyclix_var;
logic unsigned [0:0] gen617_cyclix_var;
logic unsigned [0:0] gen618_cyclix_var;
logic unsigned [0:0] gen619_cyclix_var;
logic unsigned [0:0] gen620_cyclix_var;
logic unsigned [0:0] gen621_cyclix_var;
logic unsigned [0:0] gen622_cyclix_var;
logic unsigned [0:0] gen623_cyclix_var;
logic unsigned [0:0] gen624_cyclix_var;
logic unsigned [0:0] gen625_cyclix_var;
logic unsigned [0:0] gen626_cyclix_var;
logic unsigned [0:0] gen627_cyclix_var;
logic unsigned [0:0] gen628_cyclix_var;
logic unsigned [0:0] gen629_cyclix_var;
logic unsigned [0:0] gen630_cyclix_var;
logic unsigned [0:0] gen631_cyclix_var;
logic unsigned [0:0] gen632_cyclix_var;
logic unsigned [0:0] gen633_cyclix_var;
logic unsigned [0:0] gen634_cyclix_var;
logic unsigned [0:0] gen635_cyclix_var;
logic unsigned [0:0] gen636_cyclix_var;
logic unsigned [0:0] gen637_cyclix_var;
logic unsigned [0:0] gen638_cyclix_var;
logic unsigned [0:0] gen639_cyclix_var;
logic unsigned [0:0] gen640_cyclix_var;
logic unsigned [0:0] gen641_cyclix_var;
logic unsigned [0:0] gen642_cyclix_var;
logic unsigned [0:0] gen643_cyclix_var;
logic unsigned [0:0] gen644_cyclix_var;
logic unsigned [0:0] gen645_cyclix_var;
logic unsigned [0:0] gen646_cyclix_var;
logic unsigned [0:0] gen647_cyclix_var;
logic unsigned [0:0] gen648_cyclix_var;
logic unsigned [0:0] gen649_cyclix_var;
logic unsigned [0:0] gen650_cyclix_var;
logic unsigned [0:0] gen651_cyclix_var;
logic unsigned [0:0] gen652_cyclix_var;
logic unsigned [0:0] gen653_cyclix_var;
logic unsigned [0:0] gen654_cyclix_var;
logic unsigned [0:0] gen655_cyclix_var;
logic unsigned [0:0] gen656_cyclix_var;
logic unsigned [0:0] gen657_cyclix_var;
logic unsigned [0:0] gen658_cyclix_var;
logic unsigned [0:0] gen659_cyclix_var;
logic unsigned [31:0] genpsticky_glbl_pc;
logic unsigned [31:0] genpsticky_glbl_regfile [31:1];
logic unsigned [0:0] genpsticky_glbl_jump_req_cmd;
logic unsigned [31:0] genpsticky_glbl_jump_vector_cmd;
logic unsigned [7:0] genpsticky_glbl_CSR_MCAUSE;
logic unsigned [0:0] genpsticky_glbl_MIRQEN;
logic unsigned [31:0] genpsticky_glbl_MRETADDR;
logic unsigned [0:0] genmcopipe_instr_mem_wr_done;
logic unsigned [0:0] genmcopipe_instr_mem_rd_done;
logic unsigned [0:0] genmcopipe_instr_mem_full_flag;
logic unsigned [0:0] genmcopipe_instr_mem_empty_flag;
logic unsigned [0:0] genmcopipe_instr_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_instr_mem_rd_ptr;
logic unsigned [0:0] genmcopipe_data_mem_wr_done;
logic unsigned [0:0] genmcopipe_data_mem_rd_done;
logic unsigned [0:0] genmcopipe_data_mem_full_flag;
logic unsigned [0:0] genmcopipe_data_mem_empty_flag;
logic unsigned [0:0] genmcopipe_data_mem_wr_ptr;
logic unsigned [0:0] genmcopipe_data_mem_rd_ptr;
logic unsigned [0:0] genmcopipe_coproc_M_if_wr_done;
logic unsigned [0:0] genmcopipe_coproc_M_if_rd_done;
logic unsigned [0:0] genmcopipe_coproc_M_if_full_flag;
logic unsigned [0:0] genmcopipe_coproc_M_if_empty_flag;
logic unsigned [1:0] genmcopipe_coproc_M_if_wr_ptr;
logic unsigned [1:0] genmcopipe_coproc_M_if_rd_ptr;
logic unsigned [0:0] genmcopipe_coproc_custom0_if_wr_done;
logic unsigned [0:0] genmcopipe_coproc_custom0_if_rd_done;
logic unsigned [0:0] genmcopipe_coproc_custom0_if_full_flag;
logic unsigned [0:0] genmcopipe_coproc_custom0_if_empty_flag;
logic unsigned [1:0] genmcopipe_coproc_custom0_if_wr_ptr;
logic unsigned [1:0] genmcopipe_coproc_custom0_if_rd_ptr;
genpstage_IADDR_TRX_BUF_STRUCT genpstage_IADDR_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_IADDR_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_IADDR_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_IADDR_genctrl_stalled_glbl;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_IFETCH_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_IFETCH_genctrl_stalled_glbl;
genpstage_IDECODE_TRX_BUF_STRUCT genpstage_IDECODE_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_IDECODE_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_IDECODE_genctrl_stalled_glbl;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_EXEC_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_EXEC_genctrl_stalled_glbl;
genpstage_MEM_TRX_BUF_STRUCT genpstage_MEM_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_MEM_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_MEM_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_MEM_genctrl_stalled_glbl;
genpstage_WB_TRX_BUF_STRUCT genpstage_WB_TRX_BUF [0:0];
logic unsigned [0:0] genpstage_WB_TRX_BUF_COUNTER;
logic unsigned [0:0] genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
logic unsigned [0:0] genpstage_WB_TRX_BUF_COUNTER_FULL;
logic unsigned [0:0] genpstage_WB_genctrl_stalled_glbl;
logic unsigned [0:0] gen660_cyclix_genvar;
logic unsigned [0:0] gen661_cyclix_genvar;
logic unsigned [0:0] gen662_cyclix_genvar;
logic unsigned [0:0] gen663_cyclix_genvar;
logic unsigned [0:0] gen664_cyclix_genvar;
logic unsigned [0:0] gen665_cyclix_genvar;
logic unsigned [0:0] gen666_cyclix_genvar;
logic unsigned [0:0] gen667_cyclix_genvar;
logic unsigned [0:0] gen668_cyclix_genvar;
logic unsigned [0:0] gen669_cyclix_genvar;
logic unsigned [0:0] gen670_cyclix_genvar;
logic unsigned [0:0] gen671_cyclix_genvar;
logic unsigned [0:0] gen672_cyclix_genvar;
logic unsigned [0:0] gen673_cyclix_genvar;
logic unsigned [0:0] gen674_cyclix_genvar;
logic unsigned [0:0] gen675_cyclix_genvar;
logic unsigned [0:0] gen676_cyclix_genvar;
logic unsigned [0:0] gen677_cyclix_genvar;
logic unsigned [0:0] gen678_cyclix_genvar;
logic unsigned [0:0] gen679_cyclix_genvar;
logic unsigned [0:0] gen680_cyclix_genvar;
logic unsigned [0:0] gen681_cyclix_genvar;
logic unsigned [0:0] gen682_cyclix_genvar;
logic unsigned [0:0] gen683_cyclix_genvar;
logic unsigned [0:0] gen684_cyclix_genvar;
logic unsigned [0:0] gen685_cyclix_genvar;
logic unsigned [0:0] gen686_cyclix_genvar;
logic unsigned [0:0] gen687_cyclix_genvar;
logic unsigned [0:0] gen688_cyclix_genvar;
logic unsigned [0:0] gen689_cyclix_genvar;
logic unsigned [0:0] gen690_cyclix_genvar;
logic unsigned [0:0] gen691_cyclix_genvar;
logic unsigned [0:0] gen692_cyclix_genvar;
logic unsigned [0:0] gen693_cyclix_genvar;
logic unsigned [0:0] gen694_cyclix_genvar;
logic unsigned [0:0] gen695_cyclix_genvar;
logic unsigned [0:0] gen696_cyclix_genvar;
logic unsigned [0:0] gen697_cyclix_genvar;
logic unsigned [0:0] gen698_cyclix_genvar;
logic unsigned [0:0] gen699_cyclix_genvar;
logic unsigned [0:0] gen700_cyclix_genvar;
logic unsigned [0:0] gen701_cyclix_genvar;
logic unsigned [0:0] gen702_cyclix_genvar;
logic unsigned [0:0] gen703_cyclix_genvar;
logic unsigned [0:0] gen704_cyclix_genvar;
logic unsigned [0:0] gen705_cyclix_genvar;
logic unsigned [0:0] gen706_cyclix_genvar;
logic unsigned [0:0] gen707_cyclix_genvar;
logic unsigned [0:0] gen708_cyclix_genvar;
logic unsigned [0:0] gen709_cyclix_genvar;
logic unsigned [0:0] gen710_cyclix_genvar;
logic unsigned [0:0] gen711_cyclix_genvar;
logic unsigned [0:0] gen712_cyclix_genvar;
logic unsigned [0:0] gen713_cyclix_genvar;
logic unsigned [0:0] gen714_cyclix_genvar;
logic unsigned [0:0] gen715_cyclix_genvar;
logic unsigned [0:0] gen716_cyclix_genvar;
logic unsigned [0:0] gen717_cyclix_genvar;
logic unsigned [0:0] gen718_cyclix_genvar;
logic unsigned [0:0] gen719_cyclix_genvar;
logic unsigned [0:0] gen720_cyclix_genvar;
logic unsigned [0:0] gen721_cyclix_genvar;
logic unsigned [0:0] gen722_cyclix_genvar;
logic unsigned [0:0] gen723_cyclix_genvar;
logic unsigned [0:0] gen724_cyclix_genvar;
logic unsigned [0:0] gen725_cyclix_genvar;
logic unsigned [0:0] gen726_cyclix_genvar;
logic unsigned [0:0] gen727_cyclix_genvar;
logic unsigned [0:0] gen728_cyclix_genvar;
logic unsigned [0:0] gen729_cyclix_genvar;
logic unsigned [0:0] gen730_cyclix_genvar;
logic unsigned [0:0] gen731_cyclix_genvar;
logic unsigned [0:0] gen732_cyclix_genvar;
logic unsigned [0:0] gen733_cyclix_genvar;
logic unsigned [0:0] gen734_cyclix_genvar;
logic unsigned [0:0] gen735_cyclix_genvar;
logic unsigned [0:0] gen736_cyclix_genvar;
logic unsigned [0:0] gen737_cyclix_genvar;
logic unsigned [0:0] gen738_cyclix_genvar;
logic unsigned [0:0] gen739_cyclix_genvar;
logic unsigned [0:0] gen740_cyclix_genvar;
logic unsigned [0:0] gen741_cyclix_genvar;
logic unsigned [0:0] gen742_cyclix_genvar;
logic unsigned [0:0] gen743_cyclix_genvar;
logic unsigned [0:0] gen744_cyclix_genvar;
logic unsigned [0:0] gen745_cyclix_genvar;
logic unsigned [0:0] gen746_cyclix_genvar;
logic unsigned [0:0] gen747_cyclix_genvar;
logic unsigned [0:0] gen748_cyclix_genvar;
logic unsigned [0:0] gen749_cyclix_genvar;
logic unsigned [0:0] gen750_cyclix_genvar;
logic unsigned [0:0] gen751_cyclix_genvar;
logic unsigned [0:0] gen752_cyclix_genvar;
logic unsigned [0:0] gen753_cyclix_genvar;
logic unsigned [0:0] gen754_cyclix_genvar;
logic unsigned [0:0] gen755_cyclix_genvar;
logic unsigned [0:0] gen756_cyclix_genvar;
logic unsigned [0:0] gen757_cyclix_genvar;
logic unsigned [0:0] gen758_cyclix_genvar;
logic unsigned [0:0] gen759_cyclix_genvar;
logic unsigned [0:0] gen760_cyclix_genvar;
logic unsigned [0:0] gen761_cyclix_genvar;
logic unsigned [0:0] gen762_cyclix_genvar;
logic unsigned [0:0] gen763_cyclix_genvar;
logic unsigned [0:0] gen764_cyclix_genvar;
logic unsigned [0:0] gen765_cyclix_genvar;
logic unsigned [0:0] gen766_cyclix_genvar;
logic unsigned [0:0] gen767_cyclix_genvar;
logic unsigned [0:0] gen768_cyclix_genvar;
logic unsigned [0:0] gen769_cyclix_genvar;
logic unsigned [0:0] gen770_cyclix_genvar;
logic unsigned [0:0] gen771_cyclix_genvar;
logic unsigned [0:0] gen772_cyclix_genvar;
logic unsigned [0:0] gen773_cyclix_genvar;
logic unsigned [0:0] gen774_cyclix_genvar;
logic unsigned [0:0] gen775_cyclix_genvar;
logic unsigned [0:0] gen776_cyclix_genvar;
logic unsigned [0:0] gen777_cyclix_genvar;
logic unsigned [0:0] gen778_cyclix_genvar;
logic unsigned [0:0] gen779_cyclix_genvar;
logic unsigned [0:0] gen780_cyclix_genvar;
logic unsigned [0:0] gen781_cyclix_genvar;
logic unsigned [0:0] gen782_cyclix_genvar;
logic unsigned [0:0] gen783_cyclix_genvar;
logic unsigned [0:0] gen784_cyclix_genvar;
logic unsigned [0:0] gen785_cyclix_genvar;
logic unsigned [0:0] gen786_cyclix_genvar;
logic unsigned [0:0] gen787_cyclix_genvar;
logic unsigned [0:0] gen788_cyclix_genvar;
logic unsigned [0:0] gen789_cyclix_genvar;
logic unsigned [0:0] gen790_cyclix_genvar;
logic unsigned [0:0] gen791_cyclix_genvar;
logic unsigned [0:0] gen792_cyclix_genvar;
logic unsigned [0:0] gen793_cyclix_genvar;
logic unsigned [0:0] gen794_cyclix_genvar;
logic unsigned [0:0] gen795_cyclix_genvar;
logic unsigned [0:0] gen796_cyclix_genvar;
logic unsigned [0:0] gen797_cyclix_genvar;
logic unsigned [0:0] gen798_cyclix_genvar;
logic unsigned [0:0] gen799_cyclix_genvar;
logic unsigned [0:0] gen800_cyclix_genvar;
logic unsigned [0:0] gen801_cyclix_genvar;
logic unsigned [0:0] gen802_cyclix_genvar;
logic unsigned [0:0] gen803_cyclix_genvar;
logic unsigned [0:0] gen804_cyclix_genvar;
logic unsigned [0:0] gen805_cyclix_genvar;
logic unsigned [0:0] gen806_cyclix_genvar;
logic unsigned [0:0] gen807_cyclix_genvar;
logic unsigned [0:0] gen808_cyclix_genvar;
logic unsigned [0:0] gen809_cyclix_genvar;
logic unsigned [0:0] gen810_cyclix_genvar;
logic unsigned [0:0] gen811_cyclix_genvar;
logic unsigned [0:0] gen812_cyclix_genvar;
logic unsigned [0:0] gen813_cyclix_genvar;
logic unsigned [0:0] gen814_cyclix_genvar;
logic unsigned [0:0] gen815_cyclix_genvar;
logic unsigned [0:0] gen816_cyclix_genvar;
logic unsigned [0:0] gen817_cyclix_genvar;
logic unsigned [0:0] gen818_cyclix_genvar;
logic unsigned [0:0] gen819_cyclix_genvar;
logic unsigned [0:0] gen820_cyclix_genvar;
logic unsigned [0:0] gen821_cyclix_genvar;
logic unsigned [0:0] gen822_cyclix_genvar;
logic unsigned [0:0] gen823_cyclix_genvar;
logic unsigned [0:0] gen824_cyclix_genvar;
logic unsigned [0:0] gen825_cyclix_genvar;
logic unsigned [0:0] gen826_cyclix_genvar;
logic unsigned [0:0] gen827_cyclix_genvar;
logic unsigned [0:0] gen828_cyclix_genvar;
logic unsigned [0:0] gen829_cyclix_genvar;
logic unsigned [0:0] gen830_cyclix_genvar;
logic unsigned [0:0] gen831_cyclix_genvar;
logic unsigned [0:0] gen832_cyclix_genvar;
logic unsigned [0:0] gen833_cyclix_genvar;
logic unsigned [0:0] gen834_cyclix_genvar;
logic unsigned [0:0] gen835_cyclix_genvar;
logic unsigned [0:0] gen836_cyclix_genvar;
logic unsigned [0:0] gen837_cyclix_genvar;
logic unsigned [0:0] gen838_cyclix_genvar;
logic unsigned [0:0] gen839_cyclix_genvar;
logic unsigned [0:0] gen840_cyclix_genvar;
logic unsigned [0:0] gen841_cyclix_genvar;
logic unsigned [0:0] gen842_cyclix_genvar;
logic unsigned [0:0] gen843_cyclix_genvar;
logic unsigned [0:0] gen844_cyclix_genvar;
logic unsigned [0:0] gen845_cyclix_genvar;
logic unsigned [0:0] gen846_cyclix_genvar;
logic unsigned [0:0] gen847_cyclix_genvar;
logic unsigned [0:0] gen848_cyclix_genvar;
logic unsigned [0:0] gen849_cyclix_genvar;
logic unsigned [0:0] gen850_cyclix_genvar;
logic unsigned [0:0] gen851_cyclix_genvar;
logic unsigned [0:0] gen852_cyclix_genvar;
logic unsigned [0:0] gen853_cyclix_genvar;
logic unsigned [0:0] gen854_cyclix_genvar;
logic unsigned [0:0] gen855_cyclix_genvar;
logic unsigned [0:0] gen856_cyclix_genvar;
logic unsigned [0:0] gen857_cyclix_genvar;
logic unsigned [0:0] gen858_cyclix_genvar;
logic unsigned [0:0] gen859_cyclix_genvar;
logic unsigned [31:0] gen860_cyclix_genvar [31:1];
logic unsigned [0:0] gen861_cyclix_genvar;
logic unsigned [0:0] gen862_cyclix_genvar;
logic unsigned [0:0] gen863_cyclix_genvar;
logic unsigned [0:0] gen864_cyclix_genvar;
logic unsigned [0:0] gen865_cyclix_genvar;
logic unsigned [0:0] gen866_cyclix_genvar;
logic unsigned [0:0] gen867_cyclix_genvar;
logic unsigned [0:0] gen868_cyclix_genvar;
logic unsigned [0:0] gen869_cyclix_genvar;
logic unsigned [0:0] gen870_cyclix_genvar;
logic unsigned [0:0] gen871_cyclix_genvar;
logic unsigned [0:0] gen872_cyclix_genvar;
logic unsigned [0:0] gen873_cyclix_genvar;
logic unsigned [0:0] gen874_cyclix_genvar;
logic unsigned [0:0] gen875_cyclix_genvar;
logic unsigned [0:0] gen876_cyclix_genvar;
logic unsigned [0:0] gen877_cyclix_genvar;
logic unsigned [0:0] gen878_cyclix_genvar;
logic unsigned [0:0] gen879_cyclix_genvar;
logic unsigned [0:0] gen880_cyclix_genvar;
logic unsigned [0:0] gen881_cyclix_genvar;
logic unsigned [0:0] gen882_cyclix_genvar;
logic unsigned [0:0] gen883_cyclix_genvar;
logic unsigned [0:0] gen884_cyclix_genvar;
logic unsigned [0:0] gen885_cyclix_genvar;
logic unsigned [0:0] gen886_cyclix_genvar;
logic unsigned [0:0] gen887_cyclix_genvar;
logic unsigned [0:0] gen888_cyclix_genvar;
logic unsigned [0:0] gen889_cyclix_genvar;
logic unsigned [0:0] gen890_cyclix_genvar;
logic unsigned [0:0] gen891_cyclix_genvar;
logic unsigned [0:0] gen892_cyclix_genvar;
logic unsigned [0:0] gen893_cyclix_genvar;
logic unsigned [0:0] gen894_cyclix_genvar;
logic unsigned [0:0] gen895_cyclix_genvar;
logic unsigned [0:0] gen896_cyclix_genvar;
logic unsigned [0:0] gen897_cyclix_genvar;
logic unsigned [0:0] gen898_cyclix_genvar;
logic unsigned [0:0] gen899_cyclix_genvar;
logic unsigned [0:0] gen900_cyclix_genvar;
logic unsigned [0:0] gen901_cyclix_genvar;
logic unsigned [0:0] gen902_cyclix_genvar;
logic unsigned [0:0] gen903_cyclix_genvar;
logic unsigned [0:0] gen904_cyclix_genvar;
logic unsigned [0:0] gen905_cyclix_genvar;
logic unsigned [0:0] gen906_cyclix_genvar;
logic unsigned [0:0] gen907_cyclix_genvar;
logic unsigned [0:0] gen908_cyclix_genvar;
logic unsigned [0:0] gen909_cyclix_genvar;
logic unsigned [0:0] gen910_cyclix_genvar;
logic unsigned [0:0] gen911_cyclix_genvar;
logic unsigned [0:0] gen912_cyclix_genvar;
logic unsigned [0:0] gen913_cyclix_genvar;
logic unsigned [0:0] gen914_cyclix_genvar;
logic unsigned [0:0] gen915_cyclix_genvar;
logic unsigned [0:0] gen916_cyclix_genvar;
logic unsigned [0:0] gen917_cyclix_genvar;
logic unsigned [0:0] gen918_cyclix_genvar;
logic unsigned [0:0] gen919_cyclix_genvar;
logic unsigned [0:0] gen920_cyclix_genvar;
logic unsigned [0:0] gen921_cyclix_genvar;
logic unsigned [0:0] gen922_cyclix_genvar;
logic unsigned [0:0] gen923_cyclix_genvar;
logic unsigned [0:0] gen924_cyclix_genvar;
logic unsigned [0:0] gen925_cyclix_genvar;
logic unsigned [0:0] gen926_cyclix_genvar;
logic unsigned [0:0] gen927_cyclix_genvar;
logic unsigned [0:0] gen928_cyclix_genvar;
logic unsigned [0:0] gen929_cyclix_genvar;
logic unsigned [0:0] gen930_cyclix_genvar;
logic unsigned [0:0] gen931_cyclix_genvar;
logic unsigned [0:0] gen932_cyclix_genvar;
logic unsigned [0:0] gen933_cyclix_genvar;
logic unsigned [0:0] gen934_cyclix_genvar;
logic unsigned [0:0] gen935_cyclix_genvar;
logic unsigned [0:0] gen936_cyclix_genvar;
logic unsigned [0:0] gen937_cyclix_genvar;
logic unsigned [0:0] gen938_cyclix_genvar;
logic unsigned [0:0] gen939_cyclix_genvar;
logic unsigned [0:0] gen940_cyclix_genvar;
logic unsigned [0:0] gen941_cyclix_genvar;
logic unsigned [0:0] gen942_cyclix_genvar;
logic unsigned [0:0] gen943_cyclix_genvar;
logic unsigned [0:0] gen944_cyclix_genvar;
logic unsigned [0:0] gen945_cyclix_genvar;
logic unsigned [0:0] gen946_cyclix_genvar;
logic unsigned [0:0] gen947_cyclix_genvar;
logic unsigned [0:0] gen948_cyclix_genvar;
logic unsigned [0:0] gen949_cyclix_genvar;
logic unsigned [0:0] gen950_cyclix_genvar;
logic unsigned [0:0] gen951_cyclix_genvar;
logic unsigned [0:0] gen952_cyclix_genvar;
logic unsigned [0:0] gen953_cyclix_genvar;
logic unsigned [0:0] gen954_cyclix_genvar;
logic unsigned [0:0] gen955_cyclix_genvar;
logic unsigned [0:0] gen956_cyclix_genvar;
logic unsigned [0:0] gen957_cyclix_genvar;
logic unsigned [0:0] gen958_cyclix_genvar;
logic unsigned [0:0] gen959_cyclix_genvar;
logic unsigned [0:0] gen960_cyclix_genvar;
logic unsigned [0:0] gen961_cyclix_genvar;
logic unsigned [0:0] gen962_cyclix_genvar;
logic unsigned [0:0] gen963_cyclix_genvar;
logic unsigned [0:0] gen964_cyclix_genvar;
logic unsigned [0:0] gen965_cyclix_genvar;
logic unsigned [0:0] gen966_cyclix_genvar;
logic unsigned [0:0] gen967_cyclix_genvar;
logic unsigned [0:0] gen968_cyclix_genvar;
logic unsigned [0:0] gen969_cyclix_genvar;
logic unsigned [0:0] gen970_cyclix_genvar;
logic unsigned [0:0] gen971_cyclix_genvar;
logic unsigned [0:0] gen972_cyclix_genvar;
logic unsigned [0:0] gen973_cyclix_genvar;
logic unsigned [0:0] gen974_cyclix_genvar;
logic unsigned [0:0] gen975_cyclix_genvar;
logic unsigned [0:0] gen976_cyclix_genvar;
logic unsigned [0:0] gen977_cyclix_genvar;
logic unsigned [0:0] gen978_cyclix_genvar;
logic unsigned [0:0] gen979_cyclix_genvar;
logic unsigned [0:0] gen980_cyclix_genvar;
logic unsigned [0:0] gen981_cyclix_genvar;
logic unsigned [0:0] gen982_cyclix_genvar;
logic unsigned [0:0] gen983_cyclix_genvar;
logic unsigned [0:0] gen984_cyclix_genvar;
logic unsigned [0:0] gen985_cyclix_genvar;
logic unsigned [0:0] gen986_cyclix_genvar;
logic unsigned [0:0] gen987_cyclix_genvar;
logic unsigned [0:0] gen988_cyclix_genvar;
logic unsigned [0:0] gen989_cyclix_genvar;
logic unsigned [0:0] genmcopipe_instr_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] genmcopipe_data_mem_req_genfifo_reqbuf_req;
logic unsigned [0:0] genmcopipe_coproc_M_if_req_genfifo_reqbuf_req;
logic unsigned [0:0] genmcopipe_coproc_custom0_if_req_genfifo_reqbuf_req;
logic unsigned [0:0] irq_fifo_genfifo_buf_ack;
logic unsigned [0:0] irq_fifo_genfifo_buf_req;
logic unsigned [7:0] irq_fifo_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_buf_ack;
logic unsigned [0:0] genmcopipe_instr_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_instr_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_buf_ack;
logic unsigned [0:0] genmcopipe_data_mem_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_data_mem_resp_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_coproc_M_if_resp_genfifo_buf_ack;
logic unsigned [0:0] genmcopipe_coproc_M_if_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_coproc_M_if_resp_genfifo_buf_rdata;
logic unsigned [0:0] genmcopipe_coproc_custom0_if_resp_genfifo_buf_ack;
logic unsigned [0:0] genmcopipe_coproc_custom0_if_resp_genfifo_buf_req;
logic unsigned [31:0] genmcopipe_coproc_custom0_if_resp_genfifo_buf_rdata;
logic unsigned [0:0] gen0_rtl_var;
logic unsigned [0:0] gen1_rtl_var;
logic unsigned [0:0] gen2_rtl_var;
logic unsigned [0:0] gen3_rtl_var;
logic unsigned [0:0] gen4_rtl_var;
logic unsigned [0:0] gen5_rtl_var;
logic unsigned [0:0] gen6_rtl_var;
logic unsigned [0:0] gen7_rtl_var;
logic unsigned [0:0] gen8_rtl_var;
logic unsigned [0:0] gen9_rtl_var;
logic unsigned [0:0] gen10_rtl_var;
logic unsigned [0:0] gen11_rtl_var;
logic unsigned [0:0] gen12_rtl_var;
logic unsigned [0:0] gen13_rtl_var;
logic unsigned [0:0] gen14_rtl_var;
logic unsigned [0:0] gen15_rtl_var;
logic unsigned [0:0] gen16_rtl_var;
logic unsigned [0:0] gen17_rtl_var;
logic unsigned [0:0] gen18_rtl_var;
logic unsigned [0:0] gen19_rtl_var;
logic unsigned [0:0] gen20_rtl_var;
logic unsigned [0:0] gen21_rtl_var;
logic unsigned [0:0] gen22_rtl_var;
logic unsigned [0:0] gen23_rtl_var;
logic unsigned [0:0] gen24_rtl_var;
logic unsigned [0:0] gen25_rtl_var;
logic unsigned [0:0] gen26_rtl_var;
logic unsigned [0:0] gen27_rtl_var;
logic unsigned [0:0] gen28_rtl_var;
logic unsigned [0:0] gen29_rtl_var;
logic unsigned [0:0] gen30_rtl_var;
logic unsigned [0:0] gen31_rtl_var;
logic unsigned [0:0] gen32_rtl_var;
logic unsigned [0:0] gen33_rtl_var;
logic unsigned [0:0] gen34_rtl_var;
logic unsigned [0:0] gen35_rtl_var;
logic unsigned [0:0] gen36_rtl_var;
logic unsigned [0:0] gen37_rtl_var;
logic unsigned [0:0] gen38_rtl_var;
logic unsigned [0:0] gen39_rtl_var;
logic unsigned [0:0] gen40_rtl_var;
logic unsigned [0:0] gen41_rtl_var;
logic unsigned [0:0] gen42_rtl_var;
logic unsigned [0:0] gen43_rtl_var;
logic unsigned [0:0] gen44_rtl_var;
logic unsigned [0:0] gen45_rtl_var;
logic unsigned [0:0] gen46_rtl_var;
logic unsigned [0:0] gen47_rtl_var;
logic unsigned [0:0] gen48_rtl_var;
logic unsigned [0:0] gen49_rtl_var;
logic unsigned [0:0] gen50_rtl_var;
logic unsigned [0:0] gen51_rtl_var;
logic unsigned [0:0] gen52_rtl_var;
logic unsigned [0:0] gen53_rtl_var;
logic unsigned [0:0] gen54_rtl_var;
logic unsigned [0:0] gen55_rtl_var;
logic unsigned [0:0] gen56_rtl_var;
logic unsigned [0:0] gen57_rtl_var;
logic unsigned [0:0] gen58_rtl_var;
logic unsigned [0:0] gen59_rtl_var;
logic unsigned [0:0] gen60_rtl_var;
logic unsigned [0:0] gen61_rtl_var;
logic unsigned [0:0] gen62_rtl_var;
logic unsigned [0:0] gen63_rtl_var;
logic unsigned [0:0] gen64_rtl_var;
logic unsigned [0:0] gen65_rtl_var;
logic unsigned [0:0] gen66_rtl_var;
logic unsigned [0:0] gen67_rtl_var;
logic unsigned [0:0] gen68_rtl_var;
logic unsigned [0:0] gen69_rtl_var;
logic unsigned [0:0] gen70_rtl_var;
logic unsigned [0:0] gen71_rtl_var;
logic unsigned [0:0] gen72_rtl_var;
logic unsigned [0:0] gen73_rtl_var;
logic unsigned [0:0] gen74_rtl_var;
logic unsigned [0:0] gen75_rtl_var;
logic unsigned [0:0] gen76_rtl_var;
logic unsigned [0:0] gen77_rtl_var;
logic unsigned [0:0] gen78_rtl_var;
logic unsigned [0:0] gen79_rtl_var;
logic unsigned [0:0] gen80_rtl_var;
logic unsigned [0:0] gen81_rtl_var;
logic unsigned [0:0] gen82_rtl_var;
logic unsigned [0:0] gen83_rtl_var;
logic unsigned [0:0] gen84_rtl_var;
logic unsigned [0:0] gen85_rtl_var;
logic unsigned [0:0] gen86_rtl_var;
logic unsigned [0:0] gen87_rtl_var;
logic unsigned [0:0] gen88_rtl_var;
logic unsigned [0:0] gen89_rtl_var;
logic unsigned [0:0] gen90_rtl_var;
logic unsigned [0:0] gen91_rtl_var;
logic unsigned [0:0] gen92_rtl_var;
logic unsigned [0:0] gen93_rtl_var;
logic unsigned [0:0] gen94_rtl_var;
logic unsigned [0:0] gen95_rtl_var;
logic unsigned [0:0] gen96_rtl_var;
logic unsigned [0:0] gen97_rtl_var;
logic unsigned [0:0] gen98_rtl_var;
logic unsigned [0:0] gen99_rtl_var;
logic unsigned [0:0] gen100_rtl_var;
logic unsigned [0:0] gen101_rtl_var;
logic unsigned [0:0] gen102_rtl_var;
logic unsigned [0:0] gen103_rtl_var;
logic unsigned [0:0] gen104_rtl_var;
logic unsigned [0:0] gen105_rtl_var;
logic unsigned [0:0] gen106_rtl_var;
logic unsigned [0:0] gen107_rtl_var;
logic unsigned [0:0] gen108_rtl_var;
logic unsigned [0:0] gen109_rtl_var;
logic unsigned [0:0] gen110_rtl_var;
logic unsigned [0:0] gen111_rtl_var;
logic unsigned [0:0] gen112_rtl_var;
logic unsigned [0:0] gen113_rtl_var;
logic unsigned [0:0] gen114_rtl_var;
logic unsigned [0:0] gen115_rtl_var;
logic unsigned [0:0] gen116_rtl_var;
logic unsigned [0:0] gen117_rtl_var;
logic unsigned [0:0] gen118_rtl_var;
logic unsigned [0:0] gen119_rtl_var;
logic unsigned [0:0] gen120_rtl_var;
logic unsigned [0:0] gen121_rtl_var;
logic unsigned [0:0] gen122_rtl_var;
logic unsigned [0:0] gen123_rtl_var;
logic unsigned [0:0] gen124_rtl_var;
logic unsigned [0:0] gen125_rtl_var;
logic unsigned [0:0] gen126_rtl_var;
logic unsigned [0:0] gen127_rtl_var;
logic unsigned [0:0] gen128_rtl_var;
logic unsigned [0:0] gen129_rtl_var;
logic unsigned [0:0] gen130_rtl_var;
logic unsigned [0:0] gen131_rtl_var;
logic unsigned [0:0] gen132_rtl_var;
logic unsigned [0:0] gen133_rtl_var;
logic unsigned [0:0] gen134_rtl_var;
logic unsigned [0:0] gen135_rtl_var;
logic unsigned [0:0] gen136_rtl_var;
logic unsigned [0:0] gen137_rtl_var;
logic unsigned [0:0] gen138_rtl_var;
logic unsigned [0:0] gen139_rtl_var;
logic unsigned [0:0] gen140_rtl_var;
logic unsigned [0:0] gen141_rtl_var;
logic unsigned [0:0] gen142_rtl_var;
logic unsigned [0:0] gen143_rtl_var;
logic unsigned [0:0] gen144_rtl_var;
logic unsigned [0:0] gen145_rtl_var;
logic unsigned [0:0] gen146_rtl_var;
logic unsigned [0:0] gen147_rtl_var;
logic unsigned [0:0] gen148_rtl_var;
logic unsigned [0:0] gen149_rtl_var;
logic unsigned [0:0] gen150_rtl_var;
logic unsigned [0:0] gen151_rtl_var;
logic unsigned [0:0] gen152_rtl_var;
logic unsigned [0:0] gen153_rtl_var;
logic unsigned [0:0] gen154_rtl_var;
logic unsigned [0:0] gen155_rtl_var;
logic unsigned [0:0] gen156_rtl_var;
logic unsigned [0:0] gen157_rtl_var;
logic unsigned [0:0] gen158_rtl_var;
logic unsigned [0:0] gen159_rtl_var;
logic unsigned [0:0] gen160_rtl_var;
logic unsigned [0:0] gen161_rtl_var;
logic unsigned [0:0] gen162_rtl_var;
logic unsigned [0:0] gen163_rtl_var;
logic unsigned [0:0] gen164_rtl_var;
logic unsigned [0:0] gen165_rtl_var;
logic unsigned [0:0] gen166_rtl_var;
logic unsigned [0:0] gen167_rtl_var;
logic unsigned [0:0] gen168_rtl_var;
logic unsigned [0:0] gen169_rtl_var;
logic unsigned [0:0] gen170_rtl_var;
logic unsigned [0:0] gen171_rtl_var;
logic unsigned [0:0] gen172_rtl_var;
logic unsigned [0:0] gen173_rtl_var;
logic unsigned [0:0] gen174_rtl_var;
logic unsigned [0:0] gen175_rtl_var;
logic unsigned [0:0] gen176_rtl_var;
logic unsigned [0:0] gen177_rtl_var;
logic unsigned [0:0] gen178_rtl_var;
logic unsigned [0:0] gen179_rtl_var;
logic unsigned [0:0] gen180_rtl_var;
logic unsigned [0:0] gen181_rtl_var;
logic unsigned [0:0] gen182_rtl_var;
logic unsigned [0:0] gen183_rtl_var;
logic unsigned [0:0] gen184_rtl_var;
logic unsigned [0:0] gen185_rtl_var;
logic unsigned [0:0] gen186_rtl_var;
logic unsigned [0:0] gen187_rtl_var;
logic unsigned [0:0] gen188_rtl_var;
logic unsigned [0:0] gen189_rtl_var;
logic unsigned [0:0] gen190_rtl_var;
logic unsigned [0:0] gen191_rtl_var;
logic unsigned [0:0] gen192_rtl_var;
logic unsigned [0:0] gen193_rtl_var;
logic unsigned [0:0] gen194_rtl_var;
logic unsigned [0:0] gen195_rtl_var;
logic unsigned [0:0] gen196_rtl_var;
logic unsigned [0:0] gen197_rtl_var;
logic unsigned [0:0] gen198_rtl_var;
logic unsigned [0:0] gen199_rtl_var;
logic unsigned [0:0] gen200_rtl_var;
logic unsigned [0:0] gen201_rtl_var;
logic unsigned [0:0] gen202_rtl_var;
logic unsigned [0:0] gen203_rtl_var;
logic unsigned [0:0] gen204_rtl_var;
logic unsigned [0:0] gen205_rtl_var;
logic unsigned [0:0] gen206_rtl_var;
logic unsigned [0:0] gen207_rtl_var;
logic unsigned [0:0] gen208_rtl_var;
logic unsigned [0:0] gen209_rtl_var;
logic unsigned [0:0] gen210_rtl_var;
logic unsigned [0:0] gen211_rtl_var;
logic unsigned [0:0] gen212_rtl_var;
logic unsigned [0:0] gen213_rtl_var;
logic unsigned [0:0] gen214_rtl_var;
logic unsigned [0:0] gen215_rtl_var;
logic unsigned [0:0] gen216_rtl_var;
logic unsigned [0:0] gen217_rtl_var;
logic unsigned [0:0] gen218_rtl_var;
logic unsigned [0:0] gen219_rtl_var;
logic unsigned [0:0] gen220_rtl_var;
logic unsigned [0:0] gen221_rtl_var;
logic unsigned [0:0] gen222_rtl_var;
logic unsigned [0:0] gen223_rtl_var;
logic unsigned [0:0] gen224_rtl_var;
logic unsigned [0:0] gen225_rtl_var;
logic unsigned [0:0] gen226_rtl_var;
logic unsigned [0:0] gen227_rtl_var;
logic unsigned [0:0] gen228_rtl_var;
logic unsigned [0:0] gen229_rtl_var;
logic unsigned [0:0] gen230_rtl_var;
logic unsigned [0:0] gen231_rtl_var;
logic unsigned [0:0] gen232_rtl_var;
logic unsigned [0:0] gen233_rtl_var;
logic unsigned [0:0] gen234_rtl_var;
logic unsigned [0:0] gen235_rtl_var;
logic unsigned [0:0] gen236_rtl_var;
logic unsigned [0:0] gen237_rtl_var;
logic unsigned [0:0] gen238_rtl_var;
logic unsigned [0:0] gen239_rtl_var;
logic unsigned [0:0] gen240_rtl_var;
logic unsigned [0:0] gen241_rtl_var;
logic unsigned [0:0] gen242_rtl_var;
logic unsigned [0:0] gen243_rtl_var;
logic unsigned [0:0] gen244_rtl_var;
logic unsigned [0:0] gen245_rtl_var;
logic unsigned [0:0] gen246_rtl_var;
logic unsigned [0:0] gen247_rtl_var;
logic unsigned [0:0] gen248_rtl_var;
logic unsigned [0:0] gen249_rtl_var;
logic unsigned [0:0] gen250_rtl_var;
logic unsigned [0:0] gen251_rtl_var;
logic unsigned [0:0] gen252_rtl_var;
logic unsigned [0:0] gen253_rtl_var;
logic unsigned [0:0] gen254_rtl_var;
logic unsigned [0:0] gen255_rtl_var;
logic unsigned [0:0] gen256_rtl_var;
logic unsigned [0:0] gen257_rtl_var;
logic unsigned [0:0] gen258_rtl_var;
logic unsigned [0:0] gen259_rtl_var;
logic unsigned [0:0] gen260_rtl_var;
logic unsigned [0:0] gen261_rtl_var;
logic unsigned [0:0] gen262_rtl_var;
logic unsigned [0:0] gen263_rtl_var;
logic unsigned [0:0] gen264_rtl_var;
logic unsigned [0:0] gen265_rtl_var;
logic unsigned [0:0] gen266_rtl_var;
logic unsigned [0:0] gen267_rtl_var;
logic unsigned [0:0] gen268_rtl_var;
logic unsigned [0:0] gen269_rtl_var;
logic unsigned [0:0] gen270_rtl_var;
logic unsigned [0:0] gen271_rtl_var;
logic unsigned [0:0] gen272_rtl_var;
logic unsigned [0:0] gen273_rtl_var;
logic unsigned [0:0] gen274_rtl_var;
logic unsigned [0:0] gen275_rtl_var;
logic unsigned [0:0] gen276_rtl_var;
logic unsigned [0:0] gen277_rtl_var;
logic unsigned [0:0] gen278_rtl_var;
logic unsigned [0:0] gen279_rtl_var;
logic unsigned [0:0] gen280_rtl_var;
logic unsigned [0:0] gen281_rtl_var;
logic unsigned [0:0] gen282_rtl_var;
logic unsigned [0:0] gen283_rtl_var;
logic unsigned [0:0] gen284_rtl_var;
logic unsigned [0:0] gen285_rtl_var;
logic unsigned [0:0] gen286_rtl_var;
logic unsigned [0:0] gen287_rtl_var;
logic unsigned [0:0] gen288_rtl_var;
logic unsigned [0:0] gen289_rtl_var;
logic unsigned [0:0] gen290_rtl_var;
logic unsigned [0:0] gen291_rtl_var;
logic unsigned [0:0] gen292_rtl_var;
logic unsigned [0:0] gen293_rtl_var;
logic unsigned [0:0] gen294_rtl_var;
logic unsigned [0:0] gen295_rtl_var;
logic unsigned [0:0] gen296_rtl_var;
logic unsigned [0:0] gen297_rtl_var;
logic unsigned [0:0] gen298_rtl_var;
logic unsigned [0:0] gen299_rtl_var;
logic unsigned [0:0] gen300_rtl_var;
logic unsigned [0:0] gen301_rtl_var;
logic unsigned [0:0] gen302_rtl_var;
logic unsigned [0:0] gen303_rtl_var;
logic unsigned [0:0] gen304_rtl_var;
logic unsigned [0:0] gen305_rtl_var;
logic unsigned [0:0] gen306_rtl_var;
logic unsigned [0:0] gen307_rtl_var;
logic unsigned [0:0] gen308_rtl_var;
logic unsigned [0:0] gen309_rtl_var;
logic unsigned [0:0] gen310_rtl_var;
logic unsigned [0:0] gen311_rtl_var;
logic unsigned [0:0] gen312_rtl_var;
logic unsigned [0:0] gen313_rtl_var;
logic unsigned [0:0] gen314_rtl_var;
logic unsigned [0:0] gen315_rtl_var;

logic unsigned [31:0] gensticky_genpsticky_glbl_pc;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_pc <= 32'd512;
		end
	else
		begin
		gensticky_genpsticky_glbl_pc <= genpsticky_glbl_pc;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_regfile [31:1];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_regfile[1] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[2] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[3] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[4] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[5] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[6] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[7] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[8] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[9] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[10] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[11] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[12] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[13] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[14] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[15] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[16] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[17] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[18] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[19] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[20] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[21] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[22] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[23] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[24] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[25] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[26] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[27] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[28] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[29] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[30] <= 32'd0;
		gensticky_genpsticky_glbl_regfile[31] <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_regfile[1] <= genpsticky_glbl_regfile[1];
		gensticky_genpsticky_glbl_regfile[2] <= genpsticky_glbl_regfile[2];
		gensticky_genpsticky_glbl_regfile[3] <= genpsticky_glbl_regfile[3];
		gensticky_genpsticky_glbl_regfile[4] <= genpsticky_glbl_regfile[4];
		gensticky_genpsticky_glbl_regfile[5] <= genpsticky_glbl_regfile[5];
		gensticky_genpsticky_glbl_regfile[6] <= genpsticky_glbl_regfile[6];
		gensticky_genpsticky_glbl_regfile[7] <= genpsticky_glbl_regfile[7];
		gensticky_genpsticky_glbl_regfile[8] <= genpsticky_glbl_regfile[8];
		gensticky_genpsticky_glbl_regfile[9] <= genpsticky_glbl_regfile[9];
		gensticky_genpsticky_glbl_regfile[10] <= genpsticky_glbl_regfile[10];
		gensticky_genpsticky_glbl_regfile[11] <= genpsticky_glbl_regfile[11];
		gensticky_genpsticky_glbl_regfile[12] <= genpsticky_glbl_regfile[12];
		gensticky_genpsticky_glbl_regfile[13] <= genpsticky_glbl_regfile[13];
		gensticky_genpsticky_glbl_regfile[14] <= genpsticky_glbl_regfile[14];
		gensticky_genpsticky_glbl_regfile[15] <= genpsticky_glbl_regfile[15];
		gensticky_genpsticky_glbl_regfile[16] <= genpsticky_glbl_regfile[16];
		gensticky_genpsticky_glbl_regfile[17] <= genpsticky_glbl_regfile[17];
		gensticky_genpsticky_glbl_regfile[18] <= genpsticky_glbl_regfile[18];
		gensticky_genpsticky_glbl_regfile[19] <= genpsticky_glbl_regfile[19];
		gensticky_genpsticky_glbl_regfile[20] <= genpsticky_glbl_regfile[20];
		gensticky_genpsticky_glbl_regfile[21] <= genpsticky_glbl_regfile[21];
		gensticky_genpsticky_glbl_regfile[22] <= genpsticky_glbl_regfile[22];
		gensticky_genpsticky_glbl_regfile[23] <= genpsticky_glbl_regfile[23];
		gensticky_genpsticky_glbl_regfile[24] <= genpsticky_glbl_regfile[24];
		gensticky_genpsticky_glbl_regfile[25] <= genpsticky_glbl_regfile[25];
		gensticky_genpsticky_glbl_regfile[26] <= genpsticky_glbl_regfile[26];
		gensticky_genpsticky_glbl_regfile[27] <= genpsticky_glbl_regfile[27];
		gensticky_genpsticky_glbl_regfile[28] <= genpsticky_glbl_regfile[28];
		gensticky_genpsticky_glbl_regfile[29] <= genpsticky_glbl_regfile[29];
		gensticky_genpsticky_glbl_regfile[30] <= genpsticky_glbl_regfile[30];
		gensticky_genpsticky_glbl_regfile[31] <= genpsticky_glbl_regfile[31];
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_jump_req_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_req_cmd <= genpsticky_glbl_jump_req_cmd;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_jump_vector_cmd;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_jump_vector_cmd <= genpsticky_glbl_jump_vector_cmd;
		end

logic unsigned [7:0] gensticky_genpsticky_glbl_CSR_MCAUSE;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_CSR_MCAUSE <= genpsticky_glbl_CSR_MCAUSE;
		end

logic unsigned [0:0] gensticky_genpsticky_glbl_MIRQEN;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MIRQEN <= 32'd1;
		end
	else
		begin
		gensticky_genpsticky_glbl_MIRQEN <= genpsticky_glbl_MIRQEN;
		end

logic unsigned [31:0] gensticky_genpsticky_glbl_MRETADDR;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpsticky_glbl_MRETADDR <= 32'd0;
		end
	else
		begin
		gensticky_genpsticky_glbl_MRETADDR <= genpsticky_glbl_MRETADDR;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_done <= genmcopipe_instr_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_done <= genmcopipe_instr_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_full_flag <= genmcopipe_instr_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= 32'd1;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_empty_flag <= genmcopipe_instr_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_wr_ptr <= genmcopipe_instr_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_instr_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_instr_mem_rd_ptr <= genmcopipe_instr_mem_rd_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_done <= genmcopipe_data_mem_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_done <= genmcopipe_data_mem_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_full_flag <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_full_flag <= genmcopipe_data_mem_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= 32'd1;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_empty_flag <= genmcopipe_data_mem_empty_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_wr_ptr <= genmcopipe_data_mem_wr_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_data_mem_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_data_mem_rd_ptr <= genmcopipe_data_mem_rd_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_coproc_M_if_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_M_if_wr_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_M_if_wr_done <= genmcopipe_coproc_M_if_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_coproc_M_if_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_M_if_rd_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_M_if_rd_done <= genmcopipe_coproc_M_if_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_coproc_M_if_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_M_if_full_flag <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_M_if_full_flag <= genmcopipe_coproc_M_if_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_coproc_M_if_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_M_if_empty_flag <= 32'd1;
		end
	else
		begin
		gensticky_genmcopipe_coproc_M_if_empty_flag <= genmcopipe_coproc_M_if_empty_flag;
		end

logic unsigned [1:0] gensticky_genmcopipe_coproc_M_if_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_M_if_wr_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_M_if_wr_ptr <= genmcopipe_coproc_M_if_wr_ptr;
		end

logic unsigned [1:0] gensticky_genmcopipe_coproc_M_if_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_M_if_rd_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_M_if_rd_ptr <= genmcopipe_coproc_M_if_rd_ptr;
		end

logic unsigned [0:0] gensticky_genmcopipe_coproc_custom0_if_wr_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_custom0_if_wr_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_custom0_if_wr_done <= genmcopipe_coproc_custom0_if_wr_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_coproc_custom0_if_rd_done;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_custom0_if_rd_done <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_custom0_if_rd_done <= genmcopipe_coproc_custom0_if_rd_done;
		end

logic unsigned [0:0] gensticky_genmcopipe_coproc_custom0_if_full_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_custom0_if_full_flag <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_custom0_if_full_flag <= genmcopipe_coproc_custom0_if_full_flag;
		end

logic unsigned [0:0] gensticky_genmcopipe_coproc_custom0_if_empty_flag;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_custom0_if_empty_flag <= 32'd1;
		end
	else
		begin
		gensticky_genmcopipe_coproc_custom0_if_empty_flag <= genmcopipe_coproc_custom0_if_empty_flag;
		end

logic unsigned [1:0] gensticky_genmcopipe_coproc_custom0_if_wr_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_custom0_if_wr_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_custom0_if_wr_ptr <= genmcopipe_coproc_custom0_if_wr_ptr;
		end

logic unsigned [1:0] gensticky_genmcopipe_coproc_custom0_if_rd_ptr;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genmcopipe_coproc_custom0_if_rd_ptr <= 32'd0;
		end
	else
		begin
		gensticky_genmcopipe_coproc_custom0_if_rd_ptr <= genmcopipe_coproc_custom0_if_rd_ptr;
		end

genpstage_IADDR_TRX_BUF_STRUCT gensticky_genpstage_IADDR_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_IADDR_TRX_BUF <= genpstage_IADDR_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_IADDR_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER <= genpstage_IADDR_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY <= genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_IADDR_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IADDR_TRX_BUF_COUNTER_FULL <= genpstage_IADDR_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_IADDR_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IADDR_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IADDR_genctrl_stalled_glbl <= genpstage_IADDR_genctrl_stalled_glbl;
		end

genpstage_IFETCH_TRX_BUF_STRUCT gensticky_genpstage_IFETCH_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_IFETCH_TRX_BUF <= genpstage_IFETCH_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER <= genpstage_IFETCH_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY <= genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL <= genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_IFETCH_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IFETCH_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IFETCH_genctrl_stalled_glbl <= genpstage_IFETCH_genctrl_stalled_glbl;
		end

genpstage_IDECODE_TRX_BUF_STRUCT gensticky_genpstage_IDECODE_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_IDECODE_TRX_BUF <= genpstage_IDECODE_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER <= genpstage_IDECODE_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY <= genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL <= genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_IDECODE_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_IDECODE_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_IDECODE_genctrl_stalled_glbl <= genpstage_IDECODE_genctrl_stalled_glbl;
		end

genpstage_EXEC_TRX_BUF_STRUCT gensticky_genpstage_EXEC_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF <= genpstage_EXEC_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER <= genpstage_EXEC_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY <= genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL <= genpstage_EXEC_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_EXEC_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_EXEC_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_EXEC_genctrl_stalled_glbl <= genpstage_EXEC_genctrl_stalled_glbl;
		end

genpstage_MEM_TRX_BUF_STRUCT gensticky_genpstage_MEM_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_MEM_TRX_BUF <= genpstage_MEM_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER <= genpstage_MEM_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY <= genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_MEM_TRX_BUF_COUNTER_FULL <= genpstage_MEM_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_MEM_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_MEM_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_MEM_genctrl_stalled_glbl <= genpstage_MEM_genctrl_stalled_glbl;
		end

genpstage_WB_TRX_BUF_STRUCT gensticky_genpstage_WB_TRX_BUF [0:0];
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_TRX_BUF <= '{default:32'd0};
		end
	else
		begin
		gensticky_genpstage_WB_TRX_BUF <= genpstage_WB_TRX_BUF;
		end

logic unsigned [0:0] gensticky_genpstage_WB_TRX_BUF_COUNTER;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER <= genpstage_WB_TRX_BUF_COUNTER;
		end

logic unsigned [0:0] gensticky_genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER_NEMPTY <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER_NEMPTY <= genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
		end

logic unsigned [0:0] gensticky_genpstage_WB_TRX_BUF_COUNTER_FULL;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER_FULL <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_WB_TRX_BUF_COUNTER_FULL <= genpstage_WB_TRX_BUF_COUNTER_FULL;
		end

logic unsigned [0:0] gensticky_genpstage_WB_genctrl_stalled_glbl;
always @(posedge clk_i)
	if (rst_i == 1)
		begin
		gensticky_genpstage_WB_genctrl_stalled_glbl <= 32'd0;
		end
	else
		begin
		gensticky_genpstage_WB_genctrl_stalled_glbl <= genpstage_WB_genctrl_stalled_glbl;
		end


always @*
	begin
	irq_fifo_genfifo_ack_o = irq_fifo_genfifo_buf_ack;
	end

always @*
	begin
	genmcopipe_instr_mem_resp_genfifo_ack_o = genmcopipe_instr_mem_resp_genfifo_buf_ack;
	end

always @*
	begin
	genmcopipe_data_mem_resp_genfifo_ack_o = genmcopipe_data_mem_resp_genfifo_buf_ack;
	end

always @*
	begin
	genmcopipe_coproc_M_if_resp_genfifo_ack_o = genmcopipe_coproc_M_if_resp_genfifo_buf_ack;
	end

always @*
	begin
	genmcopipe_coproc_custom0_if_resp_genfifo_ack_o = genmcopipe_coproc_custom0_if_resp_genfifo_buf_ack;
	end

always @*
	begin
	genpstage_WB_genctrl_new = 32'd0;
	genpstage_WB_genctrl_stalled_glbl = 32'd0;
	genpstage_WB_genctrl_active = 32'd0;
	gen668_cyclix_genvar = 32'd0;
	gen436_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_data_mem_resp_genfifo_buf_ack = 32'd0;
	gen8_rtl_var = 32'd0;
	genpstage_WB_TRX_BUF = '{default:32'd0};
	genmcopipe_data_mem_rd_done = 32'd0;
	gen6_rtl_var = 32'd0;
	gen7_rtl_var = 32'd0;
	gen669_cyclix_genvar = 32'd0;
	gen9_rtl_var = 32'd0;
	gen666_cyclix_genvar = 32'd0;
	gen667_cyclix_genvar = 32'd0;
	gen5_rtl_var = 32'd0;
	gen664_cyclix_genvar = 32'd0;
	gen665_cyclix_genvar = 32'd0;
	gen4_rtl_var = 32'd0;
	gen675_cyclix_genvar = 32'd0;
	gen437_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_coproc_M_if_resp_genfifo_buf_req = 32'd0;
	genmcopipe_coproc_M_if_resp_genfifo_buf_ack = 32'd0;
	gen15_rtl_var = 32'd0;
	genmcopipe_coproc_M_if_rd_done = 32'd0;
	gen13_rtl_var = 32'd0;
	gen14_rtl_var = 32'd0;
	gen676_cyclix_genvar = 32'd0;
	gen16_rtl_var = 32'd0;
	gen673_cyclix_genvar = 32'd0;
	gen674_cyclix_genvar = 32'd0;
	gen12_rtl_var = 32'd0;
	gen681_cyclix_genvar = 32'd0;
	gen438_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_coproc_custom0_if_resp_genfifo_buf_req = 32'd0;
	genmcopipe_coproc_custom0_if_resp_genfifo_buf_ack = 32'd0;
	gen21_rtl_var = 32'd0;
	genmcopipe_coproc_custom0_if_rd_done = 32'd0;
	gen19_rtl_var = 32'd0;
	gen20_rtl_var = 32'd0;
	gen682_cyclix_genvar = 32'd0;
	gen22_rtl_var = 32'd0;
	gen679_cyclix_genvar = 32'd0;
	gen680_cyclix_genvar = 32'd0;
	gen18_rtl_var = 32'd0;
	gen671_cyclix_genvar = 32'd0;
	gen672_cyclix_genvar = 32'd0;
	gen11_rtl_var = 32'd0;
	gen677_cyclix_genvar = 32'd0;
	gen678_cyclix_genvar = 32'd0;
	gen17_rtl_var = 32'd0;
	genpstage_WB_TRX_LOCAL = '{default:32'd0};
	gen663_cyclix_genvar = 32'd0;
	gen3_rtl_var = 32'd0;
	gen670_cyclix_genvar = 32'd0;
	gen10_rtl_var = 32'd0;
	gen683_cyclix_genvar = 32'd0;
	gen23_rtl_var = 32'd0;
	gen689_cyclix_genvar = 32'd0;
	gen29_rtl_var = 32'd0;
	gen686_cyclix_genvar = 32'd0;
	gen26_rtl_var = 32'd0;
	gen409_pipex_var = 32'd0;
	gen410_pipex_var = 32'd0;
	gen687_cyclix_genvar = 32'd0;
	gen27_rtl_var = 32'd0;
	gen411_pipex_var = 32'd0;
	gen688_cyclix_genvar = 32'd0;
	gen28_rtl_var = 32'd0;
	gen407_pipex_var = 32'd0;
	gen408_pipex_var = 32'd0;
	gen685_cyclix_genvar = 32'd0;
	gen25_rtl_var = 32'd0;
	gen415_pipex_var = 32'd0;
	gen416_pipex_var = 32'd0;
	gen417_pipex_var = 32'd0;
	gen419_pipex_var = 32'd0;
	gen414_pipex_var = 32'd0;
	gen691_cyclix_genvar = 32'd0;
	gen31_rtl_var = 32'd0;
	gen418_pipex_var = 32'd0;
	gen692_cyclix_genvar = 32'd0;
	gen32_rtl_var = 32'd0;
	gen423_pipex_var = 32'd0;
	gen424_pipex_var = 32'd0;
	gen425_pipex_var = 32'd0;
	gen427_pipex_var = 32'd0;
	gen422_pipex_var = 32'd0;
	gen694_cyclix_genvar = 32'd0;
	gen34_rtl_var = 32'd0;
	gen426_pipex_var = 32'd0;
	gen695_cyclix_genvar = 32'd0;
	gen35_rtl_var = 32'd0;
	gen701_cyclix_genvar = 32'd0;
	gen41_rtl_var = 32'd0;
	gen698_cyclix_genvar = 32'd0;
	gen38_rtl_var = 32'd0;
	gen431_pipex_var = 32'd0;
	gen432_pipex_var = 32'd0;
	gen699_cyclix_genvar = 32'd0;
	gen39_rtl_var = 32'd0;
	gen433_pipex_var = 32'd0;
	gen700_cyclix_genvar = 32'd0;
	gen40_rtl_var = 32'd0;
	genpsticky_glbl_regfile[1] = 32'd0;
	genpsticky_glbl_regfile[2] = 32'd0;
	genpsticky_glbl_regfile[3] = 32'd0;
	genpsticky_glbl_regfile[4] = 32'd0;
	genpsticky_glbl_regfile[5] = 32'd0;
	genpsticky_glbl_regfile[6] = 32'd0;
	genpsticky_glbl_regfile[7] = 32'd0;
	genpsticky_glbl_regfile[8] = 32'd0;
	genpsticky_glbl_regfile[9] = 32'd0;
	genpsticky_glbl_regfile[10] = 32'd0;
	genpsticky_glbl_regfile[11] = 32'd0;
	genpsticky_glbl_regfile[12] = 32'd0;
	genpsticky_glbl_regfile[13] = 32'd0;
	genpsticky_glbl_regfile[14] = 32'd0;
	genpsticky_glbl_regfile[15] = 32'd0;
	genpsticky_glbl_regfile[16] = 32'd0;
	genpsticky_glbl_regfile[17] = 32'd0;
	genpsticky_glbl_regfile[18] = 32'd0;
	genpsticky_glbl_regfile[19] = 32'd0;
	genpsticky_glbl_regfile[20] = 32'd0;
	genpsticky_glbl_regfile[21] = 32'd0;
	genpsticky_glbl_regfile[22] = 32'd0;
	genpsticky_glbl_regfile[23] = 32'd0;
	genpsticky_glbl_regfile[24] = 32'd0;
	genpsticky_glbl_regfile[25] = 32'd0;
	genpsticky_glbl_regfile[26] = 32'd0;
	genpsticky_glbl_regfile[27] = 32'd0;
	genpsticky_glbl_regfile[28] = 32'd0;
	genpsticky_glbl_regfile[29] = 32'd0;
	genpsticky_glbl_regfile[30] = 32'd0;
	genpsticky_glbl_regfile[31] = 32'd0;
	genpstage_WB_genctrl_finish = 32'd0;
	genpstage_WB_genctrl_succ = 32'd0;
	gen706_cyclix_genvar = 32'd0;
	gen46_rtl_var = 32'd0;
	genpstage_WB_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_WB_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_WB_TRX_BUF_COUNTER = 32'd0;
	genpstage_MEM_genctrl_new = 32'd0;
	genpstage_MEM_genctrl_stalled_glbl = 32'd0;
	genpstage_MEM_genctrl_active = 32'd0;
	genpstage_MEM_TRX_BUF = '{default:32'd0};
	gen717_cyclix_genvar = 32'd0;
	gen439_pipex_mcopipe_rdata = 32'd0;
	gen56_rtl_var = 32'd0;
	gen54_rtl_var = 32'd0;
	gen55_rtl_var = 32'd0;
	gen718_cyclix_genvar = 32'd0;
	gen57_rtl_var = 32'd0;
	gen715_cyclix_genvar = 32'd0;
	gen716_cyclix_genvar = 32'd0;
	gen53_rtl_var = 32'd0;
	gen713_cyclix_genvar = 32'd0;
	gen714_cyclix_genvar = 32'd0;
	gen52_rtl_var = 32'd0;
	gen724_cyclix_genvar = 32'd0;
	gen440_pipex_mcopipe_rdata = 32'd0;
	gen63_rtl_var = 32'd0;
	gen61_rtl_var = 32'd0;
	gen62_rtl_var = 32'd0;
	gen725_cyclix_genvar = 32'd0;
	gen64_rtl_var = 32'd0;
	gen722_cyclix_genvar = 32'd0;
	gen723_cyclix_genvar = 32'd0;
	gen60_rtl_var = 32'd0;
	gen730_cyclix_genvar = 32'd0;
	gen441_pipex_mcopipe_rdata = 32'd0;
	gen69_rtl_var = 32'd0;
	gen67_rtl_var = 32'd0;
	gen68_rtl_var = 32'd0;
	gen731_cyclix_genvar = 32'd0;
	gen70_rtl_var = 32'd0;
	gen728_cyclix_genvar = 32'd0;
	gen729_cyclix_genvar = 32'd0;
	gen66_rtl_var = 32'd0;
	gen720_cyclix_genvar = 32'd0;
	gen721_cyclix_genvar = 32'd0;
	gen59_rtl_var = 32'd0;
	gen726_cyclix_genvar = 32'd0;
	gen727_cyclix_genvar = 32'd0;
	gen65_rtl_var = 32'd0;
	gen711_cyclix_genvar = 32'd0;
	gen50_rtl_var = 32'd0;
	genpstage_MEM_TRX_LOCAL = '{default:32'd0};
	gen712_cyclix_genvar = 32'd0;
	gen51_rtl_var = 32'd0;
	gen719_cyclix_genvar = 32'd0;
	gen58_rtl_var = 32'd0;
	gen732_cyclix_genvar = 32'd0;
	gen71_rtl_var = 32'd0;
	gen389_pipex_var = 32'd0;
	gen734_cyclix_genvar = 32'd0;
	gen73_rtl_var = 32'd0;
	gen390_pipex_var = 32'd0;
	gen391_pipex_var = 32'd0;
	gen735_cyclix_genvar = 32'd0;
	gen74_rtl_var = 32'd0;
	gen392_pipex_var = 32'd0;
	gen736_cyclix_genvar = 32'd0;
	gen75_rtl_var = 32'd0;
	gen393_pipex_var = 32'd0;
	gen394_pipex_var = 32'd0;
	gen737_cyclix_genvar = 32'd0;
	gen76_rtl_var = 32'd0;
	gen395_pipex_var = 32'd0;
	gen738_cyclix_genvar = 32'd0;
	gen77_rtl_var = 32'd0;
	gen396_pipex_var = 32'd0;
	gen397_pipex_var = 32'd0;
	gen739_cyclix_genvar = 32'd0;
	gen78_rtl_var = 32'd0;
	genpsticky_glbl_jump_req_cmd = 32'd0;
	genpsticky_glbl_jump_vector_cmd = 32'd0;
	gen741_cyclix_genvar = 32'd0;
	gen80_rtl_var = 32'd0;
	gen742_cyclix_genvar = 32'd0;
	gen81_rtl_var = 32'd0;
	gen743_cyclix_genvar = 32'd0;
	gen82_rtl_var = 32'd0;
	gen749_cyclix_genvar = 32'd0;
	genmcopipe_data_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_data_mem_req_genfifo_req_o = 32'd0;
	gen89_rtl_var = 32'd0;
	gen90_rtl_var = 32'd0;
	genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_data_mem_wr_done = 32'd0;
	gen403_pipex_var = 32'd0;
	gen751_cyclix_genvar = 32'd0;
	gen752_cyclix_genvar = 32'd0;
	gen92_rtl_var = 32'd0;
	gen442_pipex_req_struct = '{default:32'd0};
	gen87_rtl_var = 32'd0;
	gen88_rtl_var = 32'd0;
	gen750_cyclix_genvar = 32'd0;
	gen91_rtl_var = 32'd0;
	gen747_cyclix_genvar = 32'd0;
	gen748_cyclix_genvar = 32'd0;
	gen86_rtl_var = 32'd0;
	gen746_cyclix_genvar = 32'd0;
	gen85_rtl_var = 32'd0;
	gen753_cyclix_genvar = 32'd0;
	gen93_rtl_var = 32'd0;
	gen755_cyclix_genvar = 32'd0;
	gen95_rtl_var = 32'd0;
	gen401_pipex_var = 32'd0;
	gen402_pipex_var = 32'd0;
	gen745_cyclix_genvar = 32'd0;
	gen84_rtl_var = 32'd0;
	gen404_pipex_var = 32'd0;
	gen405_pipex_var = 32'd0;
	gen754_cyclix_genvar = 32'd0;
	gen94_rtl_var = 32'd0;
	gen758_cyclix_genvar = 32'd0;
	gen97_rtl_var = 32'd0;
	genpstage_MEM_genctrl_finish = 32'd0;
	genpstage_MEM_genctrl_succ = 32'd0;
	genpstage_WB_push_trx = '{default:32'd0};
	genpstage_WB_TRX_PUSHED = '{default:32'd0};
	gen763_cyclix_genvar = 32'd0;
	gen102_rtl_var = 32'd0;
	gen762_cyclix_genvar = 32'd0;
	gen101_rtl_var = 32'd0;
	genpstage_MEM_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_MEM_TRX_BUF_COUNTER = 32'd0;
	genpstage_EXEC_genctrl_new = 32'd0;
	genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
	genpstage_EXEC_genctrl_active = 32'd0;
	genpstage_EXEC_TRX_BUF = '{default:32'd0};
	gen774_cyclix_genvar = 32'd0;
	gen443_pipex_mcopipe_rdata = 32'd0;
	gen112_rtl_var = 32'd0;
	gen110_rtl_var = 32'd0;
	gen111_rtl_var = 32'd0;
	gen775_cyclix_genvar = 32'd0;
	gen113_rtl_var = 32'd0;
	gen772_cyclix_genvar = 32'd0;
	gen773_cyclix_genvar = 32'd0;
	gen109_rtl_var = 32'd0;
	gen780_cyclix_genvar = 32'd0;
	gen444_pipex_mcopipe_rdata = 32'd0;
	gen118_rtl_var = 32'd0;
	gen116_rtl_var = 32'd0;
	gen117_rtl_var = 32'd0;
	gen781_cyclix_genvar = 32'd0;
	gen119_rtl_var = 32'd0;
	gen778_cyclix_genvar = 32'd0;
	gen779_cyclix_genvar = 32'd0;
	gen115_rtl_var = 32'd0;
	gen770_cyclix_genvar = 32'd0;
	gen771_cyclix_genvar = 32'd0;
	gen108_rtl_var = 32'd0;
	gen776_cyclix_genvar = 32'd0;
	gen777_cyclix_genvar = 32'd0;
	gen114_rtl_var = 32'd0;
	gen768_cyclix_genvar = 32'd0;
	gen106_rtl_var = 32'd0;
	genpstage_EXEC_TRX_LOCAL = '{default:32'd0};
	gen769_cyclix_genvar = 32'd0;
	gen107_rtl_var = 32'd0;
	gen782_cyclix_genvar = 32'd0;
	gen120_rtl_var = 32'd0;
	gen787_cyclix_genvar = 32'd0;
	irq_fifo_genfifo_buf_req = 32'd0;
	irq_fifo_genfifo_buf_ack = 32'd0;
	gen127_rtl_var = 32'd0;
	gen125_rtl_var = 32'd0;
	gen126_rtl_var = 32'd0;
	gen347_pipex_var = 32'd0;
	gen786_cyclix_genvar = 32'd0;
	gen124_rtl_var = 32'd0;
	gen788_cyclix_genvar = 32'd0;
	gen128_rtl_var = 32'd0;
	gen789_cyclix_genvar = 32'd0;
	gen129_rtl_var = 32'd0;
	genpsticky_glbl_MIRQEN = 32'd1;
	genpsticky_glbl_CSR_MCAUSE = 32'd0;
	genpsticky_glbl_MRETADDR = 32'd0;
	gen791_cyclix_genvar = 32'd0;
	gen131_rtl_var = 32'd0;
	gen792_cyclix_genvar = 32'd0;
	gen132_rtl_var = 32'd0;
	gen793_cyclix_genvar = 32'd0;
	gen133_rtl_var = 32'd0;
	gen345_pipex_var = 32'd0;
	gen346_pipex_var = 32'd0;
	gen785_cyclix_genvar = 32'd0;
	gen123_rtl_var = 32'd0;
	gen348_pipex_var = 32'd0;
	gen790_cyclix_genvar = 32'd0;
	gen130_rtl_var = 32'd0;
	gen795_cyclix_genvar = 32'd0;
	gen135_rtl_var = 32'd0;
	gen801_cyclix_genvar = 32'd0;
	genmcopipe_coproc_M_if_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_coproc_M_if_req_genfifo_req_o = 32'd0;
	gen142_rtl_var = 32'd0;
	gen143_rtl_var = 32'd0;
	genmcopipe_coproc_M_if_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_coproc_M_if_wr_done = 32'd0;
	gen353_pipex_var = 32'd0;
	gen803_cyclix_genvar = 32'd0;
	gen804_cyclix_genvar = 32'd0;
	gen145_rtl_var = 32'd0;
	gen445_pipex_req_struct = '{default:32'd0};
	gen140_rtl_var = 32'd0;
	gen141_rtl_var = 32'd0;
	gen802_cyclix_genvar = 32'd0;
	gen144_rtl_var = 32'd0;
	gen799_cyclix_genvar = 32'd0;
	gen800_cyclix_genvar = 32'd0;
	gen139_rtl_var = 32'd0;
	gen807_cyclix_genvar = 32'd0;
	gen148_rtl_var = 32'd0;
	gen798_cyclix_genvar = 32'd0;
	gen138_rtl_var = 32'd0;
	gen805_cyclix_genvar = 32'd0;
	gen146_rtl_var = 32'd0;
	gen354_pipex_var = 32'd0;
	gen355_pipex_var = 32'd0;
	gen806_cyclix_genvar = 32'd0;
	gen147_rtl_var = 32'd0;
	gen812_cyclix_genvar = 32'd0;
	genmcopipe_coproc_custom0_if_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_coproc_custom0_if_req_genfifo_req_o = 32'd0;
	gen154_rtl_var = 32'd0;
	gen155_rtl_var = 32'd0;
	genmcopipe_coproc_custom0_if_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_coproc_custom0_if_wr_done = 32'd0;
	gen357_pipex_var = 32'd0;
	gen814_cyclix_genvar = 32'd0;
	gen815_cyclix_genvar = 32'd0;
	gen157_rtl_var = 32'd0;
	gen446_pipex_req_struct = '{default:32'd0};
	gen152_rtl_var = 32'd0;
	gen153_rtl_var = 32'd0;
	gen813_cyclix_genvar = 32'd0;
	gen156_rtl_var = 32'd0;
	gen810_cyclix_genvar = 32'd0;
	gen811_cyclix_genvar = 32'd0;
	gen151_rtl_var = 32'd0;
	gen818_cyclix_genvar = 32'd0;
	gen160_rtl_var = 32'd0;
	gen809_cyclix_genvar = 32'd0;
	gen150_rtl_var = 32'd0;
	gen816_cyclix_genvar = 32'd0;
	gen158_rtl_var = 32'd0;
	gen358_pipex_var = 32'd0;
	gen359_pipex_var = 32'd0;
	gen817_cyclix_genvar = 32'd0;
	gen159_rtl_var = 32'd0;
	gen352_pipex_var = 32'd0;
	gen797_cyclix_genvar = 32'd0;
	gen137_rtl_var = 32'd0;
	gen356_pipex_var = 32'd0;
	gen808_cyclix_genvar = 32'd0;
	gen149_rtl_var = 32'd0;
	gen361_pipex_var = 32'd0;
	gen362_pipex_var = 32'd0;
	gen363_pipex_var = 32'd0;
	gen364_pipex_var = 32'd0;
	gen365_pipex_var = 32'd0;
	gen366_pipex_var = 32'd0;
	gen367_pipex_var = 32'd0;
	gen368_pipex_var = 32'd0;
	gen369_pipex_var = 32'd0;
	gen370_pipex_var = 32'd0;
	gen371_pipex_var = 32'd0;
	gen372_pipex_var = 32'd0;
	gen373_pipex_var = 32'd0;
	gen374_pipex_var = 32'd0;
	gen375_pipex_var = 32'd0;
	gen376_pipex_var = 32'd0;
	gen377_pipex_var = 32'd0;
	gen378_pipex_var = 32'd0;
	gen379_pipex_var = 32'd0;
	gen380_pipex_var = 32'd0;
	gen381_pipex_var = 32'd0;
	gen382_pipex_var = 32'd0;
	gen383_pipex_var = 32'd0;
	gen384_pipex_var = 32'd0;
	gen385_pipex_var = 32'd0;
	gen820_cyclix_genvar = 32'd0;
	gen162_rtl_var = 32'd0;
	gen386_pipex_var = 32'd0;
	gen821_cyclix_genvar = 32'd0;
	gen163_rtl_var = 32'd0;
	gen824_cyclix_genvar = 32'd0;
	gen165_rtl_var = 32'd0;
	genpstage_EXEC_genctrl_finish = 32'd0;
	genpstage_EXEC_genctrl_succ = 32'd0;
	genpstage_MEM_push_trx = '{default:32'd0};
	genpstage_MEM_TRX_PUSHED = '{default:32'd0};
	gen829_cyclix_genvar = 32'd0;
	gen170_rtl_var = 32'd0;
	gen828_cyclix_genvar = 32'd0;
	gen169_rtl_var = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_EXEC_TRX_BUF_COUNTER = 32'd0;
	genpstage_IDECODE_genctrl_new = 32'd0;
	genpstage_IDECODE_genctrl_stalled_glbl = 32'd0;
	genpstage_IDECODE_genctrl_active = 32'd0;
	genpstage_IDECODE_TRX_BUF = '{default:32'd0};
	gen840_cyclix_genvar = 32'd0;
	gen447_pipex_mcopipe_rdata = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
	genmcopipe_instr_mem_resp_genfifo_buf_ack = 32'd0;
	gen180_rtl_var = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	gen178_rtl_var = 32'd0;
	gen179_rtl_var = 32'd0;
	gen841_cyclix_genvar = 32'd0;
	gen181_rtl_var = 32'd0;
	gen838_cyclix_genvar = 32'd0;
	gen839_cyclix_genvar = 32'd0;
	gen177_rtl_var = 32'd0;
	gen836_cyclix_genvar = 32'd0;
	gen837_cyclix_genvar = 32'd0;
	gen176_rtl_var = 32'd0;
	gen834_cyclix_genvar = 32'd0;
	gen174_rtl_var = 32'd0;
	genpstage_IDECODE_TRX_LOCAL = '{default:32'd0};
	gen835_cyclix_genvar = 32'd0;
	gen175_rtl_var = 32'd0;
	gen842_cyclix_genvar = 32'd0;
	gen182_rtl_var = 32'd0;
	gen846_cyclix_genvar = 32'd0;
	gen186_rtl_var = 32'd0;
	gen248_pipex_var = 32'd0;
	gen249_pipex_var = 32'd0;
	gen848_cyclix_genvar = 32'd0;
	gen188_rtl_var = 32'd0;
	gen250_pipex_var = 32'd0;
	gen849_cyclix_genvar = 32'd0;
	gen189_rtl_var = 32'd0;
	gen251_pipex_var = 32'd0;
	gen252_pipex_var = 32'd0;
	gen850_cyclix_genvar = 32'd0;
	gen190_rtl_var = 32'd0;
	gen253_pipex_var = 32'd0;
	gen851_cyclix_genvar = 32'd0;
	gen191_rtl_var = 32'd0;
	gen254_pipex_var = 32'd0;
	gen852_cyclix_genvar = 32'd0;
	gen192_rtl_var = 32'd0;
	gen255_pipex_var = 32'd0;
	gen853_cyclix_genvar = 32'd0;
	gen193_rtl_var = 32'd0;
	gen258_pipex_var = 32'd0;
	gen855_cyclix_genvar = 32'd0;
	gen195_rtl_var = 32'd0;
	gen259_pipex_var = 32'd0;
	gen856_cyclix_genvar = 32'd0;
	gen196_rtl_var = 32'd0;
	gen260_pipex_var = 32'd0;
	gen261_pipex_var = 32'd0;
	gen262_pipex_var = 32'd0;
	gen244_pipex_var = 32'd0;
	gen245_pipex_var = 32'd0;
	gen246_pipex_var = 32'd0;
	gen247_pipex_var = 32'd0;
	gen847_cyclix_genvar = 32'd0;
	gen187_rtl_var = 32'd0;
	gen256_pipex_var = 32'd0;
	gen257_pipex_var = 32'd0;
	gen854_cyclix_genvar = 32'd0;
	gen194_rtl_var = 32'd0;
	gen285_pipex_var = 32'd0;
	gen868_cyclix_genvar = 32'd0;
	gen207_rtl_var = 32'd0;
	gen870_cyclix_genvar = 32'd0;
	gen209_rtl_var = 32'd0;
	gen283_pipex_var = 32'd0;
	gen284_pipex_var = 32'd0;
	gen867_cyclix_genvar = 32'd0;
	gen206_rtl_var = 32'd0;
	gen286_pipex_var = 32'd0;
	gen869_cyclix_genvar = 32'd0;
	gen208_rtl_var = 32'd0;
	gen280_pipex_var = 32'd0;
	gen281_pipex_var = 32'd0;
	gen282_pipex_var = 32'd0;
	gen866_cyclix_genvar = 32'd0;
	gen205_rtl_var = 32'd0;
	gen293_pipex_var = 32'd0;
	gen874_cyclix_genvar = 32'd0;
	gen213_rtl_var = 32'd0;
	gen876_cyclix_genvar = 32'd0;
	gen215_rtl_var = 32'd0;
	gen291_pipex_var = 32'd0;
	gen292_pipex_var = 32'd0;
	gen873_cyclix_genvar = 32'd0;
	gen212_rtl_var = 32'd0;
	gen294_pipex_var = 32'd0;
	gen875_cyclix_genvar = 32'd0;
	gen214_rtl_var = 32'd0;
	gen288_pipex_var = 32'd0;
	gen289_pipex_var = 32'd0;
	gen290_pipex_var = 32'd0;
	gen872_cyclix_genvar = 32'd0;
	gen211_rtl_var = 32'd0;
	gen279_pipex_var = 32'd0;
	gen865_cyclix_genvar = 32'd0;
	gen204_rtl_var = 32'd0;
	gen287_pipex_var = 32'd0;
	gen871_cyclix_genvar = 32'd0;
	gen210_rtl_var = 32'd0;
	gen305_pipex_var = 32'd0;
	gen881_cyclix_genvar = 32'd0;
	gen220_rtl_var = 32'd0;
	gen883_cyclix_genvar = 32'd0;
	gen222_rtl_var = 32'd0;
	gen303_pipex_var = 32'd0;
	gen304_pipex_var = 32'd0;
	gen880_cyclix_genvar = 32'd0;
	gen219_rtl_var = 32'd0;
	gen306_pipex_var = 32'd0;
	gen882_cyclix_genvar = 32'd0;
	gen221_rtl_var = 32'd0;
	gen300_pipex_var = 32'd0;
	gen301_pipex_var = 32'd0;
	gen302_pipex_var = 32'd0;
	gen879_cyclix_genvar = 32'd0;
	gen218_rtl_var = 32'd0;
	gen313_pipex_var = 32'd0;
	gen887_cyclix_genvar = 32'd0;
	gen226_rtl_var = 32'd0;
	gen889_cyclix_genvar = 32'd0;
	gen228_rtl_var = 32'd0;
	gen311_pipex_var = 32'd0;
	gen312_pipex_var = 32'd0;
	gen886_cyclix_genvar = 32'd0;
	gen225_rtl_var = 32'd0;
	gen314_pipex_var = 32'd0;
	gen888_cyclix_genvar = 32'd0;
	gen227_rtl_var = 32'd0;
	gen308_pipex_var = 32'd0;
	gen309_pipex_var = 32'd0;
	gen310_pipex_var = 32'd0;
	gen885_cyclix_genvar = 32'd0;
	gen224_rtl_var = 32'd0;
	gen299_pipex_var = 32'd0;
	gen878_cyclix_genvar = 32'd0;
	gen217_rtl_var = 32'd0;
	gen307_pipex_var = 32'd0;
	gen884_cyclix_genvar = 32'd0;
	gen223_rtl_var = 32'd0;
	gen325_pipex_var = 32'd0;
	gen894_cyclix_genvar = 32'd0;
	gen233_rtl_var = 32'd0;
	gen896_cyclix_genvar = 32'd0;
	gen235_rtl_var = 32'd0;
	gen323_pipex_var = 32'd0;
	gen324_pipex_var = 32'd0;
	gen893_cyclix_genvar = 32'd0;
	gen232_rtl_var = 32'd0;
	gen326_pipex_var = 32'd0;
	gen895_cyclix_genvar = 32'd0;
	gen234_rtl_var = 32'd0;
	gen320_pipex_var = 32'd0;
	gen321_pipex_var = 32'd0;
	gen322_pipex_var = 32'd0;
	gen892_cyclix_genvar = 32'd0;
	gen231_rtl_var = 32'd0;
	gen333_pipex_var = 32'd0;
	gen900_cyclix_genvar = 32'd0;
	gen239_rtl_var = 32'd0;
	gen902_cyclix_genvar = 32'd0;
	gen241_rtl_var = 32'd0;
	gen331_pipex_var = 32'd0;
	gen332_pipex_var = 32'd0;
	gen899_cyclix_genvar = 32'd0;
	gen238_rtl_var = 32'd0;
	gen334_pipex_var = 32'd0;
	gen901_cyclix_genvar = 32'd0;
	gen240_rtl_var = 32'd0;
	gen328_pipex_var = 32'd0;
	gen329_pipex_var = 32'd0;
	gen330_pipex_var = 32'd0;
	gen898_cyclix_genvar = 32'd0;
	gen237_rtl_var = 32'd0;
	gen319_pipex_var = 32'd0;
	gen891_cyclix_genvar = 32'd0;
	gen230_rtl_var = 32'd0;
	gen327_pipex_var = 32'd0;
	gen897_cyclix_genvar = 32'd0;
	gen236_rtl_var = 32'd0;
	gen336_pipex_var = 32'd0;
	gen337_pipex_var = 32'd0;
	gen339_pipex_var = 32'd0;
	gen340_pipex_var = 32'd0;
	gen341_pipex_var = 32'd0;
	gen342_pipex_var = 32'd0;
	gen907_cyclix_genvar = 32'd0;
	gen245_rtl_var = 32'd0;
	genpstage_IDECODE_genctrl_finish = 32'd0;
	genpstage_IDECODE_genctrl_succ = 32'd0;
	genpstage_EXEC_push_trx = '{default:32'd0};
	genpstage_EXEC_TRX_PUSHED = '{default:32'd0};
	gen912_cyclix_genvar = 32'd0;
	gen250_rtl_var = 32'd0;
	gen911_cyclix_genvar = 32'd0;
	gen249_rtl_var = 32'd0;
	genpstage_IDECODE_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_IDECODE_TRX_BUF_COUNTER = 32'd0;
	genpstage_IFETCH_genctrl_new = 32'd0;
	genpstage_IFETCH_genctrl_stalled_glbl = 32'd0;
	genpstage_IFETCH_genctrl_active = 32'd0;
	gen922_cyclix_genvar = 32'd0;
	gen448_pipex_mcopipe_rdata = 32'd0;
	gen259_rtl_var = 32'd0;
	genpstage_IFETCH_TRX_BUF = '{default:32'd0};
	gen257_rtl_var = 32'd0;
	gen258_rtl_var = 32'd0;
	gen923_cyclix_genvar = 32'd0;
	gen260_rtl_var = 32'd0;
	gen920_cyclix_genvar = 32'd0;
	gen921_cyclix_genvar = 32'd0;
	gen256_rtl_var = 32'd0;
	gen918_cyclix_genvar = 32'd0;
	gen919_cyclix_genvar = 32'd0;
	gen255_rtl_var = 32'd0;
	genpstage_IFETCH_TRX_LOCAL = '{default:32'd0};
	gen917_cyclix_genvar = 32'd0;
	gen254_rtl_var = 32'd0;
	gen924_cyclix_genvar = 32'd0;
	gen261_rtl_var = 32'd0;
	gen930_cyclix_genvar = 32'd0;
	genmcopipe_instr_mem_req_genfifo_wdata_bo = '{default:32'd0};
	genmcopipe_instr_mem_req_genfifo_req_o = 32'd0;
	gen268_rtl_var = 32'd0;
	gen269_rtl_var = 32'd0;
	genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd0;
	genmcopipe_instr_mem_wr_done = 32'd0;
	gen224_pipex_var = 32'd0;
	gen932_cyclix_genvar = 32'd0;
	gen933_cyclix_genvar = 32'd0;
	gen271_rtl_var = 32'd0;
	gen449_pipex_req_struct = '{default:32'd0};
	gen266_rtl_var = 32'd0;
	gen267_rtl_var = 32'd0;
	gen931_cyclix_genvar = 32'd0;
	gen270_rtl_var = 32'd0;
	gen928_cyclix_genvar = 32'd0;
	gen929_cyclix_genvar = 32'd0;
	gen265_rtl_var = 32'd0;
	gen927_cyclix_genvar = 32'd0;
	gen264_rtl_var = 32'd0;
	gen934_cyclix_genvar = 32'd0;
	gen272_rtl_var = 32'd0;
	gen936_cyclix_genvar = 32'd0;
	gen274_rtl_var = 32'd0;
	gen939_cyclix_genvar = 32'd0;
	gen276_rtl_var = 32'd0;
	genpstage_IFETCH_genctrl_finish = 32'd0;
	genpstage_IFETCH_genctrl_succ = 32'd0;
	genpstage_IDECODE_push_trx = '{default:32'd0};
	genpstage_IDECODE_TRX_PUSHED = '{default:32'd0};
	gen944_cyclix_genvar = 32'd0;
	gen281_rtl_var = 32'd0;
	gen943_cyclix_genvar = 32'd0;
	gen280_rtl_var = 32'd0;
	genpstage_IFETCH_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_IFETCH_TRX_BUF_COUNTER = 32'd0;
	genpstage_IADDR_genctrl_new = 32'd0;
	genpstage_IADDR_genctrl_stalled_glbl = 32'd0;
	genpstage_IADDR_genctrl_active = 32'd0;
	genpstage_IADDR_TRX_BUF = '{default:32'd0};
	gen949_cyclix_genvar = 32'd0;
	gen285_rtl_var = 32'd0;
	genpstage_IADDR_TRX_LOCAL = '{default:32'd0};
	gen950_cyclix_genvar = 32'd0;
	gen286_rtl_var = 32'd0;
	genpsticky_glbl_pc = 32'd512;
	gen952_cyclix_genvar = 32'd0;
	gen288_rtl_var = 32'd0;
	gen953_cyclix_genvar = 32'd0;
	gen289_rtl_var = 32'd0;
	gen954_cyclix_genvar = 32'd0;
	gen290_rtl_var = 32'd0;
	gen957_cyclix_genvar = 32'd0;
	gen292_rtl_var = 32'd0;
	genpstage_IADDR_genctrl_finish = 32'd0;
	genpstage_IADDR_genctrl_succ = 32'd0;
	gen961_cyclix_genvar = 32'd0;
	gen296_rtl_var = 32'd0;
	genpstage_IFETCH_push_trx = '{default:32'd0};
	genpstage_IFETCH_TRX_PUSHED = '{default:32'd0};
	gen964_cyclix_genvar = 32'd0;
	gen299_rtl_var = 32'd0;
	gen963_cyclix_genvar = 32'd0;
	gen298_rtl_var = 32'd0;
	genpstage_IADDR_TRX_BUF_COUNTER_FULL = 32'd0;
	genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = 32'd0;
	genpstage_IADDR_TRX_BUF_COUNTER = 32'd0;
	genmcopipe_instr_mem_empty_flag = 32'd1;
	genmcopipe_instr_mem_rd_ptr = 32'd0;
	genmcopipe_instr_mem_full_flag = 32'd0;
	gen967_cyclix_genvar = 32'd0;
	gen968_cyclix_genvar = 32'd0;
	gen301_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_ptr = 32'd0;
	gen970_cyclix_genvar = 32'd0;
	gen971_cyclix_genvar = 32'd0;
	gen303_rtl_var = 32'd0;
	genmcopipe_data_mem_empty_flag = 32'd1;
	genmcopipe_data_mem_rd_ptr = 32'd0;
	genmcopipe_data_mem_full_flag = 32'd0;
	gen973_cyclix_genvar = 32'd0;
	gen974_cyclix_genvar = 32'd0;
	gen305_rtl_var = 32'd0;
	genmcopipe_data_mem_wr_ptr = 32'd0;
	gen976_cyclix_genvar = 32'd0;
	gen977_cyclix_genvar = 32'd0;
	gen307_rtl_var = 32'd0;
	genmcopipe_coproc_M_if_empty_flag = 32'd1;
	genmcopipe_coproc_M_if_rd_ptr = 32'd0;
	genmcopipe_coproc_M_if_full_flag = 32'd0;
	gen979_cyclix_genvar = 32'd0;
	gen980_cyclix_genvar = 32'd0;
	gen309_rtl_var = 32'd0;
	genmcopipe_coproc_M_if_wr_ptr = 32'd0;
	gen982_cyclix_genvar = 32'd0;
	gen983_cyclix_genvar = 32'd0;
	gen311_rtl_var = 32'd0;
	genmcopipe_coproc_custom0_if_empty_flag = 32'd1;
	genmcopipe_coproc_custom0_if_rd_ptr = 32'd0;
	genmcopipe_coproc_custom0_if_full_flag = 32'd0;
	gen985_cyclix_genvar = 32'd0;
	gen986_cyclix_genvar = 32'd0;
	gen313_rtl_var = 32'd0;
	genmcopipe_coproc_custom0_if_wr_ptr = 32'd0;
	gen988_cyclix_genvar = 32'd0;
	gen989_cyclix_genvar = 32'd0;
	gen315_rtl_var = 32'd0;
	genmcopipe_instr_mem_wr_done = gensticky_genmcopipe_instr_mem_wr_done;
	genmcopipe_instr_mem_rd_done = gensticky_genmcopipe_instr_mem_rd_done;
	genmcopipe_data_mem_wr_done = gensticky_genmcopipe_data_mem_wr_done;
	genmcopipe_data_mem_rd_done = gensticky_genmcopipe_data_mem_rd_done;
	genmcopipe_coproc_M_if_wr_done = gensticky_genmcopipe_coproc_M_if_wr_done;
	genmcopipe_coproc_M_if_rd_done = gensticky_genmcopipe_coproc_M_if_rd_done;
	genmcopipe_coproc_custom0_if_wr_done = gensticky_genmcopipe_coproc_custom0_if_wr_done;
	genmcopipe_coproc_custom0_if_rd_done = gensticky_genmcopipe_coproc_custom0_if_rd_done;
	genpstage_WB_genctrl_stalled_glbl = gensticky_genpstage_WB_genctrl_stalled_glbl;
	genpstage_WB_TRX_BUF = gensticky_genpstage_WB_TRX_BUF;
	genpsticky_glbl_regfile[1] = gensticky_genpsticky_glbl_regfile[1];
	genpsticky_glbl_regfile[2] = gensticky_genpsticky_glbl_regfile[2];
	genpsticky_glbl_regfile[3] = gensticky_genpsticky_glbl_regfile[3];
	genpsticky_glbl_regfile[4] = gensticky_genpsticky_glbl_regfile[4];
	genpsticky_glbl_regfile[5] = gensticky_genpsticky_glbl_regfile[5];
	genpsticky_glbl_regfile[6] = gensticky_genpsticky_glbl_regfile[6];
	genpsticky_glbl_regfile[7] = gensticky_genpsticky_glbl_regfile[7];
	genpsticky_glbl_regfile[8] = gensticky_genpsticky_glbl_regfile[8];
	genpsticky_glbl_regfile[9] = gensticky_genpsticky_glbl_regfile[9];
	genpsticky_glbl_regfile[10] = gensticky_genpsticky_glbl_regfile[10];
	genpsticky_glbl_regfile[11] = gensticky_genpsticky_glbl_regfile[11];
	genpsticky_glbl_regfile[12] = gensticky_genpsticky_glbl_regfile[12];
	genpsticky_glbl_regfile[13] = gensticky_genpsticky_glbl_regfile[13];
	genpsticky_glbl_regfile[14] = gensticky_genpsticky_glbl_regfile[14];
	genpsticky_glbl_regfile[15] = gensticky_genpsticky_glbl_regfile[15];
	genpsticky_glbl_regfile[16] = gensticky_genpsticky_glbl_regfile[16];
	genpsticky_glbl_regfile[17] = gensticky_genpsticky_glbl_regfile[17];
	genpsticky_glbl_regfile[18] = gensticky_genpsticky_glbl_regfile[18];
	genpsticky_glbl_regfile[19] = gensticky_genpsticky_glbl_regfile[19];
	genpsticky_glbl_regfile[20] = gensticky_genpsticky_glbl_regfile[20];
	genpsticky_glbl_regfile[21] = gensticky_genpsticky_glbl_regfile[21];
	genpsticky_glbl_regfile[22] = gensticky_genpsticky_glbl_regfile[22];
	genpsticky_glbl_regfile[23] = gensticky_genpsticky_glbl_regfile[23];
	genpsticky_glbl_regfile[24] = gensticky_genpsticky_glbl_regfile[24];
	genpsticky_glbl_regfile[25] = gensticky_genpsticky_glbl_regfile[25];
	genpsticky_glbl_regfile[26] = gensticky_genpsticky_glbl_regfile[26];
	genpsticky_glbl_regfile[27] = gensticky_genpsticky_glbl_regfile[27];
	genpsticky_glbl_regfile[28] = gensticky_genpsticky_glbl_regfile[28];
	genpsticky_glbl_regfile[29] = gensticky_genpsticky_glbl_regfile[29];
	genpsticky_glbl_regfile[30] = gensticky_genpsticky_glbl_regfile[30];
	genpsticky_glbl_regfile[31] = gensticky_genpsticky_glbl_regfile[31];
	genpstage_WB_TRX_BUF_COUNTER_FULL = gensticky_genpstage_WB_TRX_BUF_COUNTER_FULL;
	genpstage_WB_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
	genpstage_WB_TRX_BUF_COUNTER = gensticky_genpstage_WB_TRX_BUF_COUNTER;
	genpstage_MEM_genctrl_stalled_glbl = gensticky_genpstage_MEM_genctrl_stalled_glbl;
	genpstage_MEM_TRX_BUF = gensticky_genpstage_MEM_TRX_BUF;
	genpsticky_glbl_jump_req_cmd = gensticky_genpsticky_glbl_jump_req_cmd;
	genpsticky_glbl_jump_vector_cmd = gensticky_genpsticky_glbl_jump_vector_cmd;
	genpstage_MEM_TRX_BUF_COUNTER_FULL = gensticky_genpstage_MEM_TRX_BUF_COUNTER_FULL;
	genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
	genpstage_MEM_TRX_BUF_COUNTER = gensticky_genpstage_MEM_TRX_BUF_COUNTER;
	genpstage_EXEC_genctrl_stalled_glbl = gensticky_genpstage_EXEC_genctrl_stalled_glbl;
	genpstage_EXEC_TRX_BUF = gensticky_genpstage_EXEC_TRX_BUF;
	genpsticky_glbl_MIRQEN = gensticky_genpsticky_glbl_MIRQEN;
	genpsticky_glbl_CSR_MCAUSE = gensticky_genpsticky_glbl_CSR_MCAUSE;
	genpsticky_glbl_MRETADDR = gensticky_genpsticky_glbl_MRETADDR;
	genpstage_EXEC_TRX_BUF_COUNTER_FULL = gensticky_genpstage_EXEC_TRX_BUF_COUNTER_FULL;
	genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
	genpstage_EXEC_TRX_BUF_COUNTER = gensticky_genpstage_EXEC_TRX_BUF_COUNTER;
	genpstage_IDECODE_genctrl_stalled_glbl = gensticky_genpstage_IDECODE_genctrl_stalled_glbl;
	genpstage_IDECODE_TRX_BUF = gensticky_genpstage_IDECODE_TRX_BUF;
	genpstage_IDECODE_TRX_BUF_COUNTER_FULL = gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
	genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
	genpstage_IDECODE_TRX_BUF_COUNTER = gensticky_genpstage_IDECODE_TRX_BUF_COUNTER;
	genpstage_IFETCH_genctrl_stalled_glbl = gensticky_genpstage_IFETCH_genctrl_stalled_glbl;
	genpstage_IFETCH_TRX_BUF = gensticky_genpstage_IFETCH_TRX_BUF;
	genpstage_IFETCH_TRX_BUF_COUNTER_FULL = gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
	genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
	genpstage_IFETCH_TRX_BUF_COUNTER = gensticky_genpstage_IFETCH_TRX_BUF_COUNTER;
	genpstage_IADDR_genctrl_stalled_glbl = gensticky_genpstage_IADDR_genctrl_stalled_glbl;
	genpstage_IADDR_TRX_BUF = gensticky_genpstage_IADDR_TRX_BUF;
	genpsticky_glbl_pc = gensticky_genpsticky_glbl_pc;
	genpstage_IADDR_TRX_BUF_COUNTER_FULL = gensticky_genpstage_IADDR_TRX_BUF_COUNTER_FULL;
	genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = gensticky_genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY;
	genpstage_IADDR_TRX_BUF_COUNTER = gensticky_genpstage_IADDR_TRX_BUF_COUNTER;
	genmcopipe_instr_mem_rd_ptr = gensticky_genmcopipe_instr_mem_rd_ptr;
	genmcopipe_instr_mem_full_flag = gensticky_genmcopipe_instr_mem_full_flag;
	genmcopipe_instr_mem_empty_flag = gensticky_genmcopipe_instr_mem_empty_flag;
	genmcopipe_instr_mem_wr_ptr = gensticky_genmcopipe_instr_mem_wr_ptr;
	genmcopipe_data_mem_rd_ptr = gensticky_genmcopipe_data_mem_rd_ptr;
	genmcopipe_data_mem_full_flag = gensticky_genmcopipe_data_mem_full_flag;
	genmcopipe_data_mem_empty_flag = gensticky_genmcopipe_data_mem_empty_flag;
	genmcopipe_data_mem_wr_ptr = gensticky_genmcopipe_data_mem_wr_ptr;
	genmcopipe_coproc_M_if_rd_ptr = gensticky_genmcopipe_coproc_M_if_rd_ptr;
	genmcopipe_coproc_M_if_full_flag = gensticky_genmcopipe_coproc_M_if_full_flag;
	genmcopipe_coproc_M_if_empty_flag = gensticky_genmcopipe_coproc_M_if_empty_flag;
	genmcopipe_coproc_M_if_wr_ptr = gensticky_genmcopipe_coproc_M_if_wr_ptr;
	genmcopipe_coproc_custom0_if_rd_ptr = gensticky_genmcopipe_coproc_custom0_if_rd_ptr;
	genmcopipe_coproc_custom0_if_full_flag = gensticky_genmcopipe_coproc_custom0_if_full_flag;
	genmcopipe_coproc_custom0_if_empty_flag = gensticky_genmcopipe_coproc_custom0_if_empty_flag;
	genmcopipe_coproc_custom0_if_wr_ptr = gensticky_genmcopipe_coproc_custom0_if_wr_ptr;
	// Buffering globals
	gen860_cyclix_genvar[1] = genpsticky_glbl_regfile[1];
	gen860_cyclix_genvar[2] = genpsticky_glbl_regfile[2];
	gen860_cyclix_genvar[3] = genpsticky_glbl_regfile[3];
	gen860_cyclix_genvar[4] = genpsticky_glbl_regfile[4];
	gen860_cyclix_genvar[5] = genpsticky_glbl_regfile[5];
	gen860_cyclix_genvar[6] = genpsticky_glbl_regfile[6];
	gen860_cyclix_genvar[7] = genpsticky_glbl_regfile[7];
	gen860_cyclix_genvar[8] = genpsticky_glbl_regfile[8];
	gen860_cyclix_genvar[9] = genpsticky_glbl_regfile[9];
	gen860_cyclix_genvar[10] = genpsticky_glbl_regfile[10];
	gen860_cyclix_genvar[11] = genpsticky_glbl_regfile[11];
	gen860_cyclix_genvar[12] = genpsticky_glbl_regfile[12];
	gen860_cyclix_genvar[13] = genpsticky_glbl_regfile[13];
	gen860_cyclix_genvar[14] = genpsticky_glbl_regfile[14];
	gen860_cyclix_genvar[15] = genpsticky_glbl_regfile[15];
	gen860_cyclix_genvar[16] = genpsticky_glbl_regfile[16];
	gen860_cyclix_genvar[17] = genpsticky_glbl_regfile[17];
	gen860_cyclix_genvar[18] = genpsticky_glbl_regfile[18];
	gen860_cyclix_genvar[19] = genpsticky_glbl_regfile[19];
	gen860_cyclix_genvar[20] = genpsticky_glbl_regfile[20];
	gen860_cyclix_genvar[21] = genpsticky_glbl_regfile[21];
	gen860_cyclix_genvar[22] = genpsticky_glbl_regfile[22];
	gen860_cyclix_genvar[23] = genpsticky_glbl_regfile[23];
	gen860_cyclix_genvar[24] = genpsticky_glbl_regfile[24];
	gen860_cyclix_genvar[25] = genpsticky_glbl_regfile[25];
	gen860_cyclix_genvar[26] = genpsticky_glbl_regfile[26];
	gen860_cyclix_genvar[27] = genpsticky_glbl_regfile[27];
	gen860_cyclix_genvar[28] = genpsticky_glbl_regfile[28];
	gen860_cyclix_genvar[29] = genpsticky_glbl_regfile[29];
	gen860_cyclix_genvar[30] = genpsticky_glbl_regfile[30];
	gen860_cyclix_genvar[31] = genpsticky_glbl_regfile[31];
	// fifo_in buffering
	irq_fifo_genfifo_buf_req = irq_fifo_genfifo_req_i;
	irq_fifo_genfifo_buf_rdata = irq_fifo_genfifo_rdata_bi;
	genmcopipe_instr_mem_resp_genfifo_buf_req = genmcopipe_instr_mem_resp_genfifo_req_i;
	genmcopipe_instr_mem_resp_genfifo_buf_rdata = genmcopipe_instr_mem_resp_genfifo_rdata_bi;
	genmcopipe_data_mem_resp_genfifo_buf_req = genmcopipe_data_mem_resp_genfifo_req_i;
	genmcopipe_data_mem_resp_genfifo_buf_rdata = genmcopipe_data_mem_resp_genfifo_rdata_bi;
	genmcopipe_coproc_M_if_resp_genfifo_buf_req = genmcopipe_coproc_M_if_resp_genfifo_req_i;
	genmcopipe_coproc_M_if_resp_genfifo_buf_rdata = genmcopipe_coproc_M_if_resp_genfifo_rdata_bi;
	genmcopipe_coproc_custom0_if_resp_genfifo_buf_req = genmcopipe_coproc_custom0_if_resp_genfifo_req_i;
	genmcopipe_coproc_custom0_if_resp_genfifo_buf_rdata = genmcopipe_coproc_custom0_if_resp_genfifo_rdata_bi;
	// subproc fifo_in buffering
	// Payload logic
	// mcopipe processing
	genmcopipe_instr_mem_wr_done = 32'd0;
	genmcopipe_instr_mem_rd_done = 32'd0;
	genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + 32'd1);
	genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + 32'd1);
	genmcopipe_data_mem_wr_done = 32'd0;
	genmcopipe_data_mem_rd_done = 32'd0;
	genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + 32'd1);
	genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + 32'd1);
	genmcopipe_coproc_M_if_wr_done = 32'd0;
	genmcopipe_coproc_M_if_rd_done = 32'd0;
	genmcopipe_coproc_M_if_wr_ptr_next = (genmcopipe_coproc_M_if_wr_ptr + 32'd1);
	genmcopipe_coproc_M_if_rd_ptr_next = (genmcopipe_coproc_M_if_rd_ptr + 32'd1);
	genmcopipe_coproc_custom0_if_wr_done = 32'd0;
	genmcopipe_coproc_custom0_if_rd_done = 32'd0;
	genmcopipe_coproc_custom0_if_wr_ptr_next = (genmcopipe_coproc_custom0_if_wr_ptr + 32'd1);
	genmcopipe_coproc_custom0_if_rd_ptr_next = (genmcopipe_coproc_custom0_if_rd_ptr + 32'd1);
	// logic of stages
	// #### Stage processing: WB ####
	genpstage_WB_genctrl_succ = 32'd0;
	genpstage_WB_genctrl_working = 32'd0;
	gen660_cyclix_genvar = genpstage_WB_genctrl_stalled_glbl;
	gen0_rtl_var = gen660_cyclix_genvar;
	if (gen0_rtl_var)
		begin
		genpstage_WB_genctrl_new = 32'd0;
		genpstage_WB_genctrl_stalled_glbl = 32'd0;
		genpstage_WB_genctrl_active = 32'd1;
		end
	gen661_cyclix_genvar = 1'd0;
	gen661_cyclix_genvar = (gen661_cyclix_genvar || gen660_cyclix_genvar);
	gen661_cyclix_genvar = !gen661_cyclix_genvar;
	gen1_rtl_var = gen661_cyclix_genvar;
	if (gen1_rtl_var)
		begin
		genpstage_WB_genctrl_active = genpstage_WB_TRX_BUF_COUNTER_NEMPTY;
		genpstage_WB_genctrl_new = genpstage_WB_genctrl_active;
		end
	genpstage_WB_genctrl_occupied = genpstage_WB_genctrl_active;
	genpstage_WB_genctrl_finish = 32'd0;
	genpstage_WB_genpctrl_flushreq = 32'd0;
	gen662_cyclix_genvar = genpstage_WB_genctrl_occupied;
	gen2_rtl_var = gen662_cyclix_genvar;
	if (gen2_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		// Fetching locals from src_glbls
		genpstage_WB_TRX_LOCAL.mem_rdata = 32'd0;
		genpstage_WB_TRX_LOCAL.rd_rdy = genpstage_WB_TRX_BUF[0].rd_rdy;
		genpstage_WB_TRX_LOCAL.rd_wdata = genpstage_WB_TRX_BUF[0].rd_wdata;
		genpstage_WB_TRX_LOCAL.rd_req = genpstage_WB_TRX_BUF[0].rd_req;
		genpstage_WB_TRX_LOCAL.rd_addr = genpstage_WB_TRX_BUF[0].rd_addr;
		genpstage_WB_TRX_LOCAL.mem_req = genpstage_WB_TRX_BUF[0].mem_req;
		genpstage_WB_TRX_LOCAL.mem_cmd = genpstage_WB_TRX_BUF[0].mem_cmd;
		genpstage_WB_TRX_LOCAL.mem_be = genpstage_WB_TRX_BUF[0].mem_be;
		genpstage_WB_TRX_LOCAL.load_signext = genpstage_WB_TRX_BUF[0].load_signext;
		genpstage_WB_TRX_LOCAL.rd_source = genpstage_WB_TRX_BUF[0].rd_source;
		genpstage_WB_TRX_LOCAL.ext_coproc_req = genpstage_WB_TRX_BUF[0].ext_coproc_req;
		// Acquiring mcopipe rdata
		gen663_cyclix_genvar = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
		gen3_rtl_var = gen663_cyclix_genvar;
		if (gen3_rtl_var)
			begin
			gen664_cyclix_genvar = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == 1'd0);
			gen665_cyclix_genvar = gen664_cyclix_genvar;
			gen4_rtl_var = gen665_cyclix_genvar;
			if (gen4_rtl_var)
				begin
				gen666_cyclix_genvar = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
				gen667_cyclix_genvar = gen666_cyclix_genvar;
				gen5_rtl_var = gen667_cyclix_genvar;
				if (gen5_rtl_var)
					begin
					gen6_rtl_var = !rst_i;
					gen7_rtl_var = gen6_rtl_var;
					if (gen7_rtl_var)
						begin
						gen668_cyclix_genvar = 32'd0;
						gen8_rtl_var = genmcopipe_data_mem_resp_genfifo_buf_req;
						if (gen8_rtl_var)
							begin
							gen668_cyclix_genvar = 32'd1;
							gen436_pipex_mcopipe_rdata = genmcopipe_data_mem_resp_genfifo_buf_rdata;
							genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_data_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen669_cyclix_genvar = gen668_cyclix_genvar;
					gen9_rtl_var = gen669_cyclix_genvar;
					if (gen9_rtl_var)
						begin
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending = 32'd0;
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done = 32'd1;
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata = gen436_pipex_mcopipe_rdata;
						genmcopipe_data_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen670_cyclix_genvar = genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
		gen10_rtl_var = gen670_cyclix_genvar;
		if (gen10_rtl_var)
			begin
			gen671_cyclix_genvar = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == 1'd0);
			gen672_cyclix_genvar = gen671_cyclix_genvar;
			gen11_rtl_var = gen672_cyclix_genvar;
			if (gen11_rtl_var)
				begin
				gen673_cyclix_genvar = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_M_if_rd_ptr);
				gen674_cyclix_genvar = gen673_cyclix_genvar;
				gen12_rtl_var = gen674_cyclix_genvar;
				if (gen12_rtl_var)
					begin
					gen13_rtl_var = !rst_i;
					gen14_rtl_var = gen13_rtl_var;
					if (gen14_rtl_var)
						begin
						gen675_cyclix_genvar = 32'd0;
						gen15_rtl_var = genmcopipe_coproc_M_if_resp_genfifo_buf_req;
						if (gen15_rtl_var)
							begin
							gen675_cyclix_genvar = 32'd1;
							gen437_pipex_mcopipe_rdata = genmcopipe_coproc_M_if_resp_genfifo_buf_rdata;
							genmcopipe_coproc_M_if_resp_genfifo_buf_req = 32'd0;
							genmcopipe_coproc_M_if_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen676_cyclix_genvar = gen675_cyclix_genvar;
					gen16_rtl_var = gen676_cyclix_genvar;
					if (gen16_rtl_var)
						begin
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending = 32'd0;
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done = 32'd1;
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata = gen437_pipex_mcopipe_rdata;
						genmcopipe_coproc_M_if_rd_done = 32'd1;
						end
					end
				end
			gen677_cyclix_genvar = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == 1'd1);
			gen678_cyclix_genvar = gen677_cyclix_genvar;
			gen17_rtl_var = gen678_cyclix_genvar;
			if (gen17_rtl_var)
				begin
				gen679_cyclix_genvar = (genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_custom0_if_rd_ptr);
				gen680_cyclix_genvar = gen679_cyclix_genvar;
				gen18_rtl_var = gen680_cyclix_genvar;
				if (gen18_rtl_var)
					begin
					gen19_rtl_var = !rst_i;
					gen20_rtl_var = gen19_rtl_var;
					if (gen20_rtl_var)
						begin
						gen681_cyclix_genvar = 32'd0;
						gen21_rtl_var = genmcopipe_coproc_custom0_if_resp_genfifo_buf_req;
						if (gen21_rtl_var)
							begin
							gen681_cyclix_genvar = 32'd1;
							gen438_pipex_mcopipe_rdata = genmcopipe_coproc_custom0_if_resp_genfifo_buf_rdata;
							genmcopipe_coproc_custom0_if_resp_genfifo_buf_req = 32'd0;
							genmcopipe_coproc_custom0_if_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen682_cyclix_genvar = gen681_cyclix_genvar;
					gen22_rtl_var = gen682_cyclix_genvar;
					if (gen22_rtl_var)
						begin
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending = 32'd0;
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done = 32'd1;
						genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata = gen438_pipex_mcopipe_rdata;
						genmcopipe_coproc_custom0_if_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen683_cyclix_genvar = genpstage_WB_genpctrl_flushreq;
		gen23_rtl_var = gen683_cyclix_genvar;
		if (gen23_rtl_var)
			begin
			genpstage_WB_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen406_pipex_var = genpstage_WB_TRX_LOCAL.mem_req;
	gen684_cyclix_genvar = gen406_pipex_var;
	gen24_rtl_var = gen684_cyclix_genvar;
	if (gen24_rtl_var)
		begin
		gen407_pipex_var = ~genpstage_WB_TRX_LOCAL.mem_cmd;
		gen408_pipex_var = gen407_pipex_var;
		gen685_cyclix_genvar = gen408_pipex_var;
		gen25_rtl_var = gen685_cyclix_genvar;
		if (gen25_rtl_var)
			begin
			gen686_cyclix_genvar = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
			gen26_rtl_var = gen686_cyclix_genvar;
			if (gen26_rtl_var)
				begin
				genpstage_WB_TRX_LOCAL.mem_rdata = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				end
			gen409_pipex_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
			gen410_pipex_var = gen409_pipex_var;
			gen687_cyclix_genvar = gen410_pipex_var;
			gen27_rtl_var = gen687_cyclix_genvar;
			if (gen27_rtl_var)
				begin
				genpstage_WB_TRX_LOCAL.rd_rdy = 32'd1;
				end
			gen411_pipex_var = 1'd0;
			gen411_pipex_var = (gen411_pipex_var || gen410_pipex_var);
			gen411_pipex_var = !gen411_pipex_var;
			gen688_cyclix_genvar = gen411_pipex_var;
			gen28_rtl_var = gen688_cyclix_genvar;
			if (gen28_rtl_var)
				begin
				gen689_cyclix_genvar = genpstage_WB_genctrl_active;
				gen29_rtl_var = gen689_cyclix_genvar;
				if (gen29_rtl_var)
					begin
					genpstage_WB_genctrl_stalled_glbl = 32'd1;
					end
				genpstage_WB_genctrl_active = 32'd0;
				end
			end
		end
	gen412_pipex_var = (genpstage_WB_TRX_LOCAL.mem_be == 32'd1);
	gen413_pipex_var = gen412_pipex_var;
	gen690_cyclix_genvar = gen413_pipex_var;
	gen30_rtl_var = gen690_cyclix_genvar;
	if (gen30_rtl_var)
		begin
		gen414_pipex_var = genpstage_WB_TRX_LOCAL.load_signext;
		gen691_cyclix_genvar = gen414_pipex_var;
		gen31_rtl_var = gen691_cyclix_genvar;
		if (gen31_rtl_var)
			begin
			gen415_pipex_var = genpstage_WB_TRX_LOCAL.mem_rdata[7:0];
			gen416_pipex_var = gen415_pipex_var[32'd7];
			gen417_pipex_var = {gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, gen416_pipex_var, genpstage_WB_TRX_LOCAL.mem_rdata[7:0]};
			genpstage_WB_TRX_LOCAL.mem_rdata = gen417_pipex_var;
			end
		gen418_pipex_var = 1'd0;
		gen418_pipex_var = (gen418_pipex_var || gen414_pipex_var);
		gen418_pipex_var = !gen418_pipex_var;
		gen692_cyclix_genvar = gen418_pipex_var;
		gen32_rtl_var = gen692_cyclix_genvar;
		if (gen32_rtl_var)
			begin
			gen419_pipex_var = {24'd0, genpstage_WB_TRX_LOCAL.mem_rdata[7:0]};
			genpstage_WB_TRX_LOCAL.mem_rdata = gen419_pipex_var;
			end
		end
	gen420_pipex_var = (genpstage_WB_TRX_LOCAL.mem_be == 32'd3);
	gen421_pipex_var = gen420_pipex_var;
	gen693_cyclix_genvar = gen421_pipex_var;
	gen33_rtl_var = gen693_cyclix_genvar;
	if (gen33_rtl_var)
		begin
		gen422_pipex_var = genpstage_WB_TRX_LOCAL.load_signext;
		gen694_cyclix_genvar = gen422_pipex_var;
		gen34_rtl_var = gen694_cyclix_genvar;
		if (gen34_rtl_var)
			begin
			gen423_pipex_var = genpstage_WB_TRX_LOCAL.mem_rdata[15:0];
			gen424_pipex_var = gen423_pipex_var[32'd15];
			gen425_pipex_var = {gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, gen424_pipex_var, genpstage_WB_TRX_LOCAL.mem_rdata[15:0]};
			genpstage_WB_TRX_LOCAL.mem_rdata = gen425_pipex_var;
			end
		gen426_pipex_var = 1'd0;
		gen426_pipex_var = (gen426_pipex_var || gen422_pipex_var);
		gen426_pipex_var = !gen426_pipex_var;
		gen695_cyclix_genvar = gen426_pipex_var;
		gen35_rtl_var = gen695_cyclix_genvar;
		if (gen35_rtl_var)
			begin
			gen427_pipex_var = {16'd0, genpstage_WB_TRX_LOCAL.mem_rdata[15:0]};
			genpstage_WB_TRX_LOCAL.mem_rdata = gen427_pipex_var;
			end
		end
	gen428_pipex_var = (genpstage_WB_TRX_LOCAL.rd_source == 32'd5);
	gen429_pipex_var = gen428_pipex_var;
	gen696_cyclix_genvar = gen429_pipex_var;
	gen36_rtl_var = gen696_cyclix_genvar;
	if (gen36_rtl_var)
		begin
		genpstage_WB_TRX_LOCAL.rd_wdata = genpstage_WB_TRX_LOCAL.mem_rdata;
		end
	gen430_pipex_var = genpstage_WB_TRX_LOCAL.ext_coproc_req;
	gen697_cyclix_genvar = gen430_pipex_var;
	gen37_rtl_var = gen697_cyclix_genvar;
	if (gen37_rtl_var)
		begin
		gen698_cyclix_genvar = genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
		gen38_rtl_var = gen698_cyclix_genvar;
		if (gen38_rtl_var)
			begin
			genpstage_WB_TRX_LOCAL.rd_wdata = genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata;
			end
		gen431_pipex_var = genpstage_WB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
		gen432_pipex_var = gen431_pipex_var;
		gen699_cyclix_genvar = gen432_pipex_var;
		gen39_rtl_var = gen699_cyclix_genvar;
		if (gen39_rtl_var)
			begin
			genpstage_WB_TRX_LOCAL.rd_rdy = 32'd1;
			end
		gen433_pipex_var = 1'd0;
		gen433_pipex_var = (gen433_pipex_var || gen432_pipex_var);
		gen433_pipex_var = !gen433_pipex_var;
		gen700_cyclix_genvar = gen433_pipex_var;
		gen40_rtl_var = gen700_cyclix_genvar;
		if (gen40_rtl_var)
			begin
			gen701_cyclix_genvar = genpstage_WB_genctrl_active;
			gen41_rtl_var = gen701_cyclix_genvar;
			if (gen41_rtl_var)
				begin
				genpstage_WB_genctrl_stalled_glbl = 32'd1;
				end
			genpstage_WB_genctrl_active = 32'd0;
			end
		end
	gen434_pipex_var = (genpstage_WB_TRX_LOCAL.rd_req && genpstage_WB_TRX_LOCAL.rd_rdy);
	gen435_pipex_var = gen434_pipex_var;
	gen702_cyclix_genvar = gen435_pipex_var;
	gen42_rtl_var = gen702_cyclix_genvar;
	if (gen42_rtl_var)
		begin
		genpsticky_glbl_regfile[genpstage_WB_TRX_LOCAL.rd_addr] = genpstage_WB_TRX_LOCAL.rd_wdata;
		end
	// Processing of next pstage busyness
	// pctrl_finish and pctrl_succ formation
	gen703_cyclix_genvar = genpstage_WB_genctrl_stalled_glbl;
	gen43_rtl_var = gen703_cyclix_genvar;
	if (gen43_rtl_var)
		begin
		genpstage_WB_genctrl_finish = 32'd0;
		genpstage_WB_genctrl_succ = 32'd0;
		end
	gen704_cyclix_genvar = 1'd0;
	gen704_cyclix_genvar = (gen704_cyclix_genvar || gen703_cyclix_genvar);
	gen704_cyclix_genvar = !gen704_cyclix_genvar;
	gen44_rtl_var = gen704_cyclix_genvar;
	if (gen44_rtl_var)
		begin
		genpstage_WB_genctrl_finish = genpstage_WB_genctrl_occupied;
		genpstage_WB_genctrl_succ = genpstage_WB_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen705_cyclix_genvar = genpstage_WB_genctrl_finish;
	gen45_rtl_var = gen705_cyclix_genvar;
	if (gen45_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen706_cyclix_genvar = genpstage_WB_genctrl_succ;
		gen46_rtl_var = gen706_cyclix_genvar;
		if (gen46_rtl_var)
			begin
			end
		genpstage_WB_genctrl_stalled_glbl = 32'd0;
		genpstage_WB_TRX_BUF[0] = '{default:32'd0};
		genpstage_WB_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_WB_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER - 32'd1);
		end
	gen707_cyclix_genvar = ~genpstage_WB_TRX_BUF_COUNTER_FULL;
	genpstage_WB_genctrl_rdy = gen707_cyclix_genvar;
	genpstage_WB_genctrl_working = (genpstage_WB_genctrl_succ | genpstage_WB_genctrl_stalled_glbl);
	// #### Stage processing: MEM ####
	genpstage_MEM_genctrl_succ = 32'd0;
	genpstage_MEM_genctrl_working = 32'd0;
	gen708_cyclix_genvar = genpstage_MEM_genctrl_stalled_glbl;
	gen47_rtl_var = gen708_cyclix_genvar;
	if (gen47_rtl_var)
		begin
		genpstage_MEM_genctrl_new = 32'd0;
		genpstage_MEM_genctrl_stalled_glbl = 32'd0;
		genpstage_MEM_genctrl_active = 32'd1;
		end
	gen709_cyclix_genvar = 1'd0;
	gen709_cyclix_genvar = (gen709_cyclix_genvar || gen708_cyclix_genvar);
	gen709_cyclix_genvar = !gen709_cyclix_genvar;
	gen48_rtl_var = gen709_cyclix_genvar;
	if (gen48_rtl_var)
		begin
		genpstage_MEM_genctrl_active = genpstage_MEM_TRX_BUF_COUNTER_NEMPTY;
		genpstage_MEM_genctrl_new = genpstage_MEM_genctrl_active;
		end
	genpstage_MEM_genctrl_occupied = genpstage_MEM_genctrl_active;
	genpstage_MEM_genctrl_finish = 32'd0;
	genpstage_MEM_genpctrl_flushreq = 32'd0;
	genpstage_MEM_genpctrl_flushreq = (genpstage_MEM_genpctrl_flushreq | genpstage_WB_genpctrl_flushreq);
	gen710_cyclix_genvar = genpstage_MEM_genctrl_occupied;
	gen49_rtl_var = gen710_cyclix_genvar;
	if (gen49_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen711_cyclix_genvar = genpstage_MEM_genctrl_new;
		gen50_rtl_var = gen711_cyclix_genvar;
		if (gen50_rtl_var)
			begin
			genpstage_MEM_TRX_BUF[0].jump_req_done = 32'd0;
			genpstage_MEM_TRX_BUF[0].data_req_done = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_MEM_TRX_LOCAL.curinstraddr_imm = 32'd0;
		genpstage_MEM_TRX_LOCAL.jump_vector = 32'd0;
		genpstage_MEM_TRX_LOCAL.jump_req = genpstage_MEM_TRX_BUF[0].jump_req;
		genpstage_MEM_TRX_LOCAL.mem_addr = 32'd0;
		genpstage_MEM_TRX_LOCAL.mem_wdata = 32'd0;
		genpstage_MEM_TRX_LOCAL.jump_req_done = genpstage_MEM_TRX_BUF[0].jump_req_done;
		genpstage_MEM_TRX_LOCAL.data_busreq = '{default:32'd0};
		genpstage_MEM_TRX_LOCAL.data_req_done = genpstage_MEM_TRX_BUF[0].data_req_done;
		genpstage_MEM_TRX_LOCAL.rd_req = genpstage_MEM_TRX_BUF[0].rd_req;
		genpstage_MEM_TRX_LOCAL.rd_addr = genpstage_MEM_TRX_BUF[0].rd_addr;
		genpstage_MEM_TRX_LOCAL.rd_rdy = genpstage_MEM_TRX_BUF[0].rd_rdy;
		genpstage_MEM_TRX_LOCAL.rd_wdata = genpstage_MEM_TRX_BUF[0].rd_wdata;
		genpstage_MEM_TRX_LOCAL.curinstr_addr = genpstage_MEM_TRX_BUF[0].curinstr_addr;
		genpstage_MEM_TRX_LOCAL.immediate = genpstage_MEM_TRX_BUF[0].immediate;
		genpstage_MEM_TRX_LOCAL.jump_src = genpstage_MEM_TRX_BUF[0].jump_src;
		genpstage_MEM_TRX_LOCAL.alu_result = genpstage_MEM_TRX_BUF[0].alu_result;
		genpstage_MEM_TRX_LOCAL.jump_req_cond = genpstage_MEM_TRX_BUF[0].jump_req_cond;
		genpstage_MEM_TRX_LOCAL.funct3 = genpstage_MEM_TRX_BUF[0].funct3;
		genpstage_MEM_TRX_LOCAL.alu_ZF = genpstage_MEM_TRX_BUF[0].alu_ZF;
		genpstage_MEM_TRX_LOCAL.alu_CF = genpstage_MEM_TRX_BUF[0].alu_CF;
		genpstage_MEM_TRX_LOCAL.rs2_rdata = genpstage_MEM_TRX_BUF[0].rs2_rdata;
		genpstage_MEM_TRX_LOCAL.mem_req = genpstage_MEM_TRX_BUF[0].mem_req;
		genpstage_MEM_TRX_LOCAL.mem_be = genpstage_MEM_TRX_BUF[0].mem_be;
		genpstage_MEM_TRX_LOCAL.mem_cmd = genpstage_MEM_TRX_BUF[0].mem_cmd;
		genpstage_MEM_TRX_LOCAL.rd_source = genpstage_MEM_TRX_BUF[0].rd_source;
		genpstage_MEM_TRX_LOCAL.ext_coproc_req = genpstage_MEM_TRX_BUF[0].ext_coproc_req;
		genpstage_MEM_TRX_LOCAL.load_signext = genpstage_MEM_TRX_BUF[0].load_signext;
		// Acquiring mcopipe rdata
		gen712_cyclix_genvar = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
		gen51_rtl_var = gen712_cyclix_genvar;
		if (gen51_rtl_var)
			begin
			gen713_cyclix_genvar = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == 1'd0);
			gen714_cyclix_genvar = gen713_cyclix_genvar;
			gen52_rtl_var = gen714_cyclix_genvar;
			if (gen52_rtl_var)
				begin
				gen715_cyclix_genvar = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
				gen716_cyclix_genvar = gen715_cyclix_genvar;
				gen53_rtl_var = gen716_cyclix_genvar;
				if (gen53_rtl_var)
					begin
					gen54_rtl_var = !rst_i;
					gen55_rtl_var = gen54_rtl_var;
					if (gen55_rtl_var)
						begin
						gen717_cyclix_genvar = 32'd0;
						gen56_rtl_var = genmcopipe_data_mem_resp_genfifo_buf_req;
						if (gen56_rtl_var)
							begin
							gen717_cyclix_genvar = 32'd1;
							gen439_pipex_mcopipe_rdata = genmcopipe_data_mem_resp_genfifo_buf_rdata;
							genmcopipe_data_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_data_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen718_cyclix_genvar = gen717_cyclix_genvar;
					gen57_rtl_var = gen718_cyclix_genvar;
					if (gen57_rtl_var)
						begin
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending = 32'd0;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done = 32'd1;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdata = gen439_pipex_mcopipe_rdata;
						genmcopipe_data_mem_rd_done = 32'd1;
						end
					end
				end
			end
		gen719_cyclix_genvar = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
		gen58_rtl_var = gen719_cyclix_genvar;
		if (gen58_rtl_var)
			begin
			gen720_cyclix_genvar = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == 1'd0);
			gen721_cyclix_genvar = gen720_cyclix_genvar;
			gen59_rtl_var = gen721_cyclix_genvar;
			if (gen59_rtl_var)
				begin
				gen722_cyclix_genvar = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_M_if_rd_ptr);
				gen723_cyclix_genvar = gen722_cyclix_genvar;
				gen60_rtl_var = gen723_cyclix_genvar;
				if (gen60_rtl_var)
					begin
					gen61_rtl_var = !rst_i;
					gen62_rtl_var = gen61_rtl_var;
					if (gen62_rtl_var)
						begin
						gen724_cyclix_genvar = 32'd0;
						gen63_rtl_var = genmcopipe_coproc_M_if_resp_genfifo_buf_req;
						if (gen63_rtl_var)
							begin
							gen724_cyclix_genvar = 32'd1;
							gen440_pipex_mcopipe_rdata = genmcopipe_coproc_M_if_resp_genfifo_buf_rdata;
							genmcopipe_coproc_M_if_resp_genfifo_buf_req = 32'd0;
							genmcopipe_coproc_M_if_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen725_cyclix_genvar = gen724_cyclix_genvar;
					gen64_rtl_var = gen725_cyclix_genvar;
					if (gen64_rtl_var)
						begin
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending = 32'd0;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done = 32'd1;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata = gen440_pipex_mcopipe_rdata;
						genmcopipe_coproc_M_if_rd_done = 32'd1;
						end
					end
				end
			gen726_cyclix_genvar = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == 1'd1);
			gen727_cyclix_genvar = gen726_cyclix_genvar;
			gen65_rtl_var = gen727_cyclix_genvar;
			if (gen65_rtl_var)
				begin
				gen728_cyclix_genvar = (genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_custom0_if_rd_ptr);
				gen729_cyclix_genvar = gen728_cyclix_genvar;
				gen66_rtl_var = gen729_cyclix_genvar;
				if (gen66_rtl_var)
					begin
					gen67_rtl_var = !rst_i;
					gen68_rtl_var = gen67_rtl_var;
					if (gen68_rtl_var)
						begin
						gen730_cyclix_genvar = 32'd0;
						gen69_rtl_var = genmcopipe_coproc_custom0_if_resp_genfifo_buf_req;
						if (gen69_rtl_var)
							begin
							gen730_cyclix_genvar = 32'd1;
							gen441_pipex_mcopipe_rdata = genmcopipe_coproc_custom0_if_resp_genfifo_buf_rdata;
							genmcopipe_coproc_custom0_if_resp_genfifo_buf_req = 32'd0;
							genmcopipe_coproc_custom0_if_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen731_cyclix_genvar = gen730_cyclix_genvar;
					gen70_rtl_var = gen731_cyclix_genvar;
					if (gen70_rtl_var)
						begin
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending = 32'd0;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done = 32'd1;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata = gen441_pipex_mcopipe_rdata;
						genmcopipe_coproc_custom0_if_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen732_cyclix_genvar = genpstage_MEM_genpctrl_flushreq;
		gen71_rtl_var = gen732_cyclix_genvar;
		if (gen71_rtl_var)
			begin
			genpstage_MEM_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen387_pipex_var = (genpstage_MEM_TRX_LOCAL.curinstr_addr + genpstage_MEM_TRX_LOCAL.immediate);
	genpstage_MEM_TRX_LOCAL.curinstraddr_imm = gen387_pipex_var;
	case (genpstage_MEM_TRX_LOCAL.jump_src)
		32'd0:
			begin
			genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.immediate;
			end
		32'd1:
			begin
			genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.alu_result;
			end
	endcase
	gen388_pipex_var = genpstage_MEM_TRX_LOCAL.jump_req_cond;
	gen733_cyclix_genvar = gen388_pipex_var;
	gen72_rtl_var = gen733_cyclix_genvar;
	if (gen72_rtl_var)
		begin
		case (genpstage_MEM_TRX_LOCAL.funct3)
			32'd0:
				begin
				gen389_pipex_var = genpstage_MEM_TRX_LOCAL.alu_ZF;
				gen734_cyclix_genvar = gen389_pipex_var;
				gen73_rtl_var = gen734_cyclix_genvar;
				if (gen73_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd1:
				begin
				gen390_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_ZF;
				gen391_pipex_var = gen390_pipex_var;
				gen735_cyclix_genvar = gen391_pipex_var;
				gen74_rtl_var = gen735_cyclix_genvar;
				if (gen74_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd4:
				begin
				gen392_pipex_var = genpstage_MEM_TRX_LOCAL.alu_CF;
				gen736_cyclix_genvar = gen392_pipex_var;
				gen75_rtl_var = gen736_cyclix_genvar;
				if (gen75_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd5:
				begin
				gen393_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_CF;
				gen394_pipex_var = gen393_pipex_var;
				gen737_cyclix_genvar = gen394_pipex_var;
				gen76_rtl_var = gen737_cyclix_genvar;
				if (gen76_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd6:
				begin
				gen395_pipex_var = genpstage_MEM_TRX_LOCAL.alu_CF;
				gen738_cyclix_genvar = gen395_pipex_var;
				gen77_rtl_var = gen738_cyclix_genvar;
				if (gen77_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
			32'd7:
				begin
				gen396_pipex_var = ~genpstage_MEM_TRX_LOCAL.alu_CF;
				gen397_pipex_var = gen396_pipex_var;
				gen739_cyclix_genvar = gen397_pipex_var;
				gen78_rtl_var = gen739_cyclix_genvar;
				if (gen78_rtl_var)
					begin
					genpstage_MEM_TRX_LOCAL.jump_req = 32'd1;
					genpstage_MEM_TRX_LOCAL.jump_vector = genpstage_MEM_TRX_LOCAL.curinstraddr_imm;
					end
				end
		endcase
		end
	genpstage_MEM_TRX_LOCAL.mem_addr = genpstage_MEM_TRX_LOCAL.alu_result;
	genpstage_MEM_TRX_LOCAL.mem_wdata = genpstage_MEM_TRX_LOCAL.rs2_rdata;
	gen398_pipex_var = ~genpstage_MEM_TRX_LOCAL.jump_req_done;
	gen399_pipex_var = gen398_pipex_var;
	gen740_cyclix_genvar = gen399_pipex_var;
	gen79_rtl_var = gen740_cyclix_genvar;
	if (gen79_rtl_var)
		begin
		gen741_cyclix_genvar = genpstage_MEM_genctrl_active;
		gen80_rtl_var = gen741_cyclix_genvar;
		if (gen80_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = genpstage_MEM_TRX_LOCAL.jump_req;
			end
		gen742_cyclix_genvar = genpstage_MEM_genctrl_active;
		gen81_rtl_var = gen742_cyclix_genvar;
		if (gen81_rtl_var)
			begin
			genpsticky_glbl_jump_vector_cmd = genpstage_MEM_TRX_LOCAL.jump_vector;
			end
		genpstage_MEM_TRX_LOCAL.jump_req_done = 32'd1;
		gen743_cyclix_genvar = genpstage_MEM_genctrl_active;
		gen82_rtl_var = gen743_cyclix_genvar;
		if (gen82_rtl_var)
			begin
			genpstage_MEM_TRX_BUF[0].jump_req_done = 32'd1;
			end
		end
	gen400_pipex_var = genpstage_MEM_TRX_LOCAL.mem_req;
	gen744_cyclix_genvar = gen400_pipex_var;
	gen83_rtl_var = gen744_cyclix_genvar;
	if (gen83_rtl_var)
		begin
		gen401_pipex_var = ~genpstage_MEM_TRX_LOCAL.data_req_done;
		gen402_pipex_var = gen401_pipex_var;
		gen745_cyclix_genvar = gen402_pipex_var;
		gen84_rtl_var = gen745_cyclix_genvar;
		if (gen84_rtl_var)
			begin
			genpstage_MEM_TRX_LOCAL.data_busreq.addr = genpstage_MEM_TRX_LOCAL.mem_addr;
			genpstage_MEM_TRX_LOCAL.data_busreq.be = genpstage_MEM_TRX_LOCAL.mem_be;
			genpstage_MEM_TRX_LOCAL.data_busreq.wdata = genpstage_MEM_TRX_LOCAL.mem_wdata;
			gen746_cyclix_genvar = genpstage_MEM_genctrl_active;
			gen85_rtl_var = gen746_cyclix_genvar;
			if (gen85_rtl_var)
				begin
				gen747_cyclix_genvar = ~genmcopipe_data_mem_full_flag;
				gen748_cyclix_genvar = gen747_cyclix_genvar;
				gen86_rtl_var = gen748_cyclix_genvar;
				if (gen86_rtl_var)
					begin
					gen442_pipex_req_struct.we = genpstage_MEM_TRX_LOCAL.mem_cmd;
					gen442_pipex_req_struct.wdata = genpstage_MEM_TRX_LOCAL.data_busreq;
					gen87_rtl_var = !rst_i;
					gen88_rtl_var = gen87_rtl_var;
					if (gen88_rtl_var)
						begin
						genmcopipe_data_mem_req_genfifo_req_o = 32'd1;
						gen89_rtl_var = genmcopipe_data_mem_req_genfifo_reqbuf_req;
						if (gen89_rtl_var)
							begin
							gen749_cyclix_genvar = 32'd0;
							end
						gen90_rtl_var = 1'd0;
						gen90_rtl_var = (gen90_rtl_var || gen89_rtl_var);
						gen90_rtl_var = !gen90_rtl_var;
						if (gen90_rtl_var)
							begin
							genmcopipe_data_mem_req_genfifo_wdata_bo = gen442_pipex_req_struct;
							gen749_cyclix_genvar = genmcopipe_data_mem_req_genfifo_ack_i;
							end
						genmcopipe_data_mem_req_genfifo_reqbuf_req = 32'd1;
						end
					gen750_cyclix_genvar = gen749_cyclix_genvar;
					gen91_rtl_var = gen750_cyclix_genvar;
					if (gen91_rtl_var)
						begin
						gen403_pipex_var = 32'd1;
						gen751_cyclix_genvar = !genpstage_MEM_TRX_LOCAL.mem_cmd;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending = gen751_cyclix_genvar;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid = genmcopipe_data_mem_wr_ptr;
						genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id = 1'd0;
						gen752_cyclix_genvar = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
						gen92_rtl_var = gen752_cyclix_genvar;
						if (gen92_rtl_var)
							begin
							genmcopipe_data_mem_wr_done = 32'd1;
							end
						end
					end
				end
			genpstage_MEM_TRX_LOCAL.data_req_done = gen403_pipex_var;
			gen753_cyclix_genvar = genpstage_MEM_genctrl_active;
			gen93_rtl_var = gen753_cyclix_genvar;
			if (gen93_rtl_var)
				begin
				genpstage_MEM_TRX_BUF[0].data_req_done = gen403_pipex_var;
				end
			end
		gen404_pipex_var = ~genpstage_MEM_TRX_LOCAL.data_req_done;
		gen405_pipex_var = gen404_pipex_var;
		gen754_cyclix_genvar = gen405_pipex_var;
		gen94_rtl_var = gen754_cyclix_genvar;
		if (gen94_rtl_var)
			begin
			gen755_cyclix_genvar = genpstage_MEM_genctrl_active;
			gen95_rtl_var = gen755_cyclix_genvar;
			if (gen95_rtl_var)
				begin
				genpstage_MEM_genctrl_stalled_glbl = 32'd1;
				end
			genpstage_MEM_genctrl_active = 32'd0;
			end
		end
	// Processing of next pstage busyness
	gen756_cyclix_genvar = ~genpstage_WB_genctrl_rdy;
	gen757_cyclix_genvar = gen756_cyclix_genvar;
	gen96_rtl_var = gen757_cyclix_genvar;
	if (gen96_rtl_var)
		begin
		gen758_cyclix_genvar = genpstage_MEM_genctrl_active;
		gen97_rtl_var = gen758_cyclix_genvar;
		if (gen97_rtl_var)
			begin
			genpstage_MEM_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_MEM_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen759_cyclix_genvar = genpstage_MEM_genctrl_stalled_glbl;
	gen98_rtl_var = gen759_cyclix_genvar;
	if (gen98_rtl_var)
		begin
		genpstage_MEM_genctrl_finish = 32'd0;
		genpstage_MEM_genctrl_succ = 32'd0;
		end
	gen760_cyclix_genvar = 1'd0;
	gen760_cyclix_genvar = (gen760_cyclix_genvar || gen759_cyclix_genvar);
	gen760_cyclix_genvar = !gen760_cyclix_genvar;
	gen99_rtl_var = gen760_cyclix_genvar;
	if (gen99_rtl_var)
		begin
		genpstage_MEM_genctrl_finish = genpstage_MEM_genctrl_occupied;
		genpstage_MEM_genctrl_succ = genpstage_MEM_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen761_cyclix_genvar = genpstage_MEM_genctrl_finish;
	gen100_rtl_var = gen761_cyclix_genvar;
	if (gen100_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen762_cyclix_genvar = genpstage_MEM_genctrl_succ;
		gen101_rtl_var = gen762_cyclix_genvar;
		if (gen101_rtl_var)
			begin
			gen763_cyclix_genvar = genpstage_WB_genctrl_rdy;
			gen102_rtl_var = gen763_cyclix_genvar;
			if (gen102_rtl_var)
				begin
				// propagating transaction context
				genpstage_WB_push_trx.rd_req = genpstage_MEM_TRX_LOCAL.rd_req;
				genpstage_WB_push_trx.rd_addr = genpstage_MEM_TRX_LOCAL.rd_addr;
				genpstage_WB_push_trx.rd_rdy = genpstage_MEM_TRX_LOCAL.rd_rdy;
				genpstage_WB_push_trx.rd_wdata = genpstage_MEM_TRX_LOCAL.rd_wdata;
				genpstage_WB_push_trx.mem_req = genpstage_MEM_TRX_LOCAL.mem_req;
				genpstage_WB_push_trx.mem_cmd = genpstage_MEM_TRX_LOCAL.mem_cmd;
				genpstage_WB_push_trx.mem_be = genpstage_MEM_TRX_LOCAL.mem_be;
				genpstage_WB_push_trx.load_signext = genpstage_MEM_TRX_LOCAL.load_signext;
				genpstage_WB_push_trx.rd_source = genpstage_MEM_TRX_LOCAL.rd_source;
				genpstage_WB_push_trx.ext_coproc_req = genpstage_MEM_TRX_LOCAL.ext_coproc_req;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.if_id = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.if_id;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.resp_done = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.rdata = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.rdreq_pending = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
				genpstage_WB_push_trx.genmcopipe_handle_data_mem.tid = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_data_mem.tid;
				genpstage_WB_push_trx.genmcopipe_handle_coproc_M_if.if_id = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id;
				genpstage_WB_push_trx.genmcopipe_handle_coproc_M_if.resp_done = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
				genpstage_WB_push_trx.genmcopipe_handle_coproc_M_if.rdata = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata;
				genpstage_WB_push_trx.genmcopipe_handle_coproc_M_if.rdreq_pending = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
				genpstage_WB_push_trx.genmcopipe_handle_coproc_M_if.tid = genpstage_MEM_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid;
				genpstage_WB_TRX_PUSHED = genpstage_WB_push_trx;
				genpstage_WB_TRX_BUF[0] = genpstage_WB_push_trx;
				genpstage_WB_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_WB_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_WB_TRX_BUF_COUNTER = (genpstage_WB_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_MEM_genctrl_stalled_glbl = 32'd0;
		genpstage_MEM_TRX_BUF[0] = '{default:32'd0};
		genpstage_MEM_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER - 32'd1);
		end
	gen764_cyclix_genvar = ~genpstage_MEM_TRX_BUF_COUNTER_FULL;
	genpstage_MEM_genctrl_rdy = gen764_cyclix_genvar;
	genpstage_MEM_genctrl_working = (genpstage_MEM_genctrl_succ | genpstage_MEM_genctrl_stalled_glbl);
	// #### Stage processing: EXEC ####
	genpstage_EXEC_genctrl_succ = 32'd0;
	genpstage_EXEC_genctrl_working = 32'd0;
	gen765_cyclix_genvar = genpstage_EXEC_genctrl_stalled_glbl;
	gen103_rtl_var = gen765_cyclix_genvar;
	if (gen103_rtl_var)
		begin
		genpstage_EXEC_genctrl_new = 32'd0;
		genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
		genpstage_EXEC_genctrl_active = 32'd1;
		end
	gen766_cyclix_genvar = 1'd0;
	gen766_cyclix_genvar = (gen766_cyclix_genvar || gen765_cyclix_genvar);
	gen766_cyclix_genvar = !gen766_cyclix_genvar;
	gen104_rtl_var = gen766_cyclix_genvar;
	if (gen104_rtl_var)
		begin
		genpstage_EXEC_genctrl_active = genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
		genpstage_EXEC_genctrl_new = genpstage_EXEC_genctrl_active;
		end
	genpstage_EXEC_genctrl_occupied = genpstage_EXEC_genctrl_active;
	genpstage_EXEC_genctrl_finish = 32'd0;
	genpstage_EXEC_genpctrl_flushreq = 32'd0;
	genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEM_genpctrl_flushreq);
	gen767_cyclix_genvar = genpstage_EXEC_genctrl_occupied;
	gen105_rtl_var = gen767_cyclix_genvar;
	if (gen105_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen768_cyclix_genvar = genpstage_EXEC_genctrl_new;
		gen106_rtl_var = gen768_cyclix_genvar;
		if (gen106_rtl_var)
			begin
			genpstage_EXEC_TRX_BUF[0].irq_recv = 32'd0;
			genpstage_EXEC_TRX_BUF[0].irq_mcause = 32'd0;
			genpstage_EXEC_TRX_BUF[0].Ext_coproc_req_done = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_EXEC_TRX_LOCAL.irq_mcause = genpstage_EXEC_TRX_BUF[0].irq_mcause;
		genpstage_EXEC_TRX_LOCAL.irq_recv = genpstage_EXEC_TRX_BUF[0].irq_recv;
		genpstage_EXEC_TRX_LOCAL.jump_req = genpstage_EXEC_TRX_BUF[0].jump_req;
		genpstage_EXEC_TRX_LOCAL.jump_req_cond = genpstage_EXEC_TRX_BUF[0].jump_req_cond;
		genpstage_EXEC_TRX_LOCAL.jump_src = genpstage_EXEC_TRX_BUF[0].jump_src;
		genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_req = genpstage_EXEC_TRX_BUF[0].rd_req;
		genpstage_EXEC_TRX_LOCAL.immediate = genpstage_EXEC_TRX_BUF[0].immediate;
		genpstage_EXEC_TRX_LOCAL.fencereq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.ecallreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.ebreakreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.csrreq = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_req = genpstage_EXEC_TRX_BUF[0].alu_req;
		genpstage_EXEC_TRX_LOCAL.mem_req = genpstage_EXEC_TRX_BUF[0].mem_req;
		genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq = '{default:32'd0};
		genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done = genpstage_EXEC_TRX_BUF[0].Ext_coproc_req_done;
		genpstage_EXEC_TRX_LOCAL.alu_result_wide = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_result = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_CF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_SF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_ZF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_OF = 32'd0;
		genpstage_EXEC_TRX_LOCAL.alu_overflow = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_wdata = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd0;
		genpstage_EXEC_TRX_LOCAL.rd_addr = genpstage_EXEC_TRX_BUF[0].rd_addr;
		genpstage_EXEC_TRX_LOCAL.curinstr_addr = genpstage_EXEC_TRX_BUF[0].curinstr_addr;
		genpstage_EXEC_TRX_LOCAL.mret_req = genpstage_EXEC_TRX_BUF[0].mret_req;
		genpstage_EXEC_TRX_LOCAL.instr_code = genpstage_EXEC_TRX_BUF[0].instr_code;
		genpstage_EXEC_TRX_LOCAL.alu_op1 = genpstage_EXEC_TRX_BUF[0].alu_op1;
		genpstage_EXEC_TRX_LOCAL.alu_op2 = genpstage_EXEC_TRX_BUF[0].alu_op2;
		genpstage_EXEC_TRX_LOCAL.m_ext_req = genpstage_EXEC_TRX_BUF[0].m_ext_req;
		genpstage_EXEC_TRX_LOCAL.custom0_ext_req = genpstage_EXEC_TRX_BUF[0].custom0_ext_req;
		genpstage_EXEC_TRX_LOCAL.alu_op1_wide = genpstage_EXEC_TRX_BUF[0].alu_op1_wide;
		genpstage_EXEC_TRX_LOCAL.alu_opcode = genpstage_EXEC_TRX_BUF[0].alu_opcode;
		genpstage_EXEC_TRX_LOCAL.alu_op2_wide = genpstage_EXEC_TRX_BUF[0].alu_op2_wide;
		genpstage_EXEC_TRX_LOCAL.alu_unsigned = genpstage_EXEC_TRX_BUF[0].alu_unsigned;
		genpstage_EXEC_TRX_LOCAL.rd_source = genpstage_EXEC_TRX_BUF[0].rd_source;
		genpstage_EXEC_TRX_LOCAL.nextinstr_addr = genpstage_EXEC_TRX_BUF[0].nextinstr_addr;
		genpstage_EXEC_TRX_LOCAL.csr_rdata = genpstage_EXEC_TRX_BUF[0].csr_rdata;
		genpstage_EXEC_TRX_LOCAL.funct3 = genpstage_EXEC_TRX_BUF[0].funct3;
		genpstage_EXEC_TRX_LOCAL.mem_cmd = genpstage_EXEC_TRX_BUF[0].mem_cmd;
		genpstage_EXEC_TRX_LOCAL.ext_coproc_req = genpstage_EXEC_TRX_BUF[0].ext_coproc_req;
		genpstage_EXEC_TRX_LOCAL.mem_be = genpstage_EXEC_TRX_BUF[0].mem_be;
		genpstage_EXEC_TRX_LOCAL.load_signext = genpstage_EXEC_TRX_BUF[0].load_signext;
		genpstage_EXEC_TRX_LOCAL.rs2_rdata = genpstage_EXEC_TRX_BUF[0].rs2_rdata;
		// Acquiring mcopipe rdata
		gen769_cyclix_genvar = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
		gen107_rtl_var = gen769_cyclix_genvar;
		if (gen107_rtl_var)
			begin
			gen770_cyclix_genvar = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == 1'd0);
			gen771_cyclix_genvar = gen770_cyclix_genvar;
			gen108_rtl_var = gen771_cyclix_genvar;
			if (gen108_rtl_var)
				begin
				gen772_cyclix_genvar = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_M_if_rd_ptr);
				gen773_cyclix_genvar = gen772_cyclix_genvar;
				gen109_rtl_var = gen773_cyclix_genvar;
				if (gen109_rtl_var)
					begin
					gen110_rtl_var = !rst_i;
					gen111_rtl_var = gen110_rtl_var;
					if (gen111_rtl_var)
						begin
						gen774_cyclix_genvar = 32'd0;
						gen112_rtl_var = genmcopipe_coproc_M_if_resp_genfifo_buf_req;
						if (gen112_rtl_var)
							begin
							gen774_cyclix_genvar = 32'd1;
							gen443_pipex_mcopipe_rdata = genmcopipe_coproc_M_if_resp_genfifo_buf_rdata;
							genmcopipe_coproc_M_if_resp_genfifo_buf_req = 32'd0;
							genmcopipe_coproc_M_if_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen775_cyclix_genvar = gen774_cyclix_genvar;
					gen113_rtl_var = gen775_cyclix_genvar;
					if (gen113_rtl_var)
						begin
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending = 32'd0;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done = 32'd1;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata = gen443_pipex_mcopipe_rdata;
						genmcopipe_coproc_M_if_rd_done = 32'd1;
						end
					end
				end
			gen776_cyclix_genvar = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == 1'd1);
			gen777_cyclix_genvar = gen776_cyclix_genvar;
			gen114_rtl_var = gen777_cyclix_genvar;
			if (gen114_rtl_var)
				begin
				gen778_cyclix_genvar = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_custom0_if_rd_ptr);
				gen779_cyclix_genvar = gen778_cyclix_genvar;
				gen115_rtl_var = gen779_cyclix_genvar;
				if (gen115_rtl_var)
					begin
					gen116_rtl_var = !rst_i;
					gen117_rtl_var = gen116_rtl_var;
					if (gen117_rtl_var)
						begin
						gen780_cyclix_genvar = 32'd0;
						gen118_rtl_var = genmcopipe_coproc_custom0_if_resp_genfifo_buf_req;
						if (gen118_rtl_var)
							begin
							gen780_cyclix_genvar = 32'd1;
							gen444_pipex_mcopipe_rdata = genmcopipe_coproc_custom0_if_resp_genfifo_buf_rdata;
							genmcopipe_coproc_custom0_if_resp_genfifo_buf_req = 32'd0;
							genmcopipe_coproc_custom0_if_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen781_cyclix_genvar = gen780_cyclix_genvar;
					gen119_rtl_var = gen781_cyclix_genvar;
					if (gen119_rtl_var)
						begin
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending = 32'd0;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done = 32'd1;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata = gen444_pipex_mcopipe_rdata;
						genmcopipe_coproc_custom0_if_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen782_cyclix_genvar = genpstage_EXEC_genpctrl_flushreq;
		gen120_rtl_var = gen782_cyclix_genvar;
		if (gen120_rtl_var)
			begin
			genpstage_EXEC_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen343_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen783_cyclix_genvar = gen343_pipex_var;
	gen121_rtl_var = gen783_cyclix_genvar;
	if (gen121_rtl_var)
		begin
		genpstage_EXEC_genctrl_active = 32'd0;
		end
	gen344_pipex_var = genpsticky_glbl_MIRQEN;
	gen784_cyclix_genvar = gen344_pipex_var;
	gen122_rtl_var = gen784_cyclix_genvar;
	if (gen122_rtl_var)
		begin
		gen345_pipex_var = ~genpstage_EXEC_TRX_LOCAL.irq_recv;
		gen346_pipex_var = gen345_pipex_var;
		gen785_cyclix_genvar = gen346_pipex_var;
		gen123_rtl_var = gen785_cyclix_genvar;
		if (gen123_rtl_var)
			begin
			gen786_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen124_rtl_var = gen786_cyclix_genvar;
			if (gen124_rtl_var)
				begin
				gen125_rtl_var = !rst_i;
				gen126_rtl_var = gen125_rtl_var;
				if (gen126_rtl_var)
					begin
					gen787_cyclix_genvar = 32'd0;
					gen127_rtl_var = irq_fifo_genfifo_buf_req;
					if (gen127_rtl_var)
						begin
						gen787_cyclix_genvar = 32'd1;
						genpstage_EXEC_TRX_LOCAL.irq_mcause = irq_fifo_genfifo_buf_rdata;
						irq_fifo_genfifo_buf_req = 32'd0;
						irq_fifo_genfifo_buf_ack = 32'd1;
						end
					end
				gen347_pipex_var = gen787_cyclix_genvar;
				end
			genpstage_EXEC_TRX_LOCAL.irq_recv = gen347_pipex_var;
			gen788_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen128_rtl_var = gen788_cyclix_genvar;
			if (gen128_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].irq_recv = gen347_pipex_var;
				end
			genpstage_EXEC_TRX_LOCAL.irq_mcause = genpstage_EXEC_TRX_LOCAL.irq_mcause;
			gen789_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen129_rtl_var = gen789_cyclix_genvar;
			if (gen129_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].irq_mcause = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				end
			end
		gen348_pipex_var = genpstage_EXEC_TRX_LOCAL.irq_recv;
		gen790_cyclix_genvar = gen348_pipex_var;
		gen130_rtl_var = gen790_cyclix_genvar;
		if (gen130_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.jump_req = 32'd1;
			genpstage_EXEC_TRX_LOCAL.jump_req_cond = 32'd0;
			genpstage_EXEC_TRX_LOCAL.jump_src = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rs1_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rs2_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.rd_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.immediate = 32'd128;
			genpstage_EXEC_TRX_LOCAL.fencereq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.ecallreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.ebreakreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.csrreq = 32'd0;
			genpstage_EXEC_TRX_LOCAL.alu_req = 32'd0;
			genpstage_EXEC_TRX_LOCAL.mem_req = 32'd0;
			gen791_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen131_rtl_var = gen791_cyclix_genvar;
			if (gen131_rtl_var)
				begin
				genpsticky_glbl_MIRQEN = 32'd0;
				end
			gen792_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen132_rtl_var = gen792_cyclix_genvar;
			if (gen132_rtl_var)
				begin
				genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				end
			gen793_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen133_rtl_var = gen793_cyclix_genvar;
			if (gen133_rtl_var)
				begin
				genpsticky_glbl_MRETADDR = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				end
			end
		end
	gen349_pipex_var = genpstage_EXEC_TRX_LOCAL.mret_req;
	gen794_cyclix_genvar = gen349_pipex_var;
	gen134_rtl_var = gen794_cyclix_genvar;
	if (gen134_rtl_var)
		begin
		gen795_cyclix_genvar = genpstage_EXEC_genctrl_active;
		gen135_rtl_var = gen795_cyclix_genvar;
		if (gen135_rtl_var)
			begin
			genpsticky_glbl_MIRQEN = 32'd1;
			end
		end
	genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq.instr_code = genpstage_EXEC_TRX_LOCAL.instr_code;
	genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq.src0 = genpstage_EXEC_TRX_LOCAL.alu_op1;
	genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq.src1 = genpstage_EXEC_TRX_LOCAL.alu_op2;
	gen350_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
	gen351_pipex_var = gen350_pipex_var;
	gen796_cyclix_genvar = gen351_pipex_var;
	gen136_rtl_var = gen796_cyclix_genvar;
	if (gen136_rtl_var)
		begin
		gen352_pipex_var = genpstage_EXEC_TRX_LOCAL.m_ext_req;
		gen797_cyclix_genvar = gen352_pipex_var;
		gen137_rtl_var = gen797_cyclix_genvar;
		if (gen137_rtl_var)
			begin
			gen798_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen138_rtl_var = gen798_cyclix_genvar;
			if (gen138_rtl_var)
				begin
				gen799_cyclix_genvar = ~genmcopipe_coproc_M_if_full_flag;
				gen800_cyclix_genvar = gen799_cyclix_genvar;
				gen139_rtl_var = gen800_cyclix_genvar;
				if (gen139_rtl_var)
					begin
					gen445_pipex_req_struct.we = 32'd0;
					gen445_pipex_req_struct.wdata = genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq;
					gen140_rtl_var = !rst_i;
					gen141_rtl_var = gen140_rtl_var;
					if (gen141_rtl_var)
						begin
						genmcopipe_coproc_M_if_req_genfifo_req_o = 32'd1;
						gen142_rtl_var = genmcopipe_coproc_M_if_req_genfifo_reqbuf_req;
						if (gen142_rtl_var)
							begin
							gen801_cyclix_genvar = 32'd0;
							end
						gen143_rtl_var = 1'd0;
						gen143_rtl_var = (gen143_rtl_var || gen142_rtl_var);
						gen143_rtl_var = !gen143_rtl_var;
						if (gen143_rtl_var)
							begin
							genmcopipe_coproc_M_if_req_genfifo_wdata_bo = gen445_pipex_req_struct;
							gen801_cyclix_genvar = genmcopipe_coproc_M_if_req_genfifo_ack_i;
							end
						genmcopipe_coproc_M_if_req_genfifo_reqbuf_req = 32'd1;
						end
					gen802_cyclix_genvar = gen801_cyclix_genvar;
					gen144_rtl_var = gen802_cyclix_genvar;
					if (gen144_rtl_var)
						begin
						gen353_pipex_var = 32'd1;
						gen803_cyclix_genvar = !32'd0;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending = gen803_cyclix_genvar;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid = genmcopipe_coproc_M_if_wr_ptr;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id = 1'd0;
						gen804_cyclix_genvar = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
						gen145_rtl_var = gen804_cyclix_genvar;
						if (gen145_rtl_var)
							begin
							genmcopipe_coproc_M_if_wr_done = 32'd1;
							end
						end
					end
				end
			genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done = gen353_pipex_var;
			gen805_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen146_rtl_var = gen805_cyclix_genvar;
			if (gen146_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].Ext_coproc_req_done = gen353_pipex_var;
				end
			gen354_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
			gen355_pipex_var = gen354_pipex_var;
			gen806_cyclix_genvar = gen355_pipex_var;
			gen147_rtl_var = gen806_cyclix_genvar;
			if (gen147_rtl_var)
				begin
				gen807_cyclix_genvar = genpstage_EXEC_genctrl_active;
				gen148_rtl_var = gen807_cyclix_genvar;
				if (gen148_rtl_var)
					begin
					genpstage_EXEC_genctrl_stalled_glbl = 32'd1;
					end
				genpstage_EXEC_genctrl_active = 32'd0;
				end
			end
		gen356_pipex_var = genpstage_EXEC_TRX_LOCAL.custom0_ext_req;
		gen808_cyclix_genvar = gen356_pipex_var;
		gen149_rtl_var = gen808_cyclix_genvar;
		if (gen149_rtl_var)
			begin
			gen809_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen150_rtl_var = gen809_cyclix_genvar;
			if (gen150_rtl_var)
				begin
				gen810_cyclix_genvar = ~genmcopipe_coproc_custom0_if_full_flag;
				gen811_cyclix_genvar = gen810_cyclix_genvar;
				gen151_rtl_var = gen811_cyclix_genvar;
				if (gen151_rtl_var)
					begin
					gen446_pipex_req_struct.we = 32'd0;
					gen446_pipex_req_struct.wdata = genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq;
					gen152_rtl_var = !rst_i;
					gen153_rtl_var = gen152_rtl_var;
					if (gen153_rtl_var)
						begin
						genmcopipe_coproc_custom0_if_req_genfifo_req_o = 32'd1;
						gen154_rtl_var = genmcopipe_coproc_custom0_if_req_genfifo_reqbuf_req;
						if (gen154_rtl_var)
							begin
							gen812_cyclix_genvar = 32'd0;
							end
						gen155_rtl_var = 1'd0;
						gen155_rtl_var = (gen155_rtl_var || gen154_rtl_var);
						gen155_rtl_var = !gen155_rtl_var;
						if (gen155_rtl_var)
							begin
							genmcopipe_coproc_custom0_if_req_genfifo_wdata_bo = gen446_pipex_req_struct;
							gen812_cyclix_genvar = genmcopipe_coproc_custom0_if_req_genfifo_ack_i;
							end
						genmcopipe_coproc_custom0_if_req_genfifo_reqbuf_req = 32'd1;
						end
					gen813_cyclix_genvar = gen812_cyclix_genvar;
					gen156_rtl_var = gen813_cyclix_genvar;
					if (gen156_rtl_var)
						begin
						gen357_pipex_var = 32'd1;
						gen814_cyclix_genvar = !32'd0;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending = gen814_cyclix_genvar;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid = genmcopipe_coproc_custom0_if_wr_ptr;
						genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id = 1'd1;
						gen815_cyclix_genvar = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
						gen157_rtl_var = gen815_cyclix_genvar;
						if (gen157_rtl_var)
							begin
							genmcopipe_coproc_custom0_if_wr_done = 32'd1;
							end
						end
					end
				end
			genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done = gen357_pipex_var;
			gen816_cyclix_genvar = genpstage_EXEC_genctrl_active;
			gen158_rtl_var = gen816_cyclix_genvar;
			if (gen158_rtl_var)
				begin
				genpstage_EXEC_TRX_BUF[0].Ext_coproc_req_done = gen357_pipex_var;
				end
			gen358_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
			gen359_pipex_var = gen358_pipex_var;
			gen817_cyclix_genvar = gen359_pipex_var;
			gen159_rtl_var = gen817_cyclix_genvar;
			if (gen159_rtl_var)
				begin
				gen818_cyclix_genvar = genpstage_EXEC_genctrl_active;
				gen160_rtl_var = gen818_cyclix_genvar;
				if (gen160_rtl_var)
					begin
					genpstage_EXEC_genctrl_stalled_glbl = 32'd1;
					end
				genpstage_EXEC_genctrl_active = 32'd0;
				end
			end
		end
	genpstage_EXEC_TRX_LOCAL.alu_result_wide = genpstage_EXEC_TRX_LOCAL.alu_op1_wide;
	gen360_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_req;
	gen819_cyclix_genvar = gen360_pipex_var;
	gen161_rtl_var = gen819_cyclix_genvar;
	if (gen161_rtl_var)
		begin
		case (genpstage_EXEC_TRX_LOCAL.alu_opcode)
			32'd0:
				begin
				gen361_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide + genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen361_pipex_var;
				end
			32'd1:
				begin
				gen362_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide - genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen362_pipex_var;
				end
			32'd2:
				begin
				gen363_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen363_pipex_var;
				end
			32'd3:
				begin
				gen364_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide | genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen364_pipex_var;
				end
			32'd4:
				begin
				gen365_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide << genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen365_pipex_var;
				end
			32'd5:
				begin
				gen366_pipex_var = {32'd0, genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]};
				gen367_pipex_var = (gen366_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen367_pipex_var;
				end
			32'd6:
				begin
				gen368_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0];
				gen369_pipex_var = gen368_pipex_var[32'd31];
				gen370_pipex_var = {gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, gen369_pipex_var, genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]};
				gen371_pipex_var = (gen370_pipex_var >>> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen371_pipex_var;
				end
			32'd7:
				begin
				gen372_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide ^ genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen372_pipex_var;
				end
			32'd8:
				begin
				gen373_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2_wide;
				gen374_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & gen373_pipex_var);
				genpstage_EXEC_TRX_LOCAL.alu_result_wide = gen374_pipex_var;
				end
		endcase
		genpstage_EXEC_TRX_LOCAL.alu_result = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31:0];
		genpstage_EXEC_TRX_LOCAL.alu_CF = genpstage_EXEC_TRX_LOCAL.alu_result_wide[32];
		genpstage_EXEC_TRX_LOCAL.alu_SF = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31];
		gen375_pipex_var = |genpstage_EXEC_TRX_LOCAL.alu_result;
		gen376_pipex_var = ~gen375_pipex_var;
		genpstage_EXEC_TRX_LOCAL.alu_ZF = gen376_pipex_var;
		gen377_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op1[31];
		gen378_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2[31];
		gen379_pipex_var = (gen377_pipex_var & gen378_pipex_var);
		gen380_pipex_var = (gen379_pipex_var & genpstage_EXEC_TRX_LOCAL.alu_result[31]);
		gen381_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_result[31];
		gen382_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1[31] & genpstage_EXEC_TRX_LOCAL.alu_op2[31]);
		gen383_pipex_var = (gen382_pipex_var & gen381_pipex_var);
		gen384_pipex_var = (gen380_pipex_var | gen383_pipex_var);
		genpstage_EXEC_TRX_LOCAL.alu_OF = gen384_pipex_var;
		gen385_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
		gen820_cyclix_genvar = gen385_pipex_var;
		gen162_rtl_var = gen820_cyclix_genvar;
		if (gen162_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.alu_overflow = genpstage_EXEC_TRX_LOCAL.alu_CF;
			end
		gen386_pipex_var = 1'd0;
		gen386_pipex_var = (gen386_pipex_var || gen385_pipex_var);
		gen386_pipex_var = !gen386_pipex_var;
		gen821_cyclix_genvar = gen386_pipex_var;
		gen163_rtl_var = gen821_cyclix_genvar;
		if (gen163_rtl_var)
			begin
			genpstage_EXEC_TRX_LOCAL.alu_overflow = genpstage_EXEC_TRX_LOCAL.alu_OF;
			end
		end
	case (genpstage_EXEC_TRX_LOCAL.rd_source)
		32'd0:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.immediate;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd1:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_result;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd2:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_CF;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd3:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.alu_OF;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd4:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.nextinstr_addr;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
		32'd6:
			begin
			genpstage_EXEC_TRX_LOCAL.rd_wdata = genpstage_EXEC_TRX_LOCAL.csr_rdata;
			genpstage_EXEC_TRX_LOCAL.rd_rdy = 32'd1;
			end
	endcase
	// Processing of next pstage busyness
	gen822_cyclix_genvar = ~genpstage_MEM_genctrl_rdy;
	gen823_cyclix_genvar = gen822_cyclix_genvar;
	gen164_rtl_var = gen823_cyclix_genvar;
	if (gen164_rtl_var)
		begin
		gen824_cyclix_genvar = genpstage_EXEC_genctrl_active;
		gen165_rtl_var = gen824_cyclix_genvar;
		if (gen165_rtl_var)
			begin
			genpstage_EXEC_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_EXEC_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen825_cyclix_genvar = genpstage_EXEC_genctrl_stalled_glbl;
	gen166_rtl_var = gen825_cyclix_genvar;
	if (gen166_rtl_var)
		begin
		genpstage_EXEC_genctrl_finish = 32'd0;
		genpstage_EXEC_genctrl_succ = 32'd0;
		end
	gen826_cyclix_genvar = 1'd0;
	gen826_cyclix_genvar = (gen826_cyclix_genvar || gen825_cyclix_genvar);
	gen826_cyclix_genvar = !gen826_cyclix_genvar;
	gen167_rtl_var = gen826_cyclix_genvar;
	if (gen167_rtl_var)
		begin
		genpstage_EXEC_genctrl_finish = genpstage_EXEC_genctrl_occupied;
		genpstage_EXEC_genctrl_succ = genpstage_EXEC_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen827_cyclix_genvar = genpstage_EXEC_genctrl_finish;
	gen168_rtl_var = gen827_cyclix_genvar;
	if (gen168_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen828_cyclix_genvar = genpstage_EXEC_genctrl_succ;
		gen169_rtl_var = gen828_cyclix_genvar;
		if (gen169_rtl_var)
			begin
			gen829_cyclix_genvar = genpstage_MEM_genctrl_rdy;
			gen170_rtl_var = gen829_cyclix_genvar;
			if (gen170_rtl_var)
				begin
				// propagating transaction context
				genpstage_MEM_push_trx.rd_req = genpstage_EXEC_TRX_LOCAL.rd_req;
				genpstage_MEM_push_trx.rd_addr = genpstage_EXEC_TRX_LOCAL.rd_addr;
				genpstage_MEM_push_trx.rd_rdy = genpstage_EXEC_TRX_LOCAL.rd_rdy;
				genpstage_MEM_push_trx.rd_wdata = genpstage_EXEC_TRX_LOCAL.rd_wdata;
				genpstage_MEM_push_trx.curinstr_addr = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				genpstage_MEM_push_trx.immediate = genpstage_EXEC_TRX_LOCAL.immediate;
				genpstage_MEM_push_trx.jump_src = genpstage_EXEC_TRX_LOCAL.jump_src;
				genpstage_MEM_push_trx.alu_result = genpstage_EXEC_TRX_LOCAL.alu_result;
				genpstage_MEM_push_trx.jump_req_cond = genpstage_EXEC_TRX_LOCAL.jump_req_cond;
				genpstage_MEM_push_trx.funct3 = genpstage_EXEC_TRX_LOCAL.funct3;
				genpstage_MEM_push_trx.alu_ZF = genpstage_EXEC_TRX_LOCAL.alu_ZF;
				genpstage_MEM_push_trx.alu_CF = genpstage_EXEC_TRX_LOCAL.alu_CF;
				genpstage_MEM_push_trx.rs2_rdata = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
				genpstage_MEM_push_trx.jump_req = genpstage_EXEC_TRX_LOCAL.jump_req;
				genpstage_MEM_push_trx.mem_req = genpstage_EXEC_TRX_LOCAL.mem_req;
				genpstage_MEM_push_trx.mem_be = genpstage_EXEC_TRX_LOCAL.mem_be;
				genpstage_MEM_push_trx.mem_cmd = genpstage_EXEC_TRX_LOCAL.mem_cmd;
				genpstage_MEM_push_trx.load_signext = genpstage_EXEC_TRX_LOCAL.load_signext;
				genpstage_MEM_push_trx.rd_source = genpstage_EXEC_TRX_LOCAL.rd_source;
				genpstage_MEM_push_trx.ext_coproc_req = genpstage_EXEC_TRX_LOCAL.ext_coproc_req;
				genpstage_MEM_push_trx.genmcopipe_handle_coproc_M_if.if_id = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id;
				genpstage_MEM_push_trx.genmcopipe_handle_coproc_M_if.resp_done = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
				genpstage_MEM_push_trx.genmcopipe_handle_coproc_M_if.rdata = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata;
				genpstage_MEM_push_trx.genmcopipe_handle_coproc_M_if.rdreq_pending = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
				genpstage_MEM_push_trx.genmcopipe_handle_coproc_M_if.tid = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid;
				genpstage_MEM_TRX_PUSHED = genpstage_MEM_push_trx;
				genpstage_MEM_TRX_BUF[0] = genpstage_MEM_push_trx;
				genpstage_MEM_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_MEM_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_MEM_TRX_BUF_COUNTER = (genpstage_MEM_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_EXEC_genctrl_stalled_glbl = 32'd0;
		genpstage_EXEC_TRX_BUF[0] = '{default:32'd0};
		genpstage_EXEC_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER - 32'd1);
		end
	gen830_cyclix_genvar = ~genpstage_EXEC_TRX_BUF_COUNTER_FULL;
	genpstage_EXEC_genctrl_rdy = gen830_cyclix_genvar;
	genpstage_EXEC_genctrl_working = (genpstage_EXEC_genctrl_succ | genpstage_EXEC_genctrl_stalled_glbl);
	// #### Stage processing: IDECODE ####
	genpstage_IDECODE_genctrl_succ = 32'd0;
	genpstage_IDECODE_genctrl_working = 32'd0;
	gen831_cyclix_genvar = genpstage_IDECODE_genctrl_stalled_glbl;
	gen171_rtl_var = gen831_cyclix_genvar;
	if (gen171_rtl_var)
		begin
		genpstage_IDECODE_genctrl_new = 32'd0;
		genpstage_IDECODE_genctrl_stalled_glbl = 32'd0;
		genpstage_IDECODE_genctrl_active = 32'd1;
		end
	gen832_cyclix_genvar = 1'd0;
	gen832_cyclix_genvar = (gen832_cyclix_genvar || gen831_cyclix_genvar);
	gen832_cyclix_genvar = !gen832_cyclix_genvar;
	gen172_rtl_var = gen832_cyclix_genvar;
	if (gen172_rtl_var)
		begin
		genpstage_IDECODE_genctrl_active = genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY;
		genpstage_IDECODE_genctrl_new = genpstage_IDECODE_genctrl_active;
		end
	genpstage_IDECODE_genctrl_occupied = genpstage_IDECODE_genctrl_active;
	genpstage_IDECODE_genctrl_finish = 32'd0;
	genpstage_IDECODE_genpctrl_flushreq = 32'd0;
	genpstage_IDECODE_genpctrl_flushreq = (genpstage_IDECODE_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
	gen833_cyclix_genvar = genpstage_IDECODE_genctrl_occupied;
	gen173_rtl_var = gen833_cyclix_genvar;
	if (gen173_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen834_cyclix_genvar = genpstage_IDECODE_genctrl_new;
		gen174_rtl_var = gen834_cyclix_genvar;
		if (gen174_rtl_var)
			begin
			genpstage_IDECODE_TRX_BUF[0].rs1_rdata = 32'd0;
			genpstage_IDECODE_TRX_BUF[0].rs2_rdata = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_IDECODE_TRX_LOCAL.instr_code = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.opcode = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs1_addr = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs2_addr = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rd_addr = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.funct3 = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.funct7 = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.shamt = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.pred = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.succ = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.csrnum = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.zimm = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_I = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_S = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_B = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_U = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate_J = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
		genpstage_IDECODE_TRX_LOCAL.immediate = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.jump_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.jump_req_cond = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.mem_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.mem_cmd = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.ext_coproc_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.m_ext_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.fencereq = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.ebreakreq = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.ecallreq = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.custom0_ext_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.load_signext = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.mret_req = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.rs1_rdata = genpstage_IDECODE_TRX_BUF[0].rs1_rdata;
		genpstage_IDECODE_TRX_LOCAL.rs2_rdata = genpstage_IDECODE_TRX_BUF[0].rs2_rdata;
		genpstage_IDECODE_TRX_LOCAL.csr_rdata = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_op1 = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_op2 = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_op1_wide = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.alu_op2_wide = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.curinstr_addr = genpstage_IDECODE_TRX_BUF[0].curinstr_addr;
		genpstage_IDECODE_TRX_LOCAL.nextinstr_addr = genpstage_IDECODE_TRX_BUF[0].nextinstr_addr;
		// Acquiring mcopipe rdata
		gen835_cyclix_genvar = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
		gen175_rtl_var = gen835_cyclix_genvar;
		if (gen175_rtl_var)
			begin
			gen836_cyclix_genvar = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == 1'd0);
			gen837_cyclix_genvar = gen836_cyclix_genvar;
			gen176_rtl_var = gen837_cyclix_genvar;
			if (gen176_rtl_var)
				begin
				gen838_cyclix_genvar = (genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
				gen839_cyclix_genvar = gen838_cyclix_genvar;
				gen177_rtl_var = gen839_cyclix_genvar;
				if (gen177_rtl_var)
					begin
					gen178_rtl_var = !rst_i;
					gen179_rtl_var = gen178_rtl_var;
					if (gen179_rtl_var)
						begin
						gen840_cyclix_genvar = 32'd0;
						gen180_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen180_rtl_var)
							begin
							gen840_cyclix_genvar = 32'd1;
							gen447_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen841_cyclix_genvar = gen840_cyclix_genvar;
					gen181_rtl_var = gen841_cyclix_genvar;
					if (gen181_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending = 32'd0;
						genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done = 32'd1;
						genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata = gen447_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen842_cyclix_genvar = genpstage_IDECODE_genpctrl_flushreq;
		gen182_rtl_var = gen842_cyclix_genvar;
		if (gen182_rtl_var)
			begin
			genpstage_IDECODE_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen227_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen843_cyclix_genvar = gen227_pipex_var;
	gen183_rtl_var = gen843_cyclix_genvar;
	if (gen183_rtl_var)
		begin
		genpstage_IDECODE_genctrl_active = 32'd0;
		end
	gen844_cyclix_genvar = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
	gen184_rtl_var = gen844_cyclix_genvar;
	if (gen184_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.instr_code = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
		end
	gen228_pipex_var = genpstage_IDECODE_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
	gen229_pipex_var = ~gen228_pipex_var;
	gen230_pipex_var = gen229_pipex_var;
	gen845_cyclix_genvar = gen230_pipex_var;
	gen185_rtl_var = gen845_cyclix_genvar;
	if (gen185_rtl_var)
		begin
		gen846_cyclix_genvar = genpstage_IDECODE_genctrl_active;
		gen186_rtl_var = gen846_cyclix_genvar;
		if (gen186_rtl_var)
			begin
			genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IDECODE_genctrl_active = 32'd0;
		end
	genpstage_IDECODE_TRX_LOCAL.opcode = genpstage_IDECODE_TRX_LOCAL.instr_code[6:0];
	genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd0;
	genpstage_IDECODE_TRX_LOCAL.rs1_addr = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
	genpstage_IDECODE_TRX_LOCAL.rs2_addr = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
	genpstage_IDECODE_TRX_LOCAL.rd_addr = genpstage_IDECODE_TRX_LOCAL.instr_code[11:7];
	genpstage_IDECODE_TRX_LOCAL.funct3 = genpstage_IDECODE_TRX_LOCAL.instr_code[14:12];
	genpstage_IDECODE_TRX_LOCAL.funct7 = genpstage_IDECODE_TRX_LOCAL.instr_code[31:25];
	genpstage_IDECODE_TRX_LOCAL.shamt = genpstage_IDECODE_TRX_LOCAL.instr_code[24:20];
	genpstage_IDECODE_TRX_LOCAL.pred = genpstage_IDECODE_TRX_LOCAL.instr_code[27:24];
	genpstage_IDECODE_TRX_LOCAL.succ = genpstage_IDECODE_TRX_LOCAL.instr_code[23:20];
	genpstage_IDECODE_TRX_LOCAL.csrnum = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
	genpstage_IDECODE_TRX_LOCAL.zimm = genpstage_IDECODE_TRX_LOCAL.instr_code[19:15];
	gen231_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[31:20];
	gen232_pipex_var = gen231_pipex_var[32'd31];
	gen233_pipex_var = {gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, gen232_pipex_var, genpstage_IDECODE_TRX_LOCAL.instr_code[31:20]};
	genpstage_IDECODE_TRX_LOCAL.immediate_I = gen233_pipex_var;
	gen234_pipex_var = {genpstage_IDECODE_TRX_LOCAL.instr_code[31:25], genpstage_IDECODE_TRX_LOCAL.instr_code[11:7]};
	gen235_pipex_var = gen234_pipex_var[32'd11];
	gen236_pipex_var = {gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen235_pipex_var, gen234_pipex_var};
	genpstage_IDECODE_TRX_LOCAL.immediate_S = gen236_pipex_var;
	gen237_pipex_var = {genpstage_IDECODE_TRX_LOCAL.instr_code[31], genpstage_IDECODE_TRX_LOCAL.instr_code[7], genpstage_IDECODE_TRX_LOCAL.instr_code[30:25], genpstage_IDECODE_TRX_LOCAL.instr_code[11:8], 1'd0};
	gen238_pipex_var = gen237_pipex_var[32'd12];
	gen239_pipex_var = {gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen238_pipex_var, gen237_pipex_var};
	genpstage_IDECODE_TRX_LOCAL.immediate_B = gen239_pipex_var;
	gen240_pipex_var = {genpstage_IDECODE_TRX_LOCAL.instr_code[31:12], 12'd0};
	genpstage_IDECODE_TRX_LOCAL.immediate_U = gen240_pipex_var;
	gen241_pipex_var = {genpstage_IDECODE_TRX_LOCAL.instr_code[31], genpstage_IDECODE_TRX_LOCAL.instr_code[19:12], genpstage_IDECODE_TRX_LOCAL.instr_code[20], genpstage_IDECODE_TRX_LOCAL.instr_code[30:21], 1'd0};
	gen242_pipex_var = gen241_pipex_var[32'd20];
	gen243_pipex_var = {gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen242_pipex_var, gen241_pipex_var};
	genpstage_IDECODE_TRX_LOCAL.immediate_J = gen243_pipex_var;
	case (genpstage_IDECODE_TRX_LOCAL.opcode)
		32'd55:
			begin
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_U;
			end
		32'd23:
			begin
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd2;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_U;
			end
		32'd111:
			begin
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd2;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd4;
			genpstage_IDECODE_TRX_LOCAL.jump_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_J;
			end
		32'd103:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd4;
			genpstage_IDECODE_TRX_LOCAL.jump_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_I;
			end
		32'd99:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.jump_req_cond = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_B;
			gen244_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == 32'd6);
			gen245_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct3 == 32'd7);
			gen246_pipex_var = (gen244_pipex_var | gen245_pipex_var);
			gen247_pipex_var = gen246_pipex_var;
			gen847_cyclix_genvar = gen247_pipex_var;
			gen187_rtl_var = gen847_cyclix_genvar;
			if (gen187_rtl_var)
				begin
				genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd1;
				end
			end
		32'd3:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd5;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.mem_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.mem_cmd = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_I;
			end
		32'd35:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.mem_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.mem_cmd = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_S;
			end
		32'd19:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.immediate = genpstage_IDECODE_TRX_LOCAL.immediate_I;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			case (genpstage_IDECODE_TRX_LOCAL.funct3)
				32'd0:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd1:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd4;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					gen248_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen248_pipex_var;
					end
				32'd2:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd4:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd7;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd5:
					begin
					gen249_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
					gen848_cyclix_genvar = gen249_pipex_var;
					gen188_rtl_var = gen848_cyclix_genvar;
					if (gen188_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd6;
						end
					gen250_pipex_var = 1'd0;
					gen250_pipex_var = (gen250_pipex_var || gen249_pipex_var);
					gen250_pipex_var = !gen250_pipex_var;
					gen849_cyclix_genvar = gen250_pipex_var;
					gen189_rtl_var = gen849_cyclix_genvar;
					if (gen189_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd5;
						end
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					gen251_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.instr_code[24:20]};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen251_pipex_var;
					end
				32'd6:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd7:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd2;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
			endcase
			end
		32'd51:
			begin
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
			case (genpstage_IDECODE_TRX_LOCAL.funct3)
				32'd0:
					begin
					gen252_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
					gen850_cyclix_genvar = gen252_pipex_var;
					gen190_rtl_var = gen850_cyclix_genvar;
					if (gen190_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
						end
					gen253_pipex_var = 1'd0;
					gen253_pipex_var = (gen253_pipex_var || gen252_pipex_var);
					gen253_pipex_var = !gen253_pipex_var;
					gen851_cyclix_genvar = gen253_pipex_var;
					gen191_rtl_var = gen851_cyclix_genvar;
					if (gen191_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd0;
						end
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd1:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd4;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd2:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_unsigned = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd2;
					end
				32'd4:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd7;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd5:
					begin
					gen254_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[30];
					gen852_cyclix_genvar = gen254_pipex_var;
					gen192_rtl_var = gen852_cyclix_genvar;
					if (gen192_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd6;
						end
					gen255_pipex_var = 1'd0;
					gen255_pipex_var = (gen255_pipex_var || gen254_pipex_var);
					gen255_pipex_var = !gen255_pipex_var;
					gen853_cyclix_genvar = gen255_pipex_var;
					gen193_rtl_var = gen853_cyclix_genvar;
					if (gen193_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd5;
						end
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd6:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
				32'd7:
					begin
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd2;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd1;
					end
			endcase
			gen256_pipex_var = (genpstage_IDECODE_TRX_LOCAL.funct7 == 32'd1);
			gen257_pipex_var = gen256_pipex_var;
			gen854_cyclix_genvar = gen257_pipex_var;
			gen194_rtl_var = gen854_cyclix_genvar;
			if (gen194_rtl_var)
				begin
				genpstage_IDECODE_TRX_LOCAL.ext_coproc_req = 32'd1;
				genpstage_IDECODE_TRX_LOCAL.m_ext_req = 32'd1;
				genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd7;
				end
			end
		32'd15:
			begin
			genpstage_IDECODE_TRX_LOCAL.fencereq = 32'd1;
			end
		32'd115:
			begin
			case (genpstage_IDECODE_TRX_LOCAL.funct3)
				32'd0:
					begin
					gen258_pipex_var = genpstage_IDECODE_TRX_LOCAL.instr_code[20];
					gen855_cyclix_genvar = gen258_pipex_var;
					gen195_rtl_var = gen855_cyclix_genvar;
					if (gen195_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.ebreakreq = 32'd1;
						end
					gen259_pipex_var = 1'd0;
					gen259_pipex_var = (gen259_pipex_var || gen258_pipex_var);
					gen259_pipex_var = !gen259_pipex_var;
					gen856_cyclix_genvar = gen259_pipex_var;
					gen196_rtl_var = gen856_cyclix_genvar;
					if (gen196_rtl_var)
						begin
						genpstage_IDECODE_TRX_LOCAL.ecallreq = 32'd1;
						end
					end
				32'd1:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd2:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd3;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd3:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					end
				32'd5:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					gen260_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.zimm};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen260_pipex_var;
					end
				32'd6:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					gen261_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.zimm};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen261_pipex_var;
					end
				32'd7:
					begin
					genpstage_IDECODE_TRX_LOCAL.csrreq = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd6;
					genpstage_IDECODE_TRX_LOCAL.alu_req = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.alu_opcode = 32'd8;
					genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd1;
					genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd2;
					gen262_pipex_var = {27'd0, genpstage_IDECODE_TRX_LOCAL.zimm};
					genpstage_IDECODE_TRX_LOCAL.immediate = gen262_pipex_var;
					end
			endcase
			end
		32'd11:
			begin
			genpstage_IDECODE_TRX_LOCAL.ext_coproc_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.custom0_ext_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rs1_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rs2_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.op1_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.op2_source = 32'd0;
			genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd1;
			genpstage_IDECODE_TRX_LOCAL.rd_source = 32'd7;
			end
	endcase
	gen263_pipex_var = genpstage_IDECODE_TRX_LOCAL.mem_req;
	gen857_cyclix_genvar = gen263_pipex_var;
	gen197_rtl_var = gen857_cyclix_genvar;
	if (gen197_rtl_var)
		begin
		case (genpstage_IDECODE_TRX_LOCAL.funct3)
			32'd0:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd1;
				genpstage_IDECODE_TRX_LOCAL.load_signext = 32'd1;
				end
			32'd1:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd3;
				genpstage_IDECODE_TRX_LOCAL.load_signext = 32'd1;
				end
			32'd2:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd15;
				end
			32'd4:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd1;
				end
			32'd5:
				begin
				genpstage_IDECODE_TRX_LOCAL.mem_be = 32'd3;
				end
		endcase
		end
	gen264_pipex_var = (genpstage_IDECODE_TRX_LOCAL.instr_code == 32'd807403635);
	gen265_pipex_var = gen264_pipex_var;
	gen858_cyclix_genvar = gen265_pipex_var;
	gen198_rtl_var = gen858_cyclix_genvar;
	if (gen198_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.mret_req = 32'd1;
		genpstage_IDECODE_TRX_LOCAL.jump_req = 32'd1;
		genpstage_IDECODE_TRX_LOCAL.jump_req_cond = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.jump_src = 32'd0;
		genpstage_IDECODE_TRX_LOCAL.immediate = genpsticky_glbl_MRETADDR;
		end
	gen266_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rd_addr == 32'd0);
	gen267_pipex_var = gen266_pipex_var;
	gen859_cyclix_genvar = gen267_pipex_var;
	gen199_rtl_var = gen859_cyclix_genvar;
	if (gen199_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.rd_req = 32'd0;
		end
	gen268_pipex_var[1] = gen860_cyclix_genvar[1];
	gen268_pipex_var[2] = gen860_cyclix_genvar[2];
	gen268_pipex_var[3] = gen860_cyclix_genvar[3];
	gen268_pipex_var[4] = gen860_cyclix_genvar[4];
	gen268_pipex_var[5] = gen860_cyclix_genvar[5];
	gen268_pipex_var[6] = gen860_cyclix_genvar[6];
	gen268_pipex_var[7] = gen860_cyclix_genvar[7];
	gen268_pipex_var[8] = gen860_cyclix_genvar[8];
	gen268_pipex_var[9] = gen860_cyclix_genvar[9];
	gen268_pipex_var[10] = gen860_cyclix_genvar[10];
	gen268_pipex_var[11] = gen860_cyclix_genvar[11];
	gen268_pipex_var[12] = gen860_cyclix_genvar[12];
	gen268_pipex_var[13] = gen860_cyclix_genvar[13];
	gen268_pipex_var[14] = gen860_cyclix_genvar[14];
	gen268_pipex_var[15] = gen860_cyclix_genvar[15];
	gen268_pipex_var[16] = gen860_cyclix_genvar[16];
	gen268_pipex_var[17] = gen860_cyclix_genvar[17];
	gen268_pipex_var[18] = gen860_cyclix_genvar[18];
	gen268_pipex_var[19] = gen860_cyclix_genvar[19];
	gen268_pipex_var[20] = gen860_cyclix_genvar[20];
	gen268_pipex_var[21] = gen860_cyclix_genvar[21];
	gen268_pipex_var[22] = gen860_cyclix_genvar[22];
	gen268_pipex_var[23] = gen860_cyclix_genvar[23];
	gen268_pipex_var[24] = gen860_cyclix_genvar[24];
	gen268_pipex_var[25] = gen860_cyclix_genvar[25];
	gen268_pipex_var[26] = gen860_cyclix_genvar[26];
	gen268_pipex_var[27] = gen860_cyclix_genvar[27];
	gen268_pipex_var[28] = gen860_cyclix_genvar[28];
	gen268_pipex_var[29] = gen860_cyclix_genvar[29];
	gen268_pipex_var[30] = gen860_cyclix_genvar[30];
	gen268_pipex_var[31] = gen860_cyclix_genvar[31];
	genpstage_IDECODE_TRX_LOCAL.rs1_rdata = gen268_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs1_addr];
	gen269_pipex_var[1] = gen860_cyclix_genvar[1];
	gen269_pipex_var[2] = gen860_cyclix_genvar[2];
	gen269_pipex_var[3] = gen860_cyclix_genvar[3];
	gen269_pipex_var[4] = gen860_cyclix_genvar[4];
	gen269_pipex_var[5] = gen860_cyclix_genvar[5];
	gen269_pipex_var[6] = gen860_cyclix_genvar[6];
	gen269_pipex_var[7] = gen860_cyclix_genvar[7];
	gen269_pipex_var[8] = gen860_cyclix_genvar[8];
	gen269_pipex_var[9] = gen860_cyclix_genvar[9];
	gen269_pipex_var[10] = gen860_cyclix_genvar[10];
	gen269_pipex_var[11] = gen860_cyclix_genvar[11];
	gen269_pipex_var[12] = gen860_cyclix_genvar[12];
	gen269_pipex_var[13] = gen860_cyclix_genvar[13];
	gen269_pipex_var[14] = gen860_cyclix_genvar[14];
	gen269_pipex_var[15] = gen860_cyclix_genvar[15];
	gen269_pipex_var[16] = gen860_cyclix_genvar[16];
	gen269_pipex_var[17] = gen860_cyclix_genvar[17];
	gen269_pipex_var[18] = gen860_cyclix_genvar[18];
	gen269_pipex_var[19] = gen860_cyclix_genvar[19];
	gen269_pipex_var[20] = gen860_cyclix_genvar[20];
	gen269_pipex_var[21] = gen860_cyclix_genvar[21];
	gen269_pipex_var[22] = gen860_cyclix_genvar[22];
	gen269_pipex_var[23] = gen860_cyclix_genvar[23];
	gen269_pipex_var[24] = gen860_cyclix_genvar[24];
	gen269_pipex_var[25] = gen860_cyclix_genvar[25];
	gen269_pipex_var[26] = gen860_cyclix_genvar[26];
	gen269_pipex_var[27] = gen860_cyclix_genvar[27];
	gen269_pipex_var[28] = gen860_cyclix_genvar[28];
	gen269_pipex_var[29] = gen860_cyclix_genvar[29];
	gen269_pipex_var[30] = gen860_cyclix_genvar[30];
	gen269_pipex_var[31] = gen860_cyclix_genvar[31];
	genpstage_IDECODE_TRX_LOCAL.rs2_rdata = gen269_pipex_var[genpstage_IDECODE_TRX_LOCAL.rs2_addr];
	gen270_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs1_addr == 32'd0);
	gen271_pipex_var = gen270_pipex_var;
	gen861_cyclix_genvar = gen271_pipex_var;
	gen200_rtl_var = gen861_cyclix_genvar;
	if (gen200_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.rs1_rdata = 32'd0;
		end
	gen272_pipex_var = (genpstage_IDECODE_TRX_LOCAL.rs2_addr == 32'd0);
	gen273_pipex_var = gen272_pipex_var;
	gen862_cyclix_genvar = gen273_pipex_var;
	gen201_rtl_var = gen862_cyclix_genvar;
	if (gen201_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.rs2_rdata = 32'd0;
		end
	gen274_pipex_var = genpstage_IDECODE_TRX_LOCAL.csrreq;
	gen863_cyclix_genvar = gen274_pipex_var;
	gen202_rtl_var = gen863_cyclix_genvar;
	if (gen202_rtl_var)
		begin
		genpstage_IDECODE_TRX_LOCAL.csr_rdata = genpsticky_glbl_CSR_MCAUSE;
		end
	gen275_pipex_var = genpstage_WB_genctrl_working;
	gen276_pipex_var = genpstage_WB_TRX_LOCAL.rd_req;
	gen277_pipex_var = (gen275_pipex_var & gen276_pipex_var);
	gen278_pipex_var = gen277_pipex_var;
	gen864_cyclix_genvar = gen278_pipex_var;
	gen203_rtl_var = gen864_cyclix_genvar;
	if (gen203_rtl_var)
		begin
		gen279_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
		gen865_cyclix_genvar = gen279_pipex_var;
		gen204_rtl_var = gen865_cyclix_genvar;
		if (gen204_rtl_var)
			begin
			gen280_pipex_var = genpstage_WB_TRX_LOCAL.rd_addr;
			gen281_pipex_var = (gen280_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
			gen282_pipex_var = gen281_pipex_var;
			gen866_cyclix_genvar = gen282_pipex_var;
			gen205_rtl_var = gen866_cyclix_genvar;
			if (gen205_rtl_var)
				begin
				gen283_pipex_var = genpstage_WB_TRX_LOCAL.rd_rdy;
				gen284_pipex_var = gen283_pipex_var;
				gen867_cyclix_genvar = gen284_pipex_var;
				gen206_rtl_var = gen867_cyclix_genvar;
				if (gen206_rtl_var)
					begin
					gen285_pipex_var = genpstage_WB_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs1_rdata = gen285_pipex_var;
					gen868_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen207_rtl_var = gen868_cyclix_genvar;
					if (gen207_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs1_rdata = gen285_pipex_var;
						end
					end
				gen286_pipex_var = 1'd0;
				gen286_pipex_var = (gen286_pipex_var || gen284_pipex_var);
				gen286_pipex_var = !gen286_pipex_var;
				gen869_cyclix_genvar = gen286_pipex_var;
				gen208_rtl_var = gen869_cyclix_genvar;
				if (gen208_rtl_var)
					begin
					gen870_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen209_rtl_var = gen870_cyclix_genvar;
					if (gen209_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		gen287_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
		gen871_cyclix_genvar = gen287_pipex_var;
		gen210_rtl_var = gen871_cyclix_genvar;
		if (gen210_rtl_var)
			begin
			gen288_pipex_var = genpstage_WB_TRX_LOCAL.rd_addr;
			gen289_pipex_var = (gen288_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
			gen290_pipex_var = gen289_pipex_var;
			gen872_cyclix_genvar = gen290_pipex_var;
			gen211_rtl_var = gen872_cyclix_genvar;
			if (gen211_rtl_var)
				begin
				gen291_pipex_var = genpstage_WB_TRX_LOCAL.rd_rdy;
				gen292_pipex_var = gen291_pipex_var;
				gen873_cyclix_genvar = gen292_pipex_var;
				gen212_rtl_var = gen873_cyclix_genvar;
				if (gen212_rtl_var)
					begin
					gen293_pipex_var = genpstage_WB_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs2_rdata = gen293_pipex_var;
					gen874_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen213_rtl_var = gen874_cyclix_genvar;
					if (gen213_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs2_rdata = gen293_pipex_var;
						end
					end
				gen294_pipex_var = 1'd0;
				gen294_pipex_var = (gen294_pipex_var || gen292_pipex_var);
				gen294_pipex_var = !gen294_pipex_var;
				gen875_cyclix_genvar = gen294_pipex_var;
				gen214_rtl_var = gen875_cyclix_genvar;
				if (gen214_rtl_var)
					begin
					gen876_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen215_rtl_var = gen876_cyclix_genvar;
					if (gen215_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		end
	gen295_pipex_var = genpstage_MEM_genctrl_working;
	gen296_pipex_var = genpstage_MEM_TRX_LOCAL.rd_req;
	gen297_pipex_var = (gen295_pipex_var & gen296_pipex_var);
	gen298_pipex_var = gen297_pipex_var;
	gen877_cyclix_genvar = gen298_pipex_var;
	gen216_rtl_var = gen877_cyclix_genvar;
	if (gen216_rtl_var)
		begin
		gen299_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
		gen878_cyclix_genvar = gen299_pipex_var;
		gen217_rtl_var = gen878_cyclix_genvar;
		if (gen217_rtl_var)
			begin
			gen300_pipex_var = genpstage_MEM_TRX_LOCAL.rd_addr;
			gen301_pipex_var = (gen300_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
			gen302_pipex_var = gen301_pipex_var;
			gen879_cyclix_genvar = gen302_pipex_var;
			gen218_rtl_var = gen879_cyclix_genvar;
			if (gen218_rtl_var)
				begin
				gen303_pipex_var = genpstage_MEM_TRX_LOCAL.rd_rdy;
				gen304_pipex_var = gen303_pipex_var;
				gen880_cyclix_genvar = gen304_pipex_var;
				gen219_rtl_var = gen880_cyclix_genvar;
				if (gen219_rtl_var)
					begin
					gen305_pipex_var = genpstage_MEM_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs1_rdata = gen305_pipex_var;
					gen881_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen220_rtl_var = gen881_cyclix_genvar;
					if (gen220_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs1_rdata = gen305_pipex_var;
						end
					end
				gen306_pipex_var = 1'd0;
				gen306_pipex_var = (gen306_pipex_var || gen304_pipex_var);
				gen306_pipex_var = !gen306_pipex_var;
				gen882_cyclix_genvar = gen306_pipex_var;
				gen221_rtl_var = gen882_cyclix_genvar;
				if (gen221_rtl_var)
					begin
					gen883_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen222_rtl_var = gen883_cyclix_genvar;
					if (gen222_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		gen307_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
		gen884_cyclix_genvar = gen307_pipex_var;
		gen223_rtl_var = gen884_cyclix_genvar;
		if (gen223_rtl_var)
			begin
			gen308_pipex_var = genpstage_MEM_TRX_LOCAL.rd_addr;
			gen309_pipex_var = (gen308_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
			gen310_pipex_var = gen309_pipex_var;
			gen885_cyclix_genvar = gen310_pipex_var;
			gen224_rtl_var = gen885_cyclix_genvar;
			if (gen224_rtl_var)
				begin
				gen311_pipex_var = genpstage_MEM_TRX_LOCAL.rd_rdy;
				gen312_pipex_var = gen311_pipex_var;
				gen886_cyclix_genvar = gen312_pipex_var;
				gen225_rtl_var = gen886_cyclix_genvar;
				if (gen225_rtl_var)
					begin
					gen313_pipex_var = genpstage_MEM_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs2_rdata = gen313_pipex_var;
					gen887_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen226_rtl_var = gen887_cyclix_genvar;
					if (gen226_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs2_rdata = gen313_pipex_var;
						end
					end
				gen314_pipex_var = 1'd0;
				gen314_pipex_var = (gen314_pipex_var || gen312_pipex_var);
				gen314_pipex_var = !gen314_pipex_var;
				gen888_cyclix_genvar = gen314_pipex_var;
				gen227_rtl_var = gen888_cyclix_genvar;
				if (gen227_rtl_var)
					begin
					gen889_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen228_rtl_var = gen889_cyclix_genvar;
					if (gen228_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		end
	gen315_pipex_var = genpstage_EXEC_genctrl_working;
	gen316_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_req;
	gen317_pipex_var = (gen315_pipex_var & gen316_pipex_var);
	gen318_pipex_var = gen317_pipex_var;
	gen890_cyclix_genvar = gen318_pipex_var;
	gen229_rtl_var = gen890_cyclix_genvar;
	if (gen229_rtl_var)
		begin
		gen319_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs1_req;
		gen891_cyclix_genvar = gen319_pipex_var;
		gen230_rtl_var = gen891_cyclix_genvar;
		if (gen230_rtl_var)
			begin
			gen320_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
			gen321_pipex_var = (gen320_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs1_addr);
			gen322_pipex_var = gen321_pipex_var;
			gen892_cyclix_genvar = gen322_pipex_var;
			gen231_rtl_var = gen892_cyclix_genvar;
			if (gen231_rtl_var)
				begin
				gen323_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
				gen324_pipex_var = gen323_pipex_var;
				gen893_cyclix_genvar = gen324_pipex_var;
				gen232_rtl_var = gen893_cyclix_genvar;
				if (gen232_rtl_var)
					begin
					gen325_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs1_rdata = gen325_pipex_var;
					gen894_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen233_rtl_var = gen894_cyclix_genvar;
					if (gen233_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs1_rdata = gen325_pipex_var;
						end
					end
				gen326_pipex_var = 1'd0;
				gen326_pipex_var = (gen326_pipex_var || gen324_pipex_var);
				gen326_pipex_var = !gen326_pipex_var;
				gen895_cyclix_genvar = gen326_pipex_var;
				gen234_rtl_var = gen895_cyclix_genvar;
				if (gen234_rtl_var)
					begin
					gen896_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen235_rtl_var = gen896_cyclix_genvar;
					if (gen235_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		gen327_pipex_var = genpstage_IDECODE_TRX_LOCAL.rs2_req;
		gen897_cyclix_genvar = gen327_pipex_var;
		gen236_rtl_var = gen897_cyclix_genvar;
		if (gen236_rtl_var)
			begin
			gen328_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_addr;
			gen329_pipex_var = (gen328_pipex_var == genpstage_IDECODE_TRX_LOCAL.rs2_addr);
			gen330_pipex_var = gen329_pipex_var;
			gen898_cyclix_genvar = gen330_pipex_var;
			gen237_rtl_var = gen898_cyclix_genvar;
			if (gen237_rtl_var)
				begin
				gen331_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_rdy;
				gen332_pipex_var = gen331_pipex_var;
				gen899_cyclix_genvar = gen332_pipex_var;
				gen238_rtl_var = gen899_cyclix_genvar;
				if (gen238_rtl_var)
					begin
					gen333_pipex_var = genpstage_EXEC_TRX_LOCAL.rd_wdata;
					genpstage_IDECODE_TRX_LOCAL.rs2_rdata = gen333_pipex_var;
					gen900_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen239_rtl_var = gen900_cyclix_genvar;
					if (gen239_rtl_var)
						begin
						genpstage_IDECODE_TRX_BUF[0].rs2_rdata = gen333_pipex_var;
						end
					end
				gen334_pipex_var = 1'd0;
				gen334_pipex_var = (gen334_pipex_var || gen332_pipex_var);
				gen334_pipex_var = !gen334_pipex_var;
				gen901_cyclix_genvar = gen334_pipex_var;
				gen240_rtl_var = gen901_cyclix_genvar;
				if (gen240_rtl_var)
					begin
					gen902_cyclix_genvar = genpstage_IDECODE_genctrl_active;
					gen241_rtl_var = gen902_cyclix_genvar;
					if (gen241_rtl_var)
						begin
						genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
						end
					genpstage_IDECODE_genctrl_active = 32'd0;
					end
				end
			end
		end
	genpstage_IDECODE_TRX_LOCAL.alu_op1 = genpstage_IDECODE_TRX_LOCAL.rs1_rdata;
	case (genpstage_IDECODE_TRX_LOCAL.op1_source)
		32'd1:
			begin
			genpstage_IDECODE_TRX_LOCAL.alu_op1 = genpstage_IDECODE_TRX_LOCAL.immediate;
			end
		32'd2:
			begin
			genpstage_IDECODE_TRX_LOCAL.alu_op1 = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
			end
	endcase
	genpstage_IDECODE_TRX_LOCAL.alu_op2 = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
	case (genpstage_IDECODE_TRX_LOCAL.op2_source)
		32'd1:
			begin
			genpstage_IDECODE_TRX_LOCAL.alu_op2 = genpstage_IDECODE_TRX_LOCAL.immediate;
			end
		32'd2:
			begin
			genpstage_IDECODE_TRX_LOCAL.alu_op2 = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
			end
	endcase
	gen335_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
	gen903_cyclix_genvar = gen335_pipex_var;
	gen242_rtl_var = gen903_cyclix_genvar;
	if (gen242_rtl_var)
		begin
		gen336_pipex_var = {1'd0, genpstage_IDECODE_TRX_LOCAL.alu_op1};
		genpstage_IDECODE_TRX_LOCAL.alu_op1_wide = gen336_pipex_var;
		gen337_pipex_var = {1'd0, genpstage_IDECODE_TRX_LOCAL.alu_op2};
		genpstage_IDECODE_TRX_LOCAL.alu_op2_wide = gen337_pipex_var;
		end
	gen338_pipex_var = 1'd0;
	gen338_pipex_var = (gen338_pipex_var || gen335_pipex_var);
	gen338_pipex_var = !gen338_pipex_var;
	gen904_cyclix_genvar = gen338_pipex_var;
	gen243_rtl_var = gen904_cyclix_genvar;
	if (gen243_rtl_var)
		begin
		gen339_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_op1[32'd31];
		gen340_pipex_var = {gen339_pipex_var, genpstage_IDECODE_TRX_LOCAL.alu_op1};
		genpstage_IDECODE_TRX_LOCAL.alu_op1_wide = gen340_pipex_var;
		gen341_pipex_var = genpstage_IDECODE_TRX_LOCAL.alu_op2[32'd31];
		gen342_pipex_var = {gen341_pipex_var, genpstage_IDECODE_TRX_LOCAL.alu_op2};
		genpstage_IDECODE_TRX_LOCAL.alu_op2_wide = gen342_pipex_var;
		end
	// Processing of next pstage busyness
	gen905_cyclix_genvar = ~genpstage_EXEC_genctrl_rdy;
	gen906_cyclix_genvar = gen905_cyclix_genvar;
	gen244_rtl_var = gen906_cyclix_genvar;
	if (gen244_rtl_var)
		begin
		gen907_cyclix_genvar = genpstage_IDECODE_genctrl_active;
		gen245_rtl_var = gen907_cyclix_genvar;
		if (gen245_rtl_var)
			begin
			genpstage_IDECODE_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IDECODE_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen908_cyclix_genvar = genpstage_IDECODE_genctrl_stalled_glbl;
	gen246_rtl_var = gen908_cyclix_genvar;
	if (gen246_rtl_var)
		begin
		genpstage_IDECODE_genctrl_finish = 32'd0;
		genpstage_IDECODE_genctrl_succ = 32'd0;
		end
	gen909_cyclix_genvar = 1'd0;
	gen909_cyclix_genvar = (gen909_cyclix_genvar || gen908_cyclix_genvar);
	gen909_cyclix_genvar = !gen909_cyclix_genvar;
	gen247_rtl_var = gen909_cyclix_genvar;
	if (gen247_rtl_var)
		begin
		genpstage_IDECODE_genctrl_finish = genpstage_IDECODE_genctrl_occupied;
		genpstage_IDECODE_genctrl_succ = genpstage_IDECODE_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen910_cyclix_genvar = genpstage_IDECODE_genctrl_finish;
	gen248_rtl_var = gen910_cyclix_genvar;
	if (gen248_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen911_cyclix_genvar = genpstage_IDECODE_genctrl_succ;
		gen249_rtl_var = gen911_cyclix_genvar;
		if (gen249_rtl_var)
			begin
			gen912_cyclix_genvar = genpstage_EXEC_genctrl_rdy;
			gen250_rtl_var = gen912_cyclix_genvar;
			if (gen250_rtl_var)
				begin
				// propagating transaction context
				genpstage_EXEC_push_trx.rd_req = genpstage_IDECODE_TRX_LOCAL.rd_req;
				genpstage_EXEC_push_trx.rd_addr = genpstage_IDECODE_TRX_LOCAL.rd_addr;
				genpstage_EXEC_push_trx.curinstr_addr = genpstage_IDECODE_TRX_LOCAL.curinstr_addr;
				genpstage_EXEC_push_trx.mret_req = genpstage_IDECODE_TRX_LOCAL.mret_req;
				genpstage_EXEC_push_trx.instr_code = genpstage_IDECODE_TRX_LOCAL.instr_code;
				genpstage_EXEC_push_trx.alu_op1 = genpstage_IDECODE_TRX_LOCAL.alu_op1;
				genpstage_EXEC_push_trx.alu_op2 = genpstage_IDECODE_TRX_LOCAL.alu_op2;
				genpstage_EXEC_push_trx.m_ext_req = genpstage_IDECODE_TRX_LOCAL.m_ext_req;
				genpstage_EXEC_push_trx.custom0_ext_req = genpstage_IDECODE_TRX_LOCAL.custom0_ext_req;
				genpstage_EXEC_push_trx.alu_op1_wide = genpstage_IDECODE_TRX_LOCAL.alu_op1_wide;
				genpstage_EXEC_push_trx.alu_req = genpstage_IDECODE_TRX_LOCAL.alu_req;
				genpstage_EXEC_push_trx.alu_opcode = genpstage_IDECODE_TRX_LOCAL.alu_opcode;
				genpstage_EXEC_push_trx.alu_op2_wide = genpstage_IDECODE_TRX_LOCAL.alu_op2_wide;
				genpstage_EXEC_push_trx.alu_unsigned = genpstage_IDECODE_TRX_LOCAL.alu_unsigned;
				genpstage_EXEC_push_trx.rd_source = genpstage_IDECODE_TRX_LOCAL.rd_source;
				genpstage_EXEC_push_trx.immediate = genpstage_IDECODE_TRX_LOCAL.immediate;
				genpstage_EXEC_push_trx.nextinstr_addr = genpstage_IDECODE_TRX_LOCAL.nextinstr_addr;
				genpstage_EXEC_push_trx.csr_rdata = genpstage_IDECODE_TRX_LOCAL.csr_rdata;
				genpstage_EXEC_push_trx.jump_src = genpstage_IDECODE_TRX_LOCAL.jump_src;
				genpstage_EXEC_push_trx.jump_req_cond = genpstage_IDECODE_TRX_LOCAL.jump_req_cond;
				genpstage_EXEC_push_trx.funct3 = genpstage_IDECODE_TRX_LOCAL.funct3;
				genpstage_EXEC_push_trx.rs2_rdata = genpstage_IDECODE_TRX_LOCAL.rs2_rdata;
				genpstage_EXEC_push_trx.jump_req = genpstage_IDECODE_TRX_LOCAL.jump_req;
				genpstage_EXEC_push_trx.mem_req = genpstage_IDECODE_TRX_LOCAL.mem_req;
				genpstage_EXEC_push_trx.mem_be = genpstage_IDECODE_TRX_LOCAL.mem_be;
				genpstage_EXEC_push_trx.mem_cmd = genpstage_IDECODE_TRX_LOCAL.mem_cmd;
				genpstage_EXEC_push_trx.load_signext = genpstage_IDECODE_TRX_LOCAL.load_signext;
				genpstage_EXEC_push_trx.ext_coproc_req = genpstage_IDECODE_TRX_LOCAL.ext_coproc_req;
				genpstage_EXEC_TRX_PUSHED = genpstage_EXEC_push_trx;
				genpstage_EXEC_TRX_BUF[0] = genpstage_EXEC_push_trx;
				genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_EXEC_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_IDECODE_genctrl_stalled_glbl = 32'd0;
		genpstage_IDECODE_TRX_BUF[0] = '{default:32'd0};
		genpstage_IDECODE_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER - 32'd1);
		end
	gen913_cyclix_genvar = ~genpstage_IDECODE_TRX_BUF_COUNTER_FULL;
	genpstage_IDECODE_genctrl_rdy = gen913_cyclix_genvar;
	genpstage_IDECODE_genctrl_working = (genpstage_IDECODE_genctrl_succ | genpstage_IDECODE_genctrl_stalled_glbl);
	// #### Stage processing: IFETCH ####
	genpstage_IFETCH_genctrl_succ = 32'd0;
	genpstage_IFETCH_genctrl_working = 32'd0;
	gen914_cyclix_genvar = genpstage_IFETCH_genctrl_stalled_glbl;
	gen251_rtl_var = gen914_cyclix_genvar;
	if (gen251_rtl_var)
		begin
		genpstage_IFETCH_genctrl_new = 32'd0;
		genpstage_IFETCH_genctrl_stalled_glbl = 32'd0;
		genpstage_IFETCH_genctrl_active = 32'd1;
		end
	gen915_cyclix_genvar = 1'd0;
	gen915_cyclix_genvar = (gen915_cyclix_genvar || gen914_cyclix_genvar);
	gen915_cyclix_genvar = !gen915_cyclix_genvar;
	gen252_rtl_var = gen915_cyclix_genvar;
	if (gen252_rtl_var)
		begin
		genpstage_IFETCH_genctrl_active = genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
		genpstage_IFETCH_genctrl_new = genpstage_IFETCH_genctrl_active;
		end
	genpstage_IFETCH_genctrl_occupied = genpstage_IFETCH_genctrl_active;
	genpstage_IFETCH_genctrl_finish = 32'd0;
	genpstage_IFETCH_genpctrl_flushreq = 32'd0;
	genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_IDECODE_genpctrl_flushreq);
	gen916_cyclix_genvar = genpstage_IFETCH_genctrl_occupied;
	gen253_rtl_var = gen916_cyclix_genvar;
	if (gen253_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		// Fetching locals from src_glbls
		genpstage_IFETCH_TRX_LOCAL.instr_busreq = '{default:32'd0};
		genpstage_IFETCH_TRX_LOCAL.instr_req_done = genpstage_IFETCH_TRX_BUF[0].instr_req_done;
		genpstage_IFETCH_TRX_LOCAL.curinstr_addr = genpstage_IFETCH_TRX_BUF[0].curinstr_addr;
		genpstage_IFETCH_TRX_LOCAL.nextinstr_addr = genpstage_IFETCH_TRX_BUF[0].nextinstr_addr;
		// Acquiring mcopipe rdata
		gen917_cyclix_genvar = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
		gen254_rtl_var = gen917_cyclix_genvar;
		if (gen254_rtl_var)
			begin
			gen918_cyclix_genvar = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == 1'd0);
			gen919_cyclix_genvar = gen918_cyclix_genvar;
			gen255_rtl_var = gen919_cyclix_genvar;
			if (gen255_rtl_var)
				begin
				gen920_cyclix_genvar = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
				gen921_cyclix_genvar = gen920_cyclix_genvar;
				gen256_rtl_var = gen921_cyclix_genvar;
				if (gen256_rtl_var)
					begin
					gen257_rtl_var = !rst_i;
					gen258_rtl_var = gen257_rtl_var;
					if (gen258_rtl_var)
						begin
						gen922_cyclix_genvar = 32'd0;
						gen259_rtl_var = genmcopipe_instr_mem_resp_genfifo_buf_req;
						if (gen259_rtl_var)
							begin
							gen922_cyclix_genvar = 32'd1;
							gen448_pipex_mcopipe_rdata = genmcopipe_instr_mem_resp_genfifo_buf_rdata;
							genmcopipe_instr_mem_resp_genfifo_buf_req = 32'd0;
							genmcopipe_instr_mem_resp_genfifo_buf_ack = 32'd1;
							end
						end
					gen923_cyclix_genvar = gen922_cyclix_genvar;
					gen260_rtl_var = gen923_cyclix_genvar;
					if (gen260_rtl_var)
						begin
						genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending = 32'd0;
						genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done = 32'd1;
						genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata = gen448_pipex_mcopipe_rdata;
						genmcopipe_instr_mem_rd_done = 32'd1;
						end
					end
				end
			end
		// Pipeline flush processing
		gen924_cyclix_genvar = genpstage_IFETCH_genpctrl_flushreq;
		gen261_rtl_var = gen924_cyclix_genvar;
		if (gen261_rtl_var)
			begin
			genpstage_IFETCH_genctrl_active = 32'd0;
			end
		end
	// Saving succ targets
	// Generating payload
	gen221_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen925_cyclix_genvar = gen221_pipex_var;
	gen262_rtl_var = gen925_cyclix_genvar;
	if (gen262_rtl_var)
		begin
		genpstage_IFETCH_genctrl_active = 32'd0;
		end
	genpstage_IFETCH_TRX_LOCAL.instr_busreq.addr = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
	genpstage_IFETCH_TRX_LOCAL.instr_busreq.be = 32'd15;
	genpstage_IFETCH_TRX_LOCAL.instr_busreq.wdata = 32'd0;
	gen222_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
	gen223_pipex_var = gen222_pipex_var;
	gen926_cyclix_genvar = gen223_pipex_var;
	gen263_rtl_var = gen926_cyclix_genvar;
	if (gen263_rtl_var)
		begin
		gen927_cyclix_genvar = genpstage_IFETCH_genctrl_active;
		gen264_rtl_var = gen927_cyclix_genvar;
		if (gen264_rtl_var)
			begin
			gen928_cyclix_genvar = ~genmcopipe_instr_mem_full_flag;
			gen929_cyclix_genvar = gen928_cyclix_genvar;
			gen265_rtl_var = gen929_cyclix_genvar;
			if (gen265_rtl_var)
				begin
				gen449_pipex_req_struct.we = 1'd0;
				gen449_pipex_req_struct.wdata = genpstage_IFETCH_TRX_LOCAL.instr_busreq;
				gen266_rtl_var = !rst_i;
				gen267_rtl_var = gen266_rtl_var;
				if (gen267_rtl_var)
					begin
					genmcopipe_instr_mem_req_genfifo_req_o = 32'd1;
					gen268_rtl_var = genmcopipe_instr_mem_req_genfifo_reqbuf_req;
					if (gen268_rtl_var)
						begin
						gen930_cyclix_genvar = 32'd0;
						end
					gen269_rtl_var = 1'd0;
					gen269_rtl_var = (gen269_rtl_var || gen268_rtl_var);
					gen269_rtl_var = !gen269_rtl_var;
					if (gen269_rtl_var)
						begin
						genmcopipe_instr_mem_req_genfifo_wdata_bo = gen449_pipex_req_struct;
						gen930_cyclix_genvar = genmcopipe_instr_mem_req_genfifo_ack_i;
						end
					genmcopipe_instr_mem_req_genfifo_reqbuf_req = 32'd1;
					end
				gen931_cyclix_genvar = gen930_cyclix_genvar;
				gen270_rtl_var = gen931_cyclix_genvar;
				if (gen270_rtl_var)
					begin
					gen224_pipex_var = 32'd1;
					gen932_cyclix_genvar = !1'd0;
					genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending = gen932_cyclix_genvar;
					genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid = genmcopipe_instr_mem_wr_ptr;
					genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id = 1'd0;
					gen933_cyclix_genvar = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
					gen271_rtl_var = gen933_cyclix_genvar;
					if (gen271_rtl_var)
						begin
						genmcopipe_instr_mem_wr_done = 32'd1;
						end
					end
				end
			end
		genpstage_IFETCH_TRX_LOCAL.instr_req_done = gen224_pipex_var;
		gen934_cyclix_genvar = genpstage_IFETCH_genctrl_active;
		gen272_rtl_var = gen934_cyclix_genvar;
		if (gen272_rtl_var)
			begin
			genpstage_IFETCH_TRX_BUF[0].instr_req_done = gen224_pipex_var;
			end
		end
	gen225_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
	gen226_pipex_var = gen225_pipex_var;
	gen935_cyclix_genvar = gen226_pipex_var;
	gen273_rtl_var = gen935_cyclix_genvar;
	if (gen273_rtl_var)
		begin
		gen936_cyclix_genvar = genpstage_IFETCH_genctrl_active;
		gen274_rtl_var = gen936_cyclix_genvar;
		if (gen274_rtl_var)
			begin
			genpstage_IFETCH_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IFETCH_genctrl_active = 32'd0;
		end
	// Processing of next pstage busyness
	gen937_cyclix_genvar = ~genpstage_IDECODE_genctrl_rdy;
	gen938_cyclix_genvar = gen937_cyclix_genvar;
	gen275_rtl_var = gen938_cyclix_genvar;
	if (gen275_rtl_var)
		begin
		gen939_cyclix_genvar = genpstage_IFETCH_genctrl_active;
		gen276_rtl_var = gen939_cyclix_genvar;
		if (gen276_rtl_var)
			begin
			genpstage_IFETCH_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IFETCH_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen940_cyclix_genvar = genpstage_IFETCH_genctrl_stalled_glbl;
	gen277_rtl_var = gen940_cyclix_genvar;
	if (gen277_rtl_var)
		begin
		genpstage_IFETCH_genctrl_finish = 32'd0;
		genpstage_IFETCH_genctrl_succ = 32'd0;
		end
	gen941_cyclix_genvar = 1'd0;
	gen941_cyclix_genvar = (gen941_cyclix_genvar || gen940_cyclix_genvar);
	gen941_cyclix_genvar = !gen941_cyclix_genvar;
	gen278_rtl_var = gen941_cyclix_genvar;
	if (gen278_rtl_var)
		begin
		genpstage_IFETCH_genctrl_finish = genpstage_IFETCH_genctrl_occupied;
		genpstage_IFETCH_genctrl_succ = genpstage_IFETCH_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	// processing context in case transaction is ready to propagate
	gen942_cyclix_genvar = genpstage_IFETCH_genctrl_finish;
	gen279_rtl_var = gen942_cyclix_genvar;
	if (gen279_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen943_cyclix_genvar = genpstage_IFETCH_genctrl_succ;
		gen280_rtl_var = gen943_cyclix_genvar;
		if (gen280_rtl_var)
			begin
			gen944_cyclix_genvar = genpstage_IDECODE_genctrl_rdy;
			gen281_rtl_var = gen944_cyclix_genvar;
			if (gen281_rtl_var)
				begin
				// propagating transaction context
				genpstage_IDECODE_push_trx.curinstr_addr = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
				genpstage_IDECODE_push_trx.nextinstr_addr = genpstage_IFETCH_TRX_LOCAL.nextinstr_addr;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.if_id = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.resp_done = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.rdata = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.rdreq_pending = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
				genpstage_IDECODE_push_trx.genmcopipe_handle_instr_mem.tid = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid;
				genpstage_IDECODE_TRX_PUSHED = genpstage_IDECODE_push_trx;
				genpstage_IDECODE_TRX_BUF[0] = genpstage_IDECODE_push_trx;
				genpstage_IDECODE_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_IDECODE_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_IDECODE_TRX_BUF_COUNTER = (genpstage_IDECODE_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_IFETCH_genctrl_stalled_glbl = 32'd0;
		genpstage_IFETCH_TRX_BUF[0] = '{default:32'd0};
		genpstage_IFETCH_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER - 32'd1);
		end
	gen945_cyclix_genvar = ~genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
	genpstage_IFETCH_genctrl_rdy = gen945_cyclix_genvar;
	genpstage_IFETCH_genctrl_working = (genpstage_IFETCH_genctrl_succ | genpstage_IFETCH_genctrl_stalled_glbl);
	// #### Stage processing: IADDR ####
	genpstage_IADDR_genctrl_succ = 32'd0;
	genpstage_IADDR_genctrl_working = 32'd0;
	gen946_cyclix_genvar = genpstage_IADDR_genctrl_stalled_glbl;
	gen282_rtl_var = gen946_cyclix_genvar;
	if (gen282_rtl_var)
		begin
		genpstage_IADDR_genctrl_new = 32'd0;
		genpstage_IADDR_genctrl_stalled_glbl = 32'd0;
		genpstage_IADDR_genctrl_active = 32'd1;
		end
	gen947_cyclix_genvar = 1'd0;
	gen947_cyclix_genvar = (gen947_cyclix_genvar || gen946_cyclix_genvar);
	gen947_cyclix_genvar = !gen947_cyclix_genvar;
	gen283_rtl_var = gen947_cyclix_genvar;
	if (gen283_rtl_var)
		begin
		genpstage_IADDR_genctrl_active = 32'd1;
		genpstage_IADDR_genctrl_new = genpstage_IADDR_genctrl_active;
		end
	genpstage_IADDR_genctrl_occupied = genpstage_IADDR_genctrl_active;
	genpstage_IADDR_genctrl_finish = 32'd0;
	genpstage_IADDR_genpctrl_flushreq = 32'd0;
	genpstage_IADDR_genpctrl_flushreq = (genpstage_IADDR_genpctrl_flushreq | genpstage_IFETCH_genpctrl_flushreq);
	gen948_cyclix_genvar = genpstage_IADDR_genctrl_occupied;
	gen284_rtl_var = gen948_cyclix_genvar;
	if (gen284_rtl_var)
		begin
		// Initializing new newaccums descriptors ####
		gen949_cyclix_genvar = genpstage_IADDR_genctrl_new;
		gen285_rtl_var = gen949_cyclix_genvar;
		if (gen285_rtl_var)
			begin
			genpstage_IADDR_TRX_BUF[0].instr_req_done = 32'd0;
			end
		// Fetching locals from src_glbls
		genpstage_IADDR_TRX_LOCAL.instr_req_done = genpstage_IADDR_TRX_BUF[0].instr_req_done;
		genpstage_IADDR_TRX_LOCAL.curinstr_addr = 32'd0;
		genpstage_IADDR_TRX_LOCAL.nextinstr_addr = 32'd0;
		// Acquiring mcopipe rdata
		// Pipeline flush processing
		gen950_cyclix_genvar = genpstage_IADDR_genpctrl_flushreq;
		gen286_rtl_var = gen950_cyclix_genvar;
		if (gen286_rtl_var)
			begin
			end
		end
	// Saving succ targets
	gen218_pipex_succbuf = genpsticky_glbl_pc;
	// Generating payload
	gen219_pipex_var = genpsticky_glbl_jump_req_cmd;
	gen951_cyclix_genvar = gen219_pipex_var;
	gen287_rtl_var = gen951_cyclix_genvar;
	if (gen287_rtl_var)
		begin
		gen952_cyclix_genvar = genpstage_IADDR_genctrl_active;
		gen288_rtl_var = gen952_cyclix_genvar;
		if (gen288_rtl_var)
			begin
			genpsticky_glbl_pc = genpsticky_glbl_jump_vector_cmd;
			end
		gen953_cyclix_genvar = genpstage_IADDR_genctrl_active;
		gen289_rtl_var = gen953_cyclix_genvar;
		if (gen289_rtl_var)
			begin
			genpsticky_glbl_jump_req_cmd = 32'd0;
			end
		genpstage_IADDR_TRX_LOCAL.instr_req_done = 32'd0;
		gen954_cyclix_genvar = genpstage_IADDR_genctrl_active;
		gen290_rtl_var = gen954_cyclix_genvar;
		if (gen290_rtl_var)
			begin
			genpstage_IADDR_TRX_BUF[0].instr_req_done = 32'd0;
			end
		end
	genpstage_IADDR_TRX_LOCAL.curinstr_addr = genpsticky_glbl_pc;
	gen220_pipex_var = (genpstage_IADDR_TRX_LOCAL.curinstr_addr + 32'd4);
	genpstage_IADDR_TRX_LOCAL.nextinstr_addr = gen220_pipex_var;
	gen217_pipex_succreq = 32'd1;
	gen218_pipex_succbuf = genpstage_IADDR_TRX_LOCAL.nextinstr_addr;
	// Processing of next pstage busyness
	gen955_cyclix_genvar = ~genpstage_IFETCH_genctrl_rdy;
	gen956_cyclix_genvar = gen955_cyclix_genvar;
	gen291_rtl_var = gen956_cyclix_genvar;
	if (gen291_rtl_var)
		begin
		gen957_cyclix_genvar = genpstage_IADDR_genctrl_active;
		gen292_rtl_var = gen957_cyclix_genvar;
		if (gen292_rtl_var)
			begin
			genpstage_IADDR_genctrl_stalled_glbl = 32'd1;
			end
		genpstage_IADDR_genctrl_active = 32'd0;
		end
	// pctrl_finish and pctrl_succ formation
	gen958_cyclix_genvar = genpstage_IADDR_genctrl_stalled_glbl;
	gen293_rtl_var = gen958_cyclix_genvar;
	if (gen293_rtl_var)
		begin
		genpstage_IADDR_genctrl_finish = 32'd0;
		genpstage_IADDR_genctrl_succ = 32'd0;
		end
	gen959_cyclix_genvar = 1'd0;
	gen959_cyclix_genvar = (gen959_cyclix_genvar || gen958_cyclix_genvar);
	gen959_cyclix_genvar = !gen959_cyclix_genvar;
	gen294_rtl_var = gen959_cyclix_genvar;
	if (gen294_rtl_var)
		begin
		genpstage_IADDR_genctrl_finish = genpstage_IADDR_genctrl_occupied;
		genpstage_IADDR_genctrl_succ = genpstage_IADDR_genctrl_active;
		end
	// credit counter processing
	// asserting succ signals
	gen960_cyclix_genvar = genpstage_IADDR_genctrl_succ;
	gen295_rtl_var = gen960_cyclix_genvar;
	if (gen295_rtl_var)
		begin
		gen961_cyclix_genvar = gen217_pipex_succreq;
		gen296_rtl_var = gen961_cyclix_genvar;
		if (gen296_rtl_var)
			begin
			genpsticky_glbl_pc = gen218_pipex_succbuf;
			end
		end
	// processing context in case transaction is ready to propagate
	gen962_cyclix_genvar = genpstage_IADDR_genctrl_finish;
	gen297_rtl_var = gen962_cyclix_genvar;
	if (gen297_rtl_var)
		begin
		// programming next stage in case transaction is able to propagate
		gen963_cyclix_genvar = genpstage_IADDR_genctrl_succ;
		gen298_rtl_var = gen963_cyclix_genvar;
		if (gen298_rtl_var)
			begin
			gen964_cyclix_genvar = genpstage_IFETCH_genctrl_rdy;
			gen299_rtl_var = gen964_cyclix_genvar;
			if (gen299_rtl_var)
				begin
				// propagating transaction context
				genpstage_IFETCH_push_trx.curinstr_addr = genpstage_IADDR_TRX_LOCAL.curinstr_addr;
				genpstage_IFETCH_push_trx.instr_req_done = genpstage_IADDR_TRX_LOCAL.instr_req_done;
				genpstage_IFETCH_push_trx.nextinstr_addr = genpstage_IADDR_TRX_LOCAL.nextinstr_addr;
				genpstage_IFETCH_TRX_PUSHED = genpstage_IFETCH_push_trx;
				genpstage_IFETCH_TRX_BUF[0] = genpstage_IFETCH_push_trx;
				genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = 32'd1;
				genpstage_IFETCH_TRX_BUF_COUNTER_FULL = 32'd1;
				genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER + 32'd1);
				end
			end
		genpstage_IADDR_genctrl_stalled_glbl = 32'd0;
		genpstage_IADDR_TRX_BUF[0] = '{default:32'd0};
		genpstage_IADDR_TRX_BUF_COUNTER_FULL = 32'd0;
		genpstage_IADDR_TRX_BUF_COUNTER_NEMPTY = 32'd0;
		genpstage_IADDR_TRX_BUF_COUNTER = (genpstage_IADDR_TRX_BUF_COUNTER - 32'd1);
		end
	gen965_cyclix_genvar = ~genpstage_IADDR_TRX_BUF_COUNTER_FULL;
	genpstage_IADDR_genctrl_rdy = gen965_cyclix_genvar;
	genpstage_IADDR_genctrl_working = (genpstage_IADDR_genctrl_succ | genpstage_IADDR_genctrl_stalled_glbl);
	gen966_cyclix_genvar = genmcopipe_instr_mem_rd_done;
	gen300_rtl_var = gen966_cyclix_genvar;
	if (gen300_rtl_var)
		begin
		genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
		genmcopipe_instr_mem_full_flag = 32'd0;
		gen967_cyclix_genvar = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen968_cyclix_genvar = gen967_cyclix_genvar;
		gen301_rtl_var = gen968_cyclix_genvar;
		if (gen301_rtl_var)
			begin
			genmcopipe_instr_mem_empty_flag = 32'd1;
			end
		end
	gen969_cyclix_genvar = genmcopipe_instr_mem_wr_done;
	gen302_rtl_var = gen969_cyclix_genvar;
	if (gen302_rtl_var)
		begin
		genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
		genmcopipe_instr_mem_empty_flag = 32'd0;
		gen970_cyclix_genvar = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
		gen971_cyclix_genvar = gen970_cyclix_genvar;
		gen303_rtl_var = gen971_cyclix_genvar;
		if (gen303_rtl_var)
			begin
			genmcopipe_instr_mem_full_flag = 32'd1;
			end
		end
	gen972_cyclix_genvar = genmcopipe_data_mem_rd_done;
	gen304_rtl_var = gen972_cyclix_genvar;
	if (gen304_rtl_var)
		begin
		genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
		genmcopipe_data_mem_full_flag = 32'd0;
		gen973_cyclix_genvar = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen974_cyclix_genvar = gen973_cyclix_genvar;
		gen305_rtl_var = gen974_cyclix_genvar;
		if (gen305_rtl_var)
			begin
			genmcopipe_data_mem_empty_flag = 32'd1;
			end
		end
	gen975_cyclix_genvar = genmcopipe_data_mem_wr_done;
	gen306_rtl_var = gen975_cyclix_genvar;
	if (gen306_rtl_var)
		begin
		genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
		genmcopipe_data_mem_empty_flag = 32'd0;
		gen976_cyclix_genvar = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
		gen977_cyclix_genvar = gen976_cyclix_genvar;
		gen307_rtl_var = gen977_cyclix_genvar;
		if (gen307_rtl_var)
			begin
			genmcopipe_data_mem_full_flag = 32'd1;
			end
		end
	gen978_cyclix_genvar = genmcopipe_coproc_M_if_rd_done;
	gen308_rtl_var = gen978_cyclix_genvar;
	if (gen308_rtl_var)
		begin
		genmcopipe_coproc_M_if_rd_ptr = genmcopipe_coproc_M_if_rd_ptr_next;
		genmcopipe_coproc_M_if_full_flag = 32'd0;
		gen979_cyclix_genvar = (genmcopipe_coproc_M_if_rd_ptr == genmcopipe_coproc_M_if_wr_ptr);
		gen980_cyclix_genvar = gen979_cyclix_genvar;
		gen309_rtl_var = gen980_cyclix_genvar;
		if (gen309_rtl_var)
			begin
			genmcopipe_coproc_M_if_empty_flag = 32'd1;
			end
		end
	gen981_cyclix_genvar = genmcopipe_coproc_M_if_wr_done;
	gen310_rtl_var = gen981_cyclix_genvar;
	if (gen310_rtl_var)
		begin
		genmcopipe_coproc_M_if_wr_ptr = genmcopipe_coproc_M_if_wr_ptr_next;
		genmcopipe_coproc_M_if_empty_flag = 32'd0;
		gen982_cyclix_genvar = (genmcopipe_coproc_M_if_rd_ptr == genmcopipe_coproc_M_if_wr_ptr);
		gen983_cyclix_genvar = gen982_cyclix_genvar;
		gen311_rtl_var = gen983_cyclix_genvar;
		if (gen311_rtl_var)
			begin
			genmcopipe_coproc_M_if_full_flag = 32'd1;
			end
		end
	gen984_cyclix_genvar = genmcopipe_coproc_custom0_if_rd_done;
	gen312_rtl_var = gen984_cyclix_genvar;
	if (gen312_rtl_var)
		begin
		genmcopipe_coproc_custom0_if_rd_ptr = genmcopipe_coproc_custom0_if_rd_ptr_next;
		genmcopipe_coproc_custom0_if_full_flag = 32'd0;
		gen985_cyclix_genvar = (genmcopipe_coproc_custom0_if_rd_ptr == genmcopipe_coproc_custom0_if_wr_ptr);
		gen986_cyclix_genvar = gen985_cyclix_genvar;
		gen313_rtl_var = gen986_cyclix_genvar;
		if (gen313_rtl_var)
			begin
			genmcopipe_coproc_custom0_if_empty_flag = 32'd1;
			end
		end
	gen987_cyclix_genvar = genmcopipe_coproc_custom0_if_wr_done;
	gen314_rtl_var = gen987_cyclix_genvar;
	if (gen314_rtl_var)
		begin
		genmcopipe_coproc_custom0_if_wr_ptr = genmcopipe_coproc_custom0_if_wr_ptr_next;
		genmcopipe_coproc_custom0_if_empty_flag = 32'd0;
		gen988_cyclix_genvar = (genmcopipe_coproc_custom0_if_rd_ptr == genmcopipe_coproc_custom0_if_wr_ptr);
		gen989_cyclix_genvar = gen988_cyclix_genvar;
		gen315_rtl_var = gen989_cyclix_genvar;
		if (gen315_rtl_var)
			begin
			genmcopipe_coproc_custom0_if_full_flag = 32'd1;
			end
		end
	end


endmodule
