{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561700795698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561700795699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 02:46:35 2019 " "Processing started: Fri Jun 28 02:46:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561700795699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561700795699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map NEANDER -c NEANDER --generate_functional_sim_netlist " "Command: quartus_map NEANDER -c NEANDER --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561700795699 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561700796038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-archMemoria " "Found design unit 1: memoria-archMemoria" {  } { { "../MEM/memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796456 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "../MEM/memoria.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/memoria.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/flipflopjk2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/flipflopjk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopJK2-flipFlopArch " "Found design unit 1: flipFlopJK2-flipFlopArch" {  } { { "../MEM/flipFlopJK2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/flipFlopJK2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796460 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopJK2 " "Found entity 1: flipFlopJK2" {  } { { "../MEM/flipFlopJK2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/flipFlopJK2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/celula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/mem/celula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 celula-archCelula " "Found design unit 1: celula-archCelula" {  } { { "../MEM/celula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/celula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796464 ""} { "Info" "ISGN_ENTITY_NAME" "1 celula " "Found entity 1: celula" {  } { { "../MEM/celula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/MEM/celula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/opcode/regopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/opcode/regopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegOpcode-archRegOpcode " "Found design unit 1: RegOpcode-archRegOpcode" {  } { { "../opcode/RegOpcode.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/opcode/RegOpcode.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796468 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegOpcode " "Found entity 1: RegOpcode" {  } { { "../opcode/RegOpcode.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/opcode/RegOpcode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/archpccomjk/soma2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/archpccomjk/soma2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma2-archsoma2 " "Found design unit 1: soma2-archsoma2" {  } { { "../archPCcomJK/soma2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/archPCcomJK/soma2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796471 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma2 " "Found entity 1: soma2" {  } { { "../archPCcomJK/soma2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/archPCcomJK/soma2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/archpccomjk/regpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/archpccomjk/regpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegPC-archRegPC " "Found design unit 1: RegPC-archRegPC" {  } { { "../archPCcomJK/RegPC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/archPCcomJK/RegPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796475 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegPC " "Found entity 1: RegPC" {  } { { "../archPCcomJK/RegPC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/archPCcomJK/RegPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/rdm/regrdm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/rdm/regrdm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegRDM-archRegRDM " "Found design unit 1: RegRDM-archRegRDM" {  } { { "../RDM/RegRDM.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/RDM/RegRDM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796479 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegRDM " "Found entity 1: RegRDM" {  } { { "../RDM/RegRDM.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/RDM/RegRDM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/rdm/multiplexador2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/rdm/multiplexador2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador2-archmultiplexador2 " "Found design unit 1: multiplexador2-archmultiplexador2" {  } { { "../RDM/multiplexador2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/RDM/multiplexador2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796482 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2 " "Found entity 1: multiplexador2" {  } { { "../RDM/multiplexador2.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/RDM/multiplexador2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-archUla " "Found design unit 1: ula-archUla" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796486 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ULA/ula.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-archSomador " "Found design unit 1: somador-archSomador" {  } { { "../ULA/somador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796489 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../ULA/somador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ula/soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-archSoma " "Found design unit 1: soma-archSoma" {  } { { "../ULA/soma.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/soma.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796494 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "../ULA/soma.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/ULA/soma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/rem/regrem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/rem/regrem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegREM-archRegREM " "Found design unit 1: RegREM-archRegREM" {  } { { "../REM/RegREM.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/REM/RegREM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796498 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegREM " "Found entity 1: RegREM" {  } { { "../REM/RegREM.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/REM/RegREM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/nz/regnz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/nz/regnz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegNZ-archRegNZ " "Found design unit 1: RegNZ-archRegNZ" {  } { { "../NZ/RegNZ.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/NZ/RegNZ.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796502 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegNZ " "Found entity 1: RegNZ" {  } { { "../NZ/RegNZ.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/NZ/RegNZ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/multiplexador/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/multiplexador/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-archMultiplexador " "Found design unit 1: multiplexador-archMultiplexador" {  } { { "../multiplexador/multiplexador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/multiplexador/multiplexador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796505 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "../multiplexador/multiplexador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/multiplexador/multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/decodificador/decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/decodificador/decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-archdecodificador " "Found design unit 1: decodificador-archdecodificador" {  } { { "../decodificador/decodificador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/decodificador/decodificador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796509 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "../decodificador/decodificador.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/decodificador/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ac/regac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ac/regac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegAC-archRegAC " "Found design unit 1: RegAC-archRegAC" {  } { { "../AC/RegAC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/RegAC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796513 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegAC " "Found entity 1: RegAC" {  } { { "../AC/RegAC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/RegAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/ac/flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/ac/flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopJK-flipFlopArch " "Found design unit 1: flipFlopJK-flipFlopArch" {  } { { "../AC/flipFlopJK.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/flipFlopJK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796517 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopJK " "Found entity 1: flipFlopJK" {  } { { "../AC/flipFlopJK.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/flipFlopJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thaty/desktop/projetocircuitosdigitais/neander_final/opcode/neander.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/thaty/desktop/projetocircuitosdigitais/neander_final/opcode/neander.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEANDER " "Found entity 1: NEANDER" {  } { { "../opcode/NEANDER.bdf" "" { Schematic "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/opcode/NEANDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561700796520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 0 0 " "Found 0 design units, including 0 entities, in source file unidadecontrole.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561700796524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegNZ " "Elaborating entity \"RegNZ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561700796556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopJK flipFlopJK:FF0 " "Elaborating entity \"flipFlopJK\" for hierarchy \"flipFlopJK:FF0\"" {  } { { "../NZ/RegNZ.vhd" "FF0" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/NZ/RegNZ.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561700796564 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load flipFlopJK.vhd(22) " "VHDL Process Statement warning at flipFlopJK.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../AC/flipFlopJK.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER_FINAL/AC/flipFlopJK.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561700796565 "|RegNZ|flipFlopJK:FF0"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561700796679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 02:46:36 2019 " "Processing ended: Fri Jun 28 02:46:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561700796679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561700796679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561700796679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561700796679 ""}
