--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml alu_test.twx alu_test.ncd -o alu_test.twr alu_test.pcf
-ucf alu_test.ucf

Design file:              alu_test.ncd
Physical constraint file: alu_test.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SYS_CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
saveA       |    0.856(R)|    1.162(R)|SYS_CLK_BUFGP     |   0.000|
saveB       |    1.767(R)|    0.631(R)|SYS_CLK_BUFGP     |   0.000|
switchIn<0> |    1.323(R)|    0.551(R)|SYS_CLK_BUFGP     |   0.000|
switchIn<1> |    1.004(R)|    0.545(R)|SYS_CLK_BUFGP     |   0.000|
switchIn<2> |    1.744(R)|    0.015(R)|SYS_CLK_BUFGP     |   0.000|
switchIn<3> |    1.515(R)|    0.363(R)|SYS_CLK_BUFGP     |   0.000|
switchIn<4> |    1.163(R)|    0.683(R)|SYS_CLK_BUFGP     |   0.000|
switchIn<5> |    1.694(R)|    0.468(R)|SYS_CLK_BUFGP     |   0.000|
switchIn<6> |    1.077(R)|    0.522(R)|SYS_CLK_BUFGP     |   0.000|
switchIn<7> |    1.958(R)|   -0.183(R)|SYS_CLK_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock SYS_CLK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
ALU_Display<0>|   16.182(R)|SYS_CLK_BUFGP     |   0.000|
ALU_Display<1>|   18.158(R)|SYS_CLK_BUFGP     |   0.000|
ALU_Display<2>|   17.782(R)|SYS_CLK_BUFGP     |   0.000|
ALU_Display<3>|   19.277(R)|SYS_CLK_BUFGP     |   0.000|
ALU_Display<4>|   19.112(R)|SYS_CLK_BUFGP     |   0.000|
ALU_Display<5>|   19.967(R)|SYS_CLK_BUFGP     |   0.000|
ALU_Display<6>|   19.969(R)|SYS_CLK_BUFGP     |   0.000|
ALU_Display<7>|   21.081(R)|SYS_CLK_BUFGP     |   0.000|
--------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Add_Sub        |ALU_Display<0> |   12.605|
Add_Sub        |ALU_Display<1> |   14.020|
Add_Sub        |ALU_Display<2> |   13.641|
Add_Sub        |ALU_Display<3> |   14.675|
Add_Sub        |ALU_Display<4> |   14.041|
Add_Sub        |ALU_Display<5> |   14.722|
Add_Sub        |ALU_Display<6> |   14.530|
Add_Sub        |ALU_Display<7> |   15.642|
Signed         |ALU_Display<0> |   15.073|
Signed         |ALU_Display<1> |   16.898|
Signed         |ALU_Display<2> |   16.519|
Signed         |ALU_Display<3> |   17.719|
Signed         |ALU_Display<4> |   17.298|
Signed         |ALU_Display<5> |   18.057|
Signed         |ALU_Display<6> |   18.059|
Signed         |ALU_Display<7> |   19.171|
---------------+---------------+---------+


Analysis completed Thu Dec 14 15:04:44 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



