{
  "channeldata": {
    "activate.d": false,
    "binary_prefix": true,
    "deactivate.d": false,
    "description": null,
    "dev_url": null,
    "doc_source_url": null,
    "doc_url": null,
    "home": "http://iverilog.icarus.com/home",
    "icon_hash": null,
    "icon_url": null,
    "identifiers": null,
    "keywords": null,
    "license": "GPL-2.0-only",
    "post_link": false,
    "pre_link": false,
    "pre_unlink": false,
    "recipe_origin": null,
    "run_exports": {},
    "source_git_url": null,
    "source_url": "https://github.com/steveicarus/iverilog/archive/v11_0.tar.gz",
    "subdirs": [
      "linux-64"
    ],
    "summary": "Icarus Verilog is intended to compile ALL of the Verilog HDL as described in the IEEE-1364 standard.",
    "tags": null,
    "text_prefix": true,
    "timestamp": 1636233221,
    "version": "11.0"
  },
  "channeldata_version": 1,
  "feedstock": "iverilog-feedstock",
  "labels": [
    "main"
  ],
  "package": "iverilog-11.0-hd56c0c9_0.tar.bz2",
  "repodata": {
    "build": "hd56c0c9_0",
    "build_number": 0,
    "depends": [
      "libgcc-ng >=9.4.0",
      "libstdcxx-ng >=9.4.0",
      "libzlib >=1.2.11,<1.3.0a0",
      "readline >=8.1,<9.0a0"
    ],
    "license": "GPL-2.0-only",
    "md5": "851bf62aab4c227cc5194ddfc768847a",
    "name": "iverilog",
    "sha256": "019b18fff3ab885db7480d42e626e32b6025caf2e15bef0f574fcb36640cd545",
    "size": 2585121,
    "subdir": "linux-64",
    "timestamp": 1636233221739,
    "version": "11.0"
  },
  "repodata_version": 1,
  "subdir": "linux-64",
  "url": "https://github.com/conda-forge/releases/releases/download/linux-64/iverilog-11.0-hd56c0c9_0.tar.bz2/iverilog-11.0-hd56c0c9_0.tar.bz2"
}