

================================================================
== Vitis HLS Report for 'low_pass_filter_float_s'
================================================================
* Date:           Mon Oct 17 13:30:30 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77|  0.770 us|  0.770 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60  |low_pass_filter_float_Pipeline_VITIS_LOOP_29_1  |       64|       64|  0.640 us|  0.640 us|   64|   64|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    18|    1206|    1258|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     357|    -|
|Register         |        -|     -|     367|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    18|    1573|    1615|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U3                         |fadd_32ns_32ns_32_4_full_dsp_1                  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U4                         |fadd_32ns_32ns_32_4_full_dsp_1                  |        0|   2|  227|  214|    0|
    |faddfsub_32ns_32ns_32_4_full_dsp_1_U2                     |faddfsub_32ns_32ns_32_4_full_dsp_1              |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U5                          |fmul_32ns_32ns_32_3_max_dsp_1                   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U6                          |fmul_32ns_32ns_32_3_max_dsp_1                   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U7                          |fmul_32ns_32ns_32_3_max_dsp_1                   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U8                          |fmul_32ns_32ns_32_3_max_dsp_1                   |        0|   3|  128|  135|    0|
    |grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60  |low_pass_filter_float_Pipeline_VITIS_LOOP_29_1  |        0|   0|   13|   76|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                                |        0|  18| 1206| 1258|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |Y1a_prev_o                |   9|          2|   32|         64|
    |Y1b_prev_o                |   9|          2|   32|         64|
    |Y2a_prev_o                |   9|          2|   32|         64|
    |Y2b_prev_o                |   9|          2|   32|         64|
    |ap_NS_fsm                 |  65|         15|    1|         15|
    |ap_return_0               |   9|          2|   32|         64|
    |ap_return_1               |   9|          2|   32|         64|
    |ap_return_2               |   9|          2|   32|         64|
    |buffer_velocity_address0  |  20|          4|    5|         20|
    |buffer_velocity_ce0       |  14|          3|    1|          3|
    |buffer_velocity_d0        |  14|          3|   32|         96|
    |buffer_velocity_we0       |  14|          3|    1|          3|
    |grp_fu_66_opcode          |  14|          3|    2|          6|
    |grp_fu_66_p0              |  20|          4|   32|        128|
    |grp_fu_66_p1              |  20|          4|   32|        128|
    |grp_fu_70_p0              |  14|          3|   32|         96|
    |grp_fu_70_p1              |  14|          3|   32|         96|
    |grp_fu_79_p0              |  20|          4|   32|        128|
    |grp_fu_79_p1              |  14|          3|   32|         96|
    |grp_fu_85_p0              |  14|          3|   32|         96|
    |grp_fu_90_p0              |  14|          3|   32|         96|
    |grp_fu_96_p0              |  14|          3|   32|         96|
    |velocity_accum_o          |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 357|         77|  586|       1615|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Y1a_reg_229                                                            |  32|   0|   32|          0|
    |Y1b_reg_234                                                            |  32|   0|   32|          0|
    |ap_CS_fsm                                                              |  14|   0|   14|          0|
    |ap_return_0_preg                                                       |  32|   0|   32|          0|
    |ap_return_1_preg                                                       |  32|   0|   32|          0|
    |ap_return_2_preg                                                       |  32|   0|   32|          0|
    |buffer_velocity_load_reg_221                                           |  32|   0|   32|          0|
    |grp_low_pass_filter_float_Pipeline_VITIS_LOOP_29_1_fu_60_ap_start_reg  |   1|   0|    1|          0|
    |reg_102                                                                |  32|   0|   32|          0|
    |reg_108                                                                |  32|   0|   32|          0|
    |reg_114                                                                |  32|   0|   32|          0|
    |reg_120                                                                |  32|   0|   32|          0|
    |reg_126                                                                |  32|   0|   32|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 367|   0|  367|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_return_0               |  out|   32|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_return_1               |  out|   32|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|ap_return_2               |  out|   32|  ap_ctrl_hs|  low_pass_filter<float>|  return value|
|velocity                  |   in|   32|     ap_none|                velocity|        scalar|
|Ia                        |   in|   32|     ap_none|                      Ia|        scalar|
|Ib                        |   in|   32|     ap_none|                      Ib|        scalar|
|velocity_accum_i          |   in|   32|     ap_ovld|          velocity_accum|       pointer|
|velocity_accum_o          |  out|   32|     ap_ovld|          velocity_accum|       pointer|
|velocity_accum_o_ap_vld   |  out|    1|     ap_ovld|          velocity_accum|       pointer|
|buffer_velocity_address0  |  out|    5|   ap_memory|         buffer_velocity|         array|
|buffer_velocity_ce0       |  out|    1|   ap_memory|         buffer_velocity|         array|
|buffer_velocity_we0       |  out|    1|   ap_memory|         buffer_velocity|         array|
|buffer_velocity_d0        |  out|   32|   ap_memory|         buffer_velocity|         array|
|buffer_velocity_q0        |   in|   32|   ap_memory|         buffer_velocity|         array|
|Y1a_prev_i                |   in|   32|     ap_ovld|                Y1a_prev|       pointer|
|Y1a_prev_o                |  out|   32|     ap_ovld|                Y1a_prev|       pointer|
|Y1a_prev_o_ap_vld         |  out|    1|     ap_ovld|                Y1a_prev|       pointer|
|Y1b_prev_i                |   in|   32|     ap_ovld|                Y1b_prev|       pointer|
|Y1b_prev_o                |  out|   32|     ap_ovld|                Y1b_prev|       pointer|
|Y1b_prev_o_ap_vld         |  out|    1|     ap_ovld|                Y1b_prev|       pointer|
|Y2a_prev_i                |   in|   32|     ap_ovld|                Y2a_prev|       pointer|
|Y2a_prev_o                |  out|   32|     ap_ovld|                Y2a_prev|       pointer|
|Y2a_prev_o_ap_vld         |  out|    1|     ap_ovld|                Y2a_prev|       pointer|
|Y2b_prev_i                |   in|   32|     ap_ovld|                Y2b_prev|       pointer|
|Y2b_prev_o                |  out|   32|     ap_ovld|                Y2b_prev|       pointer|
|Y2b_prev_o_ap_vld         |  out|    1|     ap_ovld|                Y2b_prev|       pointer|
+--------------------------+-----+-----+------------+------------------------+--------------+

