{
  "module_name": "xlnx-zynqmp-clk.h",
  "hash_id": "95d3f1002936935100fedb72d86015cd84234c3414e44894945d49b686a513c9",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/xlnx-zynqmp-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ZYNQMP_H\n#define _DT_BINDINGS_CLK_ZYNQMP_H\n\n#define IOPLL\t\t\t0\n#define RPLL\t\t\t1\n#define APLL\t\t\t2\n#define DPLL\t\t\t3\n#define VPLL\t\t\t4\n#define IOPLL_TO_FPD\t\t5\n#define RPLL_TO_FPD\t\t6\n#define APLL_TO_LPD\t\t7\n#define DPLL_TO_LPD\t\t8\n#define VPLL_TO_LPD\t\t9\n#define ACPU\t\t\t10\n#define ACPU_HALF\t\t11\n#define DBF_FPD\t\t\t12\n#define DBF_LPD\t\t\t13\n#define DBG_TRACE\t\t14\n#define DBG_TSTMP\t\t15\n#define DP_VIDEO_REF\t\t16\n#define DP_AUDIO_REF\t\t17\n#define DP_STC_REF\t\t18\n#define GDMA_REF\t\t19\n#define DPDMA_REF\t\t20\n#define DDR_REF\t\t\t21\n#define SATA_REF\t\t22\n#define PCIE_REF\t\t23\n#define GPU_REF\t\t\t24\n#define GPU_PP0_REF\t\t25\n#define GPU_PP1_REF\t\t26\n#define TOPSW_MAIN\t\t27\n#define TOPSW_LSBUS\t\t28\n#define GTGREF0_REF\t\t29\n#define LPD_SWITCH\t\t30\n#define LPD_LSBUS\t\t31\n#define USB0_BUS_REF\t\t32\n#define USB1_BUS_REF\t\t33\n#define USB3_DUAL_REF\t\t34\n#define USB0\t\t\t35\n#define USB1\t\t\t36\n#define CPU_R5\t\t\t37\n#define CPU_R5_CORE\t\t38\n#define CSU_SPB\t\t\t39\n#define CSU_PLL\t\t\t40\n#define PCAP\t\t\t41\n#define IOU_SWITCH\t\t42\n#define GEM_TSU_REF\t\t43\n#define GEM_TSU\t\t\t44\n#define GEM0_TX\t\t\t45\n#define GEM1_TX\t\t\t46\n#define GEM2_TX\t\t\t47\n#define GEM3_TX\t\t\t48\n#define GEM0_RX\t\t\t49\n#define GEM1_RX\t\t\t50\n#define GEM2_RX\t\t\t51\n#define GEM3_RX\t\t\t52\n#define QSPI_REF\t\t53\n#define SDIO0_REF\t\t54\n#define SDIO1_REF\t\t55\n#define UART0_REF\t\t56\n#define UART1_REF\t\t57\n#define SPI0_REF\t\t58\n#define SPI1_REF\t\t59\n#define NAND_REF\t\t60\n#define I2C0_REF\t\t61\n#define I2C1_REF\t\t62\n#define CAN0_REF\t\t63\n#define CAN1_REF\t\t64\n#define CAN0\t\t\t65\n#define CAN1\t\t\t66\n#define DLL_REF\t\t\t67\n#define ADMA_REF\t\t68\n#define TIMESTAMP_REF\t\t69\n#define AMS_REF\t\t\t70\n#define PL0_REF\t\t\t71\n#define PL1_REF\t\t\t72\n#define PL2_REF\t\t\t73\n#define PL3_REF\t\t\t74\n#define WDT\t\t\t75\n#define IOPLL_INT\t\t76\n#define IOPLL_PRE_SRC\t\t77\n#define IOPLL_HALF\t\t78\n#define IOPLL_INT_MUX\t\t79\n#define IOPLL_POST_SRC\t\t80\n#define RPLL_INT\t\t81\n#define RPLL_PRE_SRC\t\t82\n#define RPLL_HALF\t\t83\n#define RPLL_INT_MUX\t\t84\n#define RPLL_POST_SRC\t\t85\n#define APLL_INT\t\t86\n#define APLL_PRE_SRC\t\t87\n#define APLL_HALF\t\t88\n#define APLL_INT_MUX\t\t89\n#define APLL_POST_SRC\t\t90\n#define DPLL_INT\t\t91\n#define DPLL_PRE_SRC\t\t92\n#define DPLL_HALF\t\t93\n#define DPLL_INT_MUX\t\t94\n#define DPLL_POST_SRC\t\t95\n#define VPLL_INT\t\t96\n#define VPLL_PRE_SRC\t\t97\n#define VPLL_HALF\t\t98\n#define VPLL_INT_MUX\t\t99\n#define VPLL_POST_SRC\t\t100\n#define CAN0_MIO\t\t101\n#define CAN1_MIO\t\t102\n#define ACPU_FULL\t\t103\n#define GEM0_REF\t\t104\n#define GEM1_REF\t\t105\n#define GEM2_REF\t\t106\n#define GEM3_REF\t\t107\n#define GEM0_REF_UNG\t\t108\n#define GEM1_REF_UNG\t\t109\n#define GEM2_REF_UNG\t\t110\n#define GEM3_REF_UNG\t\t111\n#define LPD_WDT\t\t\t112\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}