#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000d0f7d0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000d8a280_0 .net "A_O", 31 0, L_0000000000d90520;  1 drivers
v0000000000d8b2c0_0 .var "Address", 31 0;
v0000000000d8b400_0 .net "C", 0 0, v0000000000d8bcc0_0;  1 drivers
v0000000000d8be00_0 .net "C_U_out", 6 0, L_0000000000d900c0;  1 drivers
v0000000000d8c260_0 .net "DO", 31 0, v0000000000d71250_0;  1 drivers
v0000000000d8c080_0 .net "DO_CU", 31 0, v0000000000d6a4e0_0;  1 drivers
v0000000000d8bea0_0 .net "Data_RAM_Out", 31 0, v0000000000d6e640_0;  1 drivers
v0000000000d8a640_0 .net "EX_ALU_OP", 3 0, v0000000000cc5050_0;  1 drivers
v0000000000d8b4a0_0 .net "EX_Bit11_0", 31 0, v0000000000cc5730_0;  1 drivers
v0000000000d8b720_0 .net "EX_Bit15_12", 3 0, v0000000000cc68b0_0;  1 drivers
v0000000000d8b7c0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000cef7a0;  1 drivers
v0000000000d8bf40_0 .net "EX_RF_Enable", 0 0, v0000000000cc61d0_0;  1 drivers
v0000000000d8bfe0_0 .net "EX_Shift_imm", 0 0, v0000000000cc6a90_0;  1 drivers
v0000000000d8b900_0 .net "EX_addresing_modes", 7 0, v0000000000cc6450_0;  1 drivers
v0000000000d8c300_0 .net "EX_load_instr", 0 0, v0000000000cc6770_0;  1 drivers
v0000000000d8c3a0_0 .net "EX_mem_read_write", 0 0, v0000000000cc69f0_0;  1 drivers
v0000000000d8c440_0 .net "EX_mem_size", 0 0, v0000000000cc50f0_0;  1 drivers
v0000000000d8c800_0 .net "ID_B_instr", 0 0, L_0000000000ceff10;  1 drivers
v0000000000d8a320_0 .net "ID_Bit11_0", 31 0, v0000000000d6a620_0;  1 drivers
v0000000000d8a3c0_0 .net "ID_Bit15_12", 3 0, v0000000000d690e0_0;  1 drivers
v0000000000d8a460_0 .net "ID_Bit19_16", 3 0, v0000000000d69e00_0;  1 drivers
v0000000000d8a500_0 .net "ID_Bit23_0", 23 0, v0000000000d695e0_0;  1 drivers
v0000000000d8a5a0_0 .net "ID_Bit31_28", 3 0, v0000000000d69720_0;  1 drivers
v0000000000d8a820_0 .net "ID_Bit3_0", 3 0, v0000000000d69680_0;  1 drivers
v0000000000d8d980_0 .net "ID_CU", 6 0, L_0000000000cf0530;  1 drivers
o0000000000d19508 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000d8d8e0_0 .net "ID_addresing_modes", 7 0, o0000000000d19508;  0 drivers
v0000000000d8d840_0 .net "ID_mem_read_write", 0 0, L_0000000000cef9d0;  1 drivers
v0000000000d8cee0_0 .net "ID_mem_size", 0 0, L_0000000000cf0d10;  1 drivers
o0000000000d19ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d8d0c0_0 .net "IF_ID_Load", 0 0, o0000000000d19ad8;  0 drivers
v0000000000d8da20_0 .net "IF_ID_load", 0 0, v0000000000d6de20_0;  1 drivers
v0000000000d8d7a0_0 .net "MEM_A_O", 31 0, v0000000000cc97b0_0;  1 drivers
v0000000000d8dca0_0 .net "MEM_Bit15_12", 3 0, v0000000000cc52d0_0;  1 drivers
v0000000000d8d480_0 .net "MEM_MUX3", 31 0, v0000000000cc64f0_0;  1 drivers
v0000000000d8d200_0 .net "MEM_RF_Enable", 0 0, v0000000000cc5a50_0;  1 drivers
o0000000000d1bb78 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000d8c9e0_0 .net "MEM_load", 0 0, o0000000000d1bb78;  0 drivers
v0000000000d8dac0_0 .net "MEM_load_instr", 0 0, v0000000000cc5c30_0;  1 drivers
v0000000000d8d520_0 .net "MEM_mem_read_write", 0 0, v0000000000cc5cd0_0;  1 drivers
v0000000000d8dd40_0 .net "MEM_mem_size", 0 0, v0000000000cc5ff0_0;  1 drivers
v0000000000d8cda0_0 .net "MUX1_signal", 1 0, v0000000000d6d420_0;  1 drivers
v0000000000d8d5c0_0 .net "MUX2_signal", 1 0, v0000000000d6e280_0;  1 drivers
v0000000000d8db60_0 .net "MUX3_signal", 1 0, v0000000000d6df60_0;  1 drivers
v0000000000d8d160_0 .net "MUXControlUnit_signal", 0 0, v0000000000d6ea00_0;  1 drivers
v0000000000d8dc00_0 .net "M_O", 31 0, L_0000000000cef960;  1 drivers
v0000000000d8dde0_0 .net "Next_PC", 31 0, v0000000000d69540_0;  1 drivers
v0000000000d8d2a0_0 .net "PA", 31 0, v0000000000d87030_0;  1 drivers
v0000000000d8ca80_0 .net "PB", 31 0, v0000000000d86810_0;  1 drivers
v0000000000d8d660_0 .net "PC4", 31 0, L_0000000000d91d80;  1 drivers
v0000000000d8d340_0 .net "PCI", 31 0, L_0000000000cf0060;  1 drivers
v0000000000d8c940_0 .net "PCIN", 31 0, L_0000000000cf0140;  1 drivers
v0000000000d8de80_0 .net "PCO", 31 0, L_0000000000cef650;  1 drivers
v0000000000d8d3e0_0 .net "PC_RF_ld", 0 0, v0000000000d6dd80_0;  1 drivers
v0000000000d8df20_0 .net "PCin", 31 0, L_0000000000cef420;  1 drivers
v0000000000d8cf80_0 .net "PD", 31 0, v0000000000d88ed0_0;  1 drivers
v0000000000d8c8a0_0 .net "PW", 31 0, L_0000000000cf06f0;  1 drivers
v0000000000d8d700_0 .var "Reset", 0 0;
L_0000000000d94078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000d8cb20_0 .net "S", 0 0, L_0000000000d94078;  1 drivers
o0000000000d1e188 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000d8cbc0_0 .net "SD", 3 0, o0000000000d1e188;  0 drivers
v0000000000d8cc60_0 .net "SEx4_out", 31 0, L_0000000000cefce0;  1 drivers
v0000000000d8ce40_0 .net "SSE_out", 31 0, v0000000000d8ab40_0;  1 drivers
v0000000000d8d020_0 .net "TA", 31 0, L_0000000000d903e0;  1 drivers
v0000000000d8cd00_0 .net "WB_A_O", 31 0, v0000000000d69cc0_0;  1 drivers
v0000000000d90a20_0 .net "WB_Bit15_12", 3 0, v0000000000d69f40_0;  1 drivers
v0000000000d917e0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000d6a760_0;  1 drivers
v0000000000d90480_0 .net "WB_RF_Enable", 0 0, v0000000000d68d20_0;  1 drivers
v0000000000d923c0_0 .net "WB_load_instr", 0 0, v0000000000d6a940_0;  1 drivers
v0000000000d90f20_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000d92640_0 .var/2u *"_ivl_15", 31 0; Local signal
v0000000000d908e0_0 .net "asserted", 0 0, L_0000000000cf0df0;  1 drivers
v0000000000d91560_0 .net "cc_alu_1", 3 0, L_0000000000d91740;  1 drivers
v0000000000d91e20_0 .net "cc_alu_2", 3 0, L_0000000000d90de0;  1 drivers
v0000000000d916a0_0 .net "cc_main_alu_out", 3 0, L_0000000000d90700;  1 drivers
v0000000000d90ac0_0 .net "cc_out", 3 0, v0000000000d69220_0;  1 drivers
v0000000000d91ec0_0 .net "choose_ta_r_nop", 0 0, v0000000000cc9d50_0;  1 drivers
v0000000000d90fc0_0 .var "clk", 0 0;
v0000000000d91880_0 .var/i "code", 31 0;
v0000000000d92780_0 .var "data", 31 0;
v0000000000d90980_0 .var/i "file", 31 0;
v0000000000d91a60_0 .net "mux_out_1", 31 0, L_0000000000cef490;  1 drivers
v0000000000d91b00_0 .net "mux_out_1_A", 31 0, v0000000000d68be0_0;  1 drivers
v0000000000d91ba0_0 .net "mux_out_2", 31 0, L_0000000000cf0bc0;  1 drivers
v0000000000d90b60_0 .net "mux_out_2_B", 31 0, v0000000000d69ae0_0;  1 drivers
v0000000000d907a0_0 .net "mux_out_3", 31 0, L_0000000000cf0290;  1 drivers
v0000000000d92500_0 .net "mux_out_3_C", 31 0, v0000000000d68c80_0;  1 drivers
v0000000000d905c0_0 .var/i "x", 31 0;
S_00000000008adda0 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 203, 3 218 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000cf0df0 .functor BUFZ 1, v0000000000ccabb0_0, C4<0>, C4<0>, C4<0>;
v0000000000cca430_0 .net "asserted", 0 0, L_0000000000cf0df0;  alias, 1 drivers
v0000000000ccabb0_0 .var "assrt", 0 0;
v0000000000cc9850_0 .var/i "c", 31 0;
v0000000000ccaa70_0 .net "cc_in", 3 0, v0000000000d69220_0;  alias, 1 drivers
v0000000000cca4d0_0 .net "clk", 0 0, v0000000000d90fc0_0;  1 drivers
v0000000000cc8f90_0 .net "instr_condition", 3 0, v0000000000d69720_0;  alias, 1 drivers
v0000000000cc9530_0 .var/i "n", 31 0;
v0000000000cca1b0_0 .var/i "v", 31 0;
v0000000000cc9030_0 .var/i "z", 31 0;
E_0000000000ce8110 .event posedge, v0000000000cca4d0_0;
S_00000000008adf30 .scope module, "Condition_Handler" "Condition_Handler" 2 206, 3 375 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000cc9210_0 .net "asserted", 0 0, L_0000000000cf0df0;  alias, 1 drivers
v0000000000cc9170_0 .net "b_instr", 0 0, L_0000000000ceff10;  alias, 1 drivers
v0000000000cc9d50_0 .var "choose_ta_r_nop", 0 0;
E_0000000000ce90d0 .event edge, v0000000000cca430_0, v0000000000cc9170_0;
S_00000000008ae0c0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 210, 3 477 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000cc92b0_0 .net "A_O", 31 0, L_0000000000d90520;  alias, 1 drivers
v0000000000cc93f0_0 .net "EX_Bit15_12", 3 0, v0000000000cc68b0_0;  alias, 1 drivers
v0000000000cca570_0 .net "EX_RF_instr", 0 0, v0000000000cc61d0_0;  alias, 1 drivers
v0000000000cc95d0_0 .net "EX_load_instr", 0 0, v0000000000cc6770_0;  alias, 1 drivers
v0000000000cc9670_0 .net "EX_mem_read_write", 0 0, v0000000000cc69f0_0;  alias, 1 drivers
v0000000000cc9a30_0 .net "EX_mem_size", 0 0, v0000000000cc50f0_0;  alias, 1 drivers
v0000000000cc97b0_0 .var "MEM_A_O", 31 0;
v0000000000cc52d0_0 .var "MEM_Bit15_12", 3 0;
v0000000000cc64f0_0 .var "MEM_MUX3", 31 0;
v0000000000cc5a50_0 .var "MEM_RF_Enable", 0 0;
v0000000000cc5c30_0 .var "MEM_load_instr", 0 0;
v0000000000cc5cd0_0 .var "MEM_mem_read_write", 0 0;
v0000000000cc5ff0_0 .var "MEM_mem_size", 0 0;
v0000000000cc5e10_0 .net "cc_main_alu_out", 3 0, L_0000000000d90700;  alias, 1 drivers
v0000000000cc66d0_0 .net "clk", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000cc6130_0 .net "mux_out_3_C", 31 0, v0000000000d68c80_0;  alias, 1 drivers
E_0000000000ce9010 .event edge, v0000000000cca4d0_0;
S_00000000008af680 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 185, 3 435 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 32 "ID_Bit31_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000cc5050_0 .var "EX_ALU_OP", 3 0;
v0000000000cc5730_0 .var "EX_Bit11_0", 31 0;
v0000000000cc68b0_0 .var "EX_Bit15_12", 3 0;
v0000000000cc61d0_0 .var "EX_RF_instr", 0 0;
v0000000000cc6a90_0 .var "EX_Shift_imm", 0 0;
v0000000000cc6450_0 .var "EX_addresing_modes", 7 0;
v0000000000cc6770_0 .var "EX_load_instr", 0 0;
v0000000000cc69f0_0 .var "EX_mem_read_write", 0 0;
v0000000000cc50f0_0 .var "EX_mem_size", 0 0;
v0000000000cc5370_0 .net "ID_Bit15_12", 3 0, v0000000000d690e0_0;  alias, 1 drivers
v0000000000cc5410_0 .net "ID_Bit31_0", 31 0, v0000000000d6a4e0_0;  alias, 1 drivers
v00000000008fa580_0 .net "ID_CU", 6 0, L_0000000000d900c0;  alias, 1 drivers
v00000000008fa6c0_0 .net "ID_addresing_modes", 7 0, o0000000000d19508;  alias, 0 drivers
v0000000000cb6c40_0 .net "ID_mem_read_write", 0 0, L_0000000000cef9d0;  alias, 1 drivers
v0000000000d69860_0 .net "ID_mem_size", 0 0, L_0000000000cf0d10;  alias, 1 drivers
v0000000000d694a0_0 .net "clk", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d6a260_0 .net "mux_out_1", 31 0, L_0000000000cef490;  alias, 1 drivers
v0000000000d68be0_0 .var "mux_out_1_A", 31 0;
v0000000000d68fa0_0 .net "mux_out_2", 31 0, L_0000000000cf0bc0;  alias, 1 drivers
v0000000000d69ae0_0 .var "mux_out_2_B", 31 0;
v0000000000d69d60_0 .net "mux_out_3", 31 0, L_0000000000cf0290;  alias, 1 drivers
v0000000000d68c80_0 .var "mux_out_3_C", 31 0;
S_00000000008af810 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 122, 3 388 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 32 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "choose_ta_r_nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 1 "asserted";
    .port_info 13 /INPUT 32 "PC4";
    .port_info 14 /INPUT 32 "DataOut";
v0000000000d69900_0 .net "DataOut", 31 0, v0000000000d71250_0;  alias, 1 drivers
v0000000000d69fe0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000d19ad8;  alias, 0 drivers
v0000000000d6a620_0 .var "ID_Bit11_0", 31 0;
v0000000000d690e0_0 .var "ID_Bit15_12", 3 0;
v0000000000d69e00_0 .var "ID_Bit19_16", 3 0;
v0000000000d695e0_0 .var "ID_Bit23_0", 23 0;
v0000000000d6a4e0_0 .var "ID_Bit31_0", 31 0;
v0000000000d69720_0 .var "ID_Bit31_28", 3 0;
v0000000000d69680_0 .var "ID_Bit3_0", 3 0;
v0000000000d69540_0 .var "ID_Next_PC", 31 0;
v0000000000d69c20_0 .net "PC4", 31 0, L_0000000000d91d80;  alias, 1 drivers
v0000000000d6a1c0_0 .net "Reset", 0 0, v0000000000d8d700_0;  1 drivers
v0000000000d6a6c0_0 .net "asserted", 0 0, L_0000000000cf0df0;  alias, 1 drivers
v0000000000d6a8a0_0 .net "choose_ta_r_nop", 0 0, v0000000000cc9d50_0;  alias, 1 drivers
v0000000000d6a080_0 .net "clk", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
S_00000000008af9a0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 222, 3 501 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000d69b80_0 .net "MEM_RF_Enable", 0 0, v0000000000cc5a50_0;  alias, 1 drivers
v0000000000d69ea0_0 .net "MEM_load_instr", 0 0, v0000000000cc5c30_0;  alias, 1 drivers
v0000000000d68d20_0 .var "WB_RF_Enable", 0 0;
v0000000000d6a940_0 .var "WB_load_instr", 0 0;
v0000000000d697c0_0 .net "alu_out", 31 0, v0000000000cc97b0_0;  alias, 1 drivers
v0000000000d6a3a0_0 .net "bit15_12", 3 0, v0000000000cc52d0_0;  alias, 1 drivers
v0000000000d6a9e0_0 .net "clk", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d69040_0 .net "data_r_out", 31 0, v0000000000d6e640_0;  alias, 1 drivers
v0000000000d69cc0_0 .var "wb_alu_out", 31 0;
v0000000000d69f40_0 .var "wb_bit15_12", 3 0;
v0000000000d6a760_0 .var "wb_data_r_out", 31 0;
S_00000000008a72c0 .scope module, "Status_register" "Status_register" 2 128, 3 176 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000d69180_0 .net "S", 0 0, L_0000000000d94078;  alias, 1 drivers
v0000000000d6a580_0 .net "cc_in", 3 0, L_0000000000d90700;  alias, 1 drivers
v0000000000d69220_0 .var "cc_out", 3 0;
v0000000000d692c0_0 .net "clk", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
S_00000000008a7450 .scope module, "alu_1" "alu" 2 112, 4 4 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d69360_0 .net "A", 31 0, L_0000000000cef650;  alias, 1 drivers
v0000000000d6a120_0 .net "Alu_Out", 3 0, L_0000000000d91740;  alias, 1 drivers
L_0000000000d940c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000d6a800_0 .net "B", 31 0, L_0000000000d940c0;  1 drivers
L_0000000000d94150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000d699a0_0 .net "Cin", 0 0, L_0000000000d94150;  1 drivers
L_0000000000d94108 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d6a300_0 .net "OPS", 3 0, L_0000000000d94108;  1 drivers
v0000000000d6a440_0 .var "OPS_result", 32 0;
v0000000000d68b40_0 .net "S", 31 0, L_0000000000d91d80;  alias, 1 drivers
v0000000000d69400_0 .net *"_ivl_11", 0 0, L_0000000000d90ca0;  1 drivers
v0000000000d68dc0_0 .net *"_ivl_16", 0 0, L_0000000000d921e0;  1 drivers
v0000000000d69a40_0 .net *"_ivl_3", 0 0, L_0000000000d90c00;  1 drivers
v0000000000d68e60_0 .net *"_ivl_7", 0 0, L_0000000000d91100;  1 drivers
v0000000000d68f00_0 .var/i "ol", 31 0;
v0000000000d6af10_0 .var/i "tc", 31 0;
v0000000000d6b5f0_0 .var/i "tn", 31 0;
v0000000000d6b0f0_0 .var/i "tv", 31 0;
v0000000000d6c6d0_0 .var/i "tz", 31 0;
E_0000000000ce8ed0/0 .event edge, v0000000000d6a300_0, v0000000000d69360_0, v0000000000d6a800_0, v0000000000d699a0_0;
E_0000000000ce8ed0/1 .event edge, v0000000000d6a440_0, v0000000000d68f00_0;
E_0000000000ce8ed0 .event/or E_0000000000ce8ed0/0, E_0000000000ce8ed0/1;
L_0000000000d90c00 .part v0000000000d6b5f0_0, 0, 1;
L_0000000000d91100 .part v0000000000d6c6d0_0, 0, 1;
L_0000000000d90ca0 .part v0000000000d6af10_0, 0, 1;
L_0000000000d91740 .concat8 [ 1 1 1 1], L_0000000000d921e0, L_0000000000d90ca0, L_0000000000d91100, L_0000000000d90c00;
L_0000000000d921e0 .part v0000000000d6b0f0_0, 0, 1;
L_0000000000d91d80 .part v0000000000d6a440_0, 0, 32;
S_00000000008a75e0 .scope module, "alu_2" "alu" 2 136, 4 4 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d6ad30_0 .net "A", 31 0, L_0000000000cefce0;  alias, 1 drivers
v0000000000d6b4b0_0 .net "Alu_Out", 3 0, L_0000000000d90de0;  alias, 1 drivers
v0000000000d6b7d0_0 .net "B", 31 0, v0000000000d69540_0;  alias, 1 drivers
L_0000000000d94228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000d6c9f0_0 .net "Cin", 0 0, L_0000000000d94228;  1 drivers
L_0000000000d941e0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d6add0_0 .net "OPS", 3 0, L_0000000000d941e0;  1 drivers
v0000000000d6beb0_0 .var "OPS_result", 32 0;
v0000000000d6c810_0 .net "S", 31 0, L_0000000000d903e0;  alias, 1 drivers
v0000000000d6c130_0 .net *"_ivl_11", 0 0, L_0000000000d90d40;  1 drivers
v0000000000d6b550_0 .net *"_ivl_16", 0 0, L_0000000000d92280;  1 drivers
v0000000000d6b690_0 .net *"_ivl_3", 0 0, L_0000000000d92320;  1 drivers
v0000000000d6ae70_0 .net *"_ivl_7", 0 0, L_0000000000d90840;  1 drivers
v0000000000d6b870_0 .var/i "ol", 31 0;
v0000000000d6b410_0 .var/i "tc", 31 0;
v0000000000d6b730_0 .var/i "tn", 31 0;
v0000000000d6afb0_0 .var/i "tv", 31 0;
v0000000000d6bc30_0 .var/i "tz", 31 0;
E_0000000000ce89d0/0 .event edge, v0000000000d6add0_0, v0000000000d6ad30_0, v0000000000d69540_0, v0000000000d6c9f0_0;
E_0000000000ce89d0/1 .event edge, v0000000000d6beb0_0, v0000000000d6b870_0;
E_0000000000ce89d0 .event/or E_0000000000ce89d0/0, E_0000000000ce89d0/1;
L_0000000000d92320 .part v0000000000d6b730_0, 0, 1;
L_0000000000d90840 .part v0000000000d6bc30_0, 0, 1;
L_0000000000d90d40 .part v0000000000d6b410_0, 0, 1;
L_0000000000d90de0 .concat8 [ 1 1 1 1], L_0000000000d92280, L_0000000000d90d40, L_0000000000d90840, L_0000000000d92320;
L_0000000000d92280 .part v0000000000d6afb0_0, 0, 1;
L_0000000000d903e0 .part v0000000000d6beb0_0, 0, 32;
S_00000000008e5270 .scope module, "alu_main" "alu" 2 194, 4 4 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d6b2d0_0 .net "A", 31 0, v0000000000d68be0_0;  alias, 1 drivers
v0000000000d6c310_0 .net "Alu_Out", 3 0, L_0000000000d90700;  alias, 1 drivers
v0000000000d6b050_0 .net "B", 31 0, L_0000000000cef7a0;  alias, 1 drivers
v0000000000d6b910_0 .net "Cin", 0 0, v0000000000d8bcc0_0;  alias, 1 drivers
v0000000000d6b190_0 .net "OPS", 3 0, v0000000000cc5050_0;  alias, 1 drivers
v0000000000d6b230_0 .var "OPS_result", 32 0;
v0000000000d6b9b0_0 .net "S", 31 0, L_0000000000d90520;  alias, 1 drivers
v0000000000d6c1d0_0 .net *"_ivl_11", 0 0, L_0000000000d912e0;  1 drivers
v0000000000d6c270_0 .net *"_ivl_16", 0 0, L_0000000000d91920;  1 drivers
v0000000000d6ba50_0 .net *"_ivl_3", 0 0, L_0000000000d91600;  1 drivers
v0000000000d6baf0_0 .net *"_ivl_7", 0 0, L_0000000000d90160;  1 drivers
v0000000000d6c3b0_0 .var/i "ol", 31 0;
v0000000000d6b370_0 .var/i "tc", 31 0;
v0000000000d6bb90_0 .var/i "tn", 31 0;
v0000000000d6bcd0_0 .var/i "tv", 31 0;
v0000000000d6ac90_0 .var/i "tz", 31 0;
E_0000000000ce8d50/0 .event edge, v0000000000cc5050_0, v0000000000d68be0_0, v0000000000d6b050_0, v0000000000d6b910_0;
E_0000000000ce8d50/1 .event edge, v0000000000d6b230_0, v0000000000d6c3b0_0;
E_0000000000ce8d50 .event/or E_0000000000ce8d50/0, E_0000000000ce8d50/1;
L_0000000000d91600 .part v0000000000d6bb90_0, 0, 1;
L_0000000000d90160 .part v0000000000d6ac90_0, 0, 1;
L_0000000000d912e0 .part v0000000000d6b370_0, 0, 1;
L_0000000000d90700 .concat8 [ 1 1 1 1], L_0000000000d91920, L_0000000000d912e0, L_0000000000d90160, L_0000000000d91600;
L_0000000000d91920 .part v0000000000d6bcd0_0, 0, 1;
L_0000000000d90520 .part v0000000000d6b230_0, 0, 32;
S_00000000008e5400 .scope module, "control_unit1" "control_unit" 2 166, 3 7 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 1 "MemSize";
    .port_info 3 /OUTPUT 7 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000ceff10 .functor BUFZ 1, v0000000000d6ab50_0, C4<0>, C4<0>, C4<0>;
L_0000000000cef9d0 .functor BUFZ 1, v0000000000d6d4c0_0, C4<0>, C4<0>, C4<0>;
L_0000000000cf0d10 .functor BUFZ 1, v0000000000d6d740_0, C4<0>, C4<0>, C4<0>;
v0000000000d6bd70_0 .net "A", 31 0, v0000000000d6a4e0_0;  alias, 1 drivers
v0000000000d6be10_0 .net "C_U_out", 6 0, L_0000000000d900c0;  alias, 1 drivers
v0000000000d6bf50_0 .net "ID_B_instr", 0 0, L_0000000000ceff10;  alias, 1 drivers
v0000000000d6c450_0 .net "MemReadWrite", 0 0, L_0000000000cef9d0;  alias, 1 drivers
v0000000000d6bff0_0 .net "MemSize", 0 0, L_0000000000cf0d10;  alias, 1 drivers
v0000000000d6c4f0_0 .net "Reset", 0 0, v0000000000d8d700_0;  alias, 1 drivers
v0000000000d6abf0_0 .net *"_ivl_11", 0 0, v0000000000d6e140_0;  1 drivers
v0000000000d6c590_0 .net *"_ivl_18", 3 0, v0000000000d6c770_0;  1 drivers
v0000000000d6c090_0 .net *"_ivl_3", 0 0, v0000000000d6d880_0;  1 drivers
v0000000000d6c630_0 .net *"_ivl_7", 0 0, v0000000000d6db00_0;  1 drivers
v0000000000d6c770_0 .var "alu_op", 3 0;
v0000000000d6c8b0_0 .net "asserted", 0 0, L_0000000000cf0df0;  alias, 1 drivers
v0000000000d6c950_0 .var "b_bl", 0 0;
v0000000000d6ab50_0 .var "b_instr", 0 0;
v0000000000d6e500_0 .net "clk", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d6cfc0_0 .var "instr", 2 0;
v0000000000d6e140_0 .var "l_instr", 0 0;
v0000000000d6d4c0_0 .var "m_rw", 0 0;
v0000000000d6d740_0 .var "m_size", 0 0;
v0000000000d6d600_0 .var "r_sr_off", 0 0;
v0000000000d6db00_0 .var "rf_instr", 0 0;
v0000000000d6d880_0 .var "s_imm", 0 0;
v0000000000d6d7e0_0 .var "u", 0 0;
E_0000000000ce8850/0 .event edge, v0000000000d6a1c0_0, v0000000000cc5410_0, v0000000000d6cfc0_0, v0000000000d6e140_0;
E_0000000000ce8850/1 .event edge, v0000000000d6d7e0_0, v0000000000d6c950_0;
E_0000000000ce8850 .event/or E_0000000000ce8850/0, E_0000000000ce8850/1;
L_0000000000d900c0 .concat8 [ 1 1 4 1], v0000000000d6db00_0, v0000000000d6e140_0, v0000000000d6c770_0, v0000000000d6d880_0;
S_00000000008e5590 .scope module, "data_ram" "data_ram256x8" 2 214, 3 553 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000d6cde0_0 .net "Address", 31 0, v0000000000cc97b0_0;  alias, 1 drivers
v0000000000d6e0a0_0 .net "DataIn", 31 0, v0000000000cc64f0_0;  alias, 1 drivers
v0000000000d6e640_0 .var "DataOut", 31 0;
v0000000000d6d100 .array "Mem", 255 0, 7 0;
v0000000000d6d920_0 .net "ReadWrite", 0 0, v0000000000cc5cd0_0;  alias, 1 drivers
v0000000000d6cd40_0 .net "Size", 0 0, v0000000000cc5ff0_0;  alias, 1 drivers
E_0000000000ce8e10/0 .event edge, v0000000000cc5ff0_0, v0000000000cc64f0_0, v0000000000cc97b0_0, v0000000000cc5cd0_0;
E_0000000000ce8e10/1 .event edge, v0000000000d69040_0;
E_0000000000ce8e10 .event/or E_0000000000ce8e10/0, E_0000000000ce8e10/1;
S_0000000000d6eb20 .scope module, "h_u" "hazard_unit" 2 237, 3 692 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000d6dce0_0 .net "EX_Bit15_12", 3 0, v0000000000cc68b0_0;  alias, 1 drivers
v0000000000d6dc40_0 .net "EX_RF_Enable", 0 0, v0000000000cc61d0_0;  alias, 1 drivers
v0000000000d6e1e0_0 .net "EX_load_instr", 0 0, v0000000000cc6770_0;  alias, 1 drivers
v0000000000d6d9c0_0 .net "ID_Bit19_16", 3 0, v0000000000d69e00_0;  alias, 1 drivers
v0000000000d6e000_0 .net "ID_Bit3_0", 3 0, v0000000000d69680_0;  alias, 1 drivers
v0000000000d6de20_0 .var "IF_ID_load", 0 0;
v0000000000d6da60_0 .net "MEM_Bit15_12", 3 0, v0000000000cc52d0_0;  alias, 1 drivers
v0000000000d6e960_0 .net "MEM_RF_Enable", 0 0, v0000000000cc5a50_0;  alias, 1 drivers
v0000000000d6d420_0 .var "MUX1_signal", 1 0;
v0000000000d6e280_0 .var "MUX2_signal", 1 0;
v0000000000d6df60_0 .var "MUX3_signal", 1 0;
v0000000000d6ea00_0 .var "MUXControlUnit_signal", 0 0;
v0000000000d6dd80_0 .var "PC_RF_load", 0 0;
v0000000000d6dba0_0 .net "WB_Bit15_12", 3 0, v0000000000d69f40_0;  alias, 1 drivers
v0000000000d6d560_0 .net "WB_RF_Enable", 0 0, v0000000000d68d20_0;  alias, 1 drivers
v0000000000d6dec0_0 .net "clk", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
E_0000000000ce8890/0 .event edge, v0000000000cc95d0_0, v0000000000d69e00_0, v0000000000cc93f0_0, v0000000000d69680_0;
E_0000000000ce8890/1 .event edge, v0000000000cca570_0, v0000000000cc5a50_0, v0000000000cc52d0_0, v0000000000d68d20_0;
E_0000000000ce8890/2 .event edge, v0000000000d69f40_0;
E_0000000000ce8890 .event/or E_0000000000ce8890/0, E_0000000000ce8890/1, E_0000000000ce8890/2;
S_0000000000d6ecb0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 169, 3 618 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000cf0530 .functor BUFZ 7, v0000000000d6e780_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000d6d6a0_0 .net "C_U", 6 0, L_0000000000d900c0;  alias, 1 drivers
v0000000000d6cb60_0 .net "HF_U", 0 0, v0000000000d6ea00_0;  alias, 1 drivers
v0000000000d6cc00_0 .net "MUX_Out", 6 0, L_0000000000cf0530;  alias, 1 drivers
v0000000000d6e780_0 .var "salida", 6 0;
E_0000000000ce8e50 .event edge, v0000000000d6ea00_0, v00000000008fa580_0;
S_0000000000d6ee40 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 114, 3 641 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cf0060 .functor BUFZ 32, v0000000000d6e3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d6e460_0 .net "A", 31 0, L_0000000000d91d80;  alias, 1 drivers
v0000000000d6e320_0 .net "B", 31 0, L_0000000000d903e0;  alias, 1 drivers
v0000000000d6d060_0 .net "MUX_Out", 31 0, L_0000000000cf0060;  alias, 1 drivers
v0000000000d6e3c0_0 .var "salida", 31 0;
v0000000000d6e5a0_0 .net "sig", 0 0, v0000000000cc9d50_0;  alias, 1 drivers
E_0000000000ce9290 .event edge, v0000000000cc9d50_0, v0000000000d69c20_0, v0000000000d6c810_0;
S_000000000089fda0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 200, 3 641 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cef7a0 .functor BUFZ 32, v0000000000d6e8c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d6e6e0_0 .net "A", 31 0, v0000000000d69ae0_0;  alias, 1 drivers
v0000000000d6e820_0 .net "B", 31 0, v0000000000d8ab40_0;  alias, 1 drivers
v0000000000d6ce80_0 .net "MUX_Out", 31 0, L_0000000000cef7a0;  alias, 1 drivers
v0000000000d6e8c0_0 .var "salida", 31 0;
v0000000000d6cca0_0 .net "sig", 0 0, v0000000000cc6a90_0;  alias, 1 drivers
E_0000000000ce8e90 .event edge, v0000000000cc6a90_0, v0000000000d69ae0_0, v0000000000d6e820_0;
S_0000000000d6f340 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 218, 3 641 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cef960 .functor BUFZ 32, v0000000000d6d2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d6cf20_0 .net "A", 31 0, v0000000000d6e640_0;  alias, 1 drivers
v0000000000d6d1a0_0 .net "B", 31 0, v0000000000cc97b0_0;  alias, 1 drivers
v0000000000d6d240_0 .net "MUX_Out", 31 0, L_0000000000cef960;  alias, 1 drivers
v0000000000d6d2e0_0 .var "salida", 31 0;
v0000000000d6d380_0 .net "sig", 0 0, o0000000000d1bb78;  alias, 0 drivers
E_0000000000ce8b10 .event edge, v0000000000d6d380_0, v0000000000d69040_0, v0000000000cc97b0_0;
S_0000000000d6f660 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 226, 3 641 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cf06f0 .functor BUFZ 32, v0000000000d707b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d71ed0_0 .net "A", 31 0, v0000000000d6a760_0;  alias, 1 drivers
v0000000000d70210_0 .net "B", 31 0, v0000000000d69cc0_0;  alias, 1 drivers
v0000000000d70850_0 .net "MUX_Out", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d707b0_0 .var "salida", 31 0;
v0000000000d719d0_0 .net "sig", 0 0, v0000000000d6a940_0;  alias, 1 drivers
E_0000000000ce8c10 .event edge, v0000000000d6a940_0, v0000000000d6a760_0, v0000000000d69cc0_0;
S_0000000000d6f1b0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 139, 3 641 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cef420 .functor BUFZ 32, v0000000000d71a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d711b0_0 .net "A", 31 0, L_0000000000d91d80;  alias, 1 drivers
v0000000000d71bb0_0 .net "B", 31 0, L_0000000000d903e0;  alias, 1 drivers
v0000000000d708f0_0 .net "MUX_Out", 31 0, L_0000000000cef420;  alias, 1 drivers
v0000000000d71a70_0 .var "salida", 31 0;
v0000000000d714d0_0 .net "sig", 0 0, v0000000000cc9d50_0;  alias, 1 drivers
S_0000000000d6f4d0 .scope module, "mux_2x1_stages_9" "mux_2x1_Stages" 2 115, 3 641 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000cf0140 .functor BUFZ 32, v0000000000d70ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d71070_0 .net "A", 31 0, L_0000000000cf0060;  alias, 1 drivers
L_0000000000d94198 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000d71c50_0 .net "B", 31 0, L_0000000000d94198;  1 drivers
v0000000000d70e90_0 .net "MUX_Out", 31 0, L_0000000000cf0140;  alias, 1 drivers
v0000000000d70ad0_0 .var "salida", 31 0;
v0000000000d705d0_0 .net "sig", 0 0, v0000000000d8d700_0;  alias, 1 drivers
E_0000000000ce8910 .event edge, v0000000000d6a1c0_0, v0000000000d6d060_0, v0000000000d71c50_0;
S_0000000000d6f7f0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 155, 3 593 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000cef490 .functor BUFZ 32, v0000000000d71b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d700d0_0 .net "A_O", 31 0, L_0000000000d90520;  alias, 1 drivers
v0000000000d71d90_0 .net "HF_U", 1 0, v0000000000d6d420_0;  alias, 1 drivers
v0000000000d71cf0_0 .net "MUX_Out", 31 0, L_0000000000cef490;  alias, 1 drivers
v0000000000d70990_0 .net "M_O", 31 0, L_0000000000cef960;  alias, 1 drivers
v0000000000d71e30_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d702b0_0 .net "X", 31 0, v0000000000d87030_0;  alias, 1 drivers
v0000000000d71b10_0 .var "salida", 31 0;
E_0000000000ce8d10/0 .event edge, v0000000000d6d420_0, v0000000000d702b0_0, v0000000000cc92b0_0, v0000000000d6d240_0;
E_0000000000ce8d10/1 .event edge, v0000000000d70850_0;
E_0000000000ce8d10 .event/or E_0000000000ce8d10/0, E_0000000000ce8d10/1;
S_0000000000d6f980 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 158, 3 593 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000cf0bc0 .functor BUFZ 32, v0000000000d70490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d70350_0 .net "A_O", 31 0, L_0000000000d90520;  alias, 1 drivers
v0000000000d70cb0_0 .net "HF_U", 1 0, v0000000000d6e280_0;  alias, 1 drivers
v0000000000d70a30_0 .net "MUX_Out", 31 0, L_0000000000cf0bc0;  alias, 1 drivers
v0000000000d71570_0 .net "M_O", 31 0, L_0000000000cef960;  alias, 1 drivers
v0000000000d703f0_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d71430_0 .net "X", 31 0, v0000000000d86810_0;  alias, 1 drivers
v0000000000d70490_0 .var "salida", 31 0;
E_0000000000ce8a10/0 .event edge, v0000000000d6e280_0, v0000000000d71430_0, v0000000000cc92b0_0, v0000000000d6d240_0;
E_0000000000ce8a10/1 .event edge, v0000000000d70850_0;
E_0000000000ce8a10 .event/or E_0000000000ce8a10/0, E_0000000000ce8a10/1;
S_0000000000d6fb10 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 161, 3 593 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000cf0290 .functor BUFZ 32, v0000000000d70c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d70530_0 .net "A_O", 31 0, L_0000000000d90520;  alias, 1 drivers
v0000000000d70670_0 .net "HF_U", 1 0, v0000000000d6df60_0;  alias, 1 drivers
v0000000000d70030_0 .net "MUX_Out", 31 0, L_0000000000cf0290;  alias, 1 drivers
v0000000000d71110_0 .net "M_O", 31 0, L_0000000000cef960;  alias, 1 drivers
v0000000000d71610_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d70b70_0 .net "X", 31 0, v0000000000d88ed0_0;  alias, 1 drivers
v0000000000d70c10_0 .var "salida", 31 0;
E_0000000000ce8f10/0 .event edge, v0000000000d6df60_0, v0000000000d70b70_0, v0000000000cc92b0_0, v0000000000d6d240_0;
E_0000000000ce8f10/1 .event edge, v0000000000d70850_0;
E_0000000000ce8f10 .event/or E_0000000000ce8f10/0, E_0000000000ce8f10/1;
S_0000000000d6fca0 .scope module, "ram1" "inst_ram256x8" 2 77, 3 521 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000d70170_0 .net "Address", 31 0, L_0000000000cef650;  alias, 1 drivers
v0000000000d71250_0 .var "DataOut", 31 0;
v0000000000d70710 .array "Mem", 255 0, 7 0;
v0000000000d70d50_0 .net "Reset", 0 0, v0000000000d8d700_0;  alias, 1 drivers
E_0000000000ce8c50 .event edge, v0000000000d6a1c0_0, v0000000000d69360_0, v0000000000d69900_0;
S_0000000000d6fe30 .scope module, "register_file_1" "register_file" 2 151, 5 6 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000cef650 .functor BUFZ 32, v0000000000d7d140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d89290_0 .net "C", 3 0, v0000000000d69f40_0;  alias, 1 drivers
v0000000000d89c90_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d89330_0 .net "E", 15 0, v0000000000d873f0_0;  1 drivers
v0000000000d895b0_0 .net "HZPCld", 0 0, v0000000000d6dd80_0;  alias, 1 drivers
v0000000000d89d30_0 .net "MO", 31 0, v0000000000d86b30_0;  1 drivers
v0000000000d88930_0 .net "PA", 31 0, v0000000000d87030_0;  alias, 1 drivers
v0000000000d88890_0 .net "PB", 31 0, v0000000000d86810_0;  alias, 1 drivers
v0000000000d89dd0_0 .net "PCin", 31 0, L_0000000000cf0140;  alias, 1 drivers
v0000000000d89e70_0 .net "PCout", 31 0, L_0000000000cef650;  alias, 1 drivers
v0000000000d89470_0 .net "PD", 31 0, v0000000000d88ed0_0;  alias, 1 drivers
v0000000000d89510_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d896f0_0 .net "Q0", 31 0, v0000000000d70f30_0;  1 drivers
v0000000000d89650_0 .net "Q1", 31 0, v0000000000d717f0_0;  1 drivers
v0000000000d898d0_0 .net "Q10", 31 0, v0000000000d7cb00_0;  1 drivers
v0000000000d89f10_0 .net "Q11", 31 0, v0000000000d7c240_0;  1 drivers
v0000000000d889d0_0 .net "Q12", 31 0, v0000000000d7cec0_0;  1 drivers
v0000000000d89970_0 .net "Q13", 31 0, v0000000000d7d640_0;  1 drivers
v0000000000d8ae60_0 .net "Q14", 31 0, v0000000000d7de60_0;  1 drivers
v0000000000d8c4e0_0 .net "Q15", 31 0, v0000000000d7d140_0;  1 drivers
v0000000000d8ad20_0 .net "Q2", 31 0, v0000000000d7d320_0;  1 drivers
v0000000000d8bd60_0 .net "Q3", 31 0, v0000000000d7d6e0_0;  1 drivers
v0000000000d8ba40_0 .net "Q4", 31 0, v0000000000d7d820_0;  1 drivers
v0000000000d8c760_0 .net "Q5", 31 0, v0000000000d7c600_0;  1 drivers
v0000000000d8c580_0 .net "Q6", 31 0, v0000000000d861d0_0;  1 drivers
v0000000000d8bb80_0 .net "Q7", 31 0, v0000000000d86310_0;  1 drivers
v0000000000d8a8c0_0 .net "Q8", 31 0, v0000000000d87350_0;  1 drivers
v0000000000d8af00_0 .net "Q9", 31 0, v0000000000d87df0_0;  1 drivers
o0000000000d1e608 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000d8c620_0 .net "R15MO", 1 0, o0000000000d1e608;  0 drivers
v0000000000d8a960_0 .net "RFLd", 0 0, v0000000000d68d20_0;  alias, 1 drivers
v0000000000d8a6e0_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
v0000000000d8b540_0 .net "SA", 3 0, v0000000000d69e00_0;  alias, 1 drivers
v0000000000d8b680_0 .net "SB", 3 0, v0000000000d69680_0;  alias, 1 drivers
v0000000000d8a0a0_0 .net "SD", 3 0, o0000000000d1e188;  alias, 0 drivers
L_0000000000d91420 .part v0000000000d873f0_0, 15, 1;
L_0000000000d92820 .part v0000000000d873f0_0, 0, 1;
L_0000000000d92460 .part v0000000000d873f0_0, 1, 1;
L_0000000000d920a0 .part v0000000000d873f0_0, 2, 1;
L_0000000000d91380 .part v0000000000d873f0_0, 3, 1;
L_0000000000d911a0 .part v0000000000d873f0_0, 4, 1;
L_0000000000d90e80 .part v0000000000d873f0_0, 5, 1;
L_0000000000d91240 .part v0000000000d873f0_0, 6, 1;
L_0000000000d925a0 .part v0000000000d873f0_0, 7, 1;
L_0000000000d90660 .part v0000000000d873f0_0, 8, 1;
L_0000000000d91f60 .part v0000000000d873f0_0, 9, 1;
L_0000000000d91060 .part v0000000000d873f0_0, 10, 1;
L_0000000000d926e0 .part v0000000000d873f0_0, 11, 1;
L_0000000000d914c0 .part v0000000000d873f0_0, 12, 1;
L_0000000000d92000 .part v0000000000d873f0_0, 13, 1;
L_0000000000d91c40 .part v0000000000d873f0_0, 14, 1;
S_0000000000d6f020 .scope module, "R0" "register" 5 37, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d70df0_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d716b0_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d70f30_0 .var "Q", 31 0;
v0000000000d70fd0_0 .net "RFLd", 0 0, L_0000000000d92820;  1 drivers
v0000000000d712f0_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
E_0000000000ce84d0/0 .event edge, v0000000000d6a1c0_0;
E_0000000000ce84d0/1 .event posedge, v0000000000cca4d0_0;
E_0000000000ce84d0 .event/or E_0000000000ce84d0/0, E_0000000000ce84d0/1;
S_0000000000d7a9b0 .scope module, "R1" "register" 5 38, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d71390_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d71750_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d717f0_0 .var "Q", 31 0;
v0000000000d71890_0 .net "RFLd", 0 0, L_0000000000d92460;  1 drivers
v0000000000d71930_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7ab40 .scope module, "R10" "register" 5 47, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7c740_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7cf60_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7cb00_0 .var "Q", 31 0;
v0000000000d7dd20_0 .net "RFLd", 0 0, L_0000000000d91060;  1 drivers
v0000000000d7dbe0_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7b7c0 .scope module, "R11" "register" 5 48, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7c100_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7cce0_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7c240_0 .var "Q", 31 0;
v0000000000d7c9c0_0 .net "RFLd", 0 0, L_0000000000d926e0;  1 drivers
v0000000000d7c1a0_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7a1e0 .scope module, "R12" "register" 5 49, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7d8c0_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7c4c0_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7cec0_0 .var "Q", 31 0;
v0000000000d7cc40_0 .net "RFLd", 0 0, L_0000000000d914c0;  1 drivers
v0000000000d7cba0_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7a820 .scope module, "R13" "register" 5 50, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7cd80_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7c2e0_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7d640_0 .var "Q", 31 0;
v0000000000d7d460_0 .net "RFLd", 0 0, L_0000000000d92000;  1 drivers
v0000000000d7ce20_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7a690 .scope module, "R14" "register" 5 51, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7d0a0_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7d280_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7de60_0 .var "Q", 31 0;
v0000000000d7da00_0 .net "RFLd", 0 0, L_0000000000d91c40;  1 drivers
v0000000000d7d500_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7acd0 .scope module, "R15" "PCregister" 5 52, 5 179 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7ddc0_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7d000_0 .net "HZPCld", 0 0, v0000000000d6dd80_0;  alias, 1 drivers
v0000000000d7d5a0_0 .net "MOin", 31 0, v0000000000d86b30_0;  alias, 1 drivers
v0000000000d7d140_0 .var "Q", 31 0;
v0000000000d7d1e0_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
E_0000000000ce8790 .event edge, v0000000000d6dd80_0, v0000000000d6a1c0_0, v0000000000cca4d0_0;
S_0000000000d7ae60 .scope module, "R2" "register" 5 39, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7df00_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7c560_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7d320_0 .var "Q", 31 0;
v0000000000d7d3c0_0 .net "RFLd", 0 0, L_0000000000d920a0;  1 drivers
v0000000000d7c7e0_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7b630 .scope module, "R3" "register" 5 40, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7dc80_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7c380_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7d6e0_0 .var "Q", 31 0;
v0000000000d7daa0_0 .net "RFLd", 0 0, L_0000000000d91380;  1 drivers
v0000000000d7c880_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7a370 .scope module, "R4" "register" 5 41, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7d780_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7c420_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7d820_0 .var "Q", 31 0;
v0000000000d7c6a0_0 .net "RFLd", 0 0, L_0000000000d911a0;  1 drivers
v0000000000d7d960_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7aff0 .scope module, "R5" "register" 5 42, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d7db40_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d7c060_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d7c600_0 .var "Q", 31 0;
v0000000000d7c920_0 .net "RFLd", 0 0, L_0000000000d90e80;  1 drivers
v0000000000d7ca60_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7a500 .scope module, "R6" "register" 5 43, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d87ad0_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d882f0_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d861d0_0 .var "Q", 31 0;
v0000000000d88430_0 .net "RFLd", 0 0, L_0000000000d91240;  1 drivers
v0000000000d86c70_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7b180 .scope module, "R7" "register" 5 44, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d870d0_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d88610_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d86310_0 .var "Q", 31 0;
v0000000000d86270_0 .net "RFLd", 0 0, L_0000000000d925a0;  1 drivers
v0000000000d87170_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7b950 .scope module, "R8" "register" 5 45, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d88110_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d88070_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d87350_0 .var "Q", 31 0;
v0000000000d86f90_0 .net "RFLd", 0 0, L_0000000000d90660;  1 drivers
v0000000000d86e50_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7b4a0 .scope module, "R9" "register" 5 46, 5 161 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000d86ef0_0 .net "CLK", 0 0, v0000000000d90fc0_0;  alias, 1 drivers
v0000000000d87c10_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d87df0_0 .var "Q", 31 0;
v0000000000d875d0_0 .net "RFLd", 0 0, L_0000000000d91f60;  1 drivers
v0000000000d877b0_0 .net "RST", 0 0, v0000000000d8d700_0;  alias, 1 drivers
S_0000000000d7bae0 .scope module, "bc" "binary_decoder" 5 20, 5 57 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000d87e90_0 .net "C", 3 0, v0000000000d69f40_0;  alias, 1 drivers
v0000000000d873f0_0 .var "E", 15 0;
v0000000000d87b70_0 .net "Ld", 0 0, v0000000000d68d20_0;  alias, 1 drivers
E_0000000000ce8b50 .event edge, v0000000000d68d20_0, v0000000000d69f40_0;
S_0000000000d7b310 .scope module, "muxA" "multiplexer" 5 23, 5 89 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d863b0_0 .net "I0", 31 0, v0000000000d70f30_0;  alias, 1 drivers
v0000000000d87490_0 .net "I1", 31 0, v0000000000d717f0_0;  alias, 1 drivers
v0000000000d86d10_0 .net "I10", 31 0, v0000000000d7cb00_0;  alias, 1 drivers
v0000000000d86770_0 .net "I11", 31 0, v0000000000d7c240_0;  alias, 1 drivers
v0000000000d86db0_0 .net "I12", 31 0, v0000000000d7cec0_0;  alias, 1 drivers
v0000000000d872b0_0 .net "I13", 31 0, v0000000000d7d640_0;  alias, 1 drivers
v0000000000d87d50_0 .net "I14", 31 0, v0000000000d7de60_0;  alias, 1 drivers
v0000000000d88390_0 .net "I15", 31 0, v0000000000d7d140_0;  alias, 1 drivers
v0000000000d86450_0 .net "I2", 31 0, v0000000000d7d320_0;  alias, 1 drivers
v0000000000d886b0_0 .net "I3", 31 0, v0000000000d7d6e0_0;  alias, 1 drivers
v0000000000d86a90_0 .net "I4", 31 0, v0000000000d7d820_0;  alias, 1 drivers
v0000000000d87f30_0 .net "I5", 31 0, v0000000000d7c600_0;  alias, 1 drivers
v0000000000d881b0_0 .net "I6", 31 0, v0000000000d861d0_0;  alias, 1 drivers
v0000000000d88250_0 .net "I7", 31 0, v0000000000d86310_0;  alias, 1 drivers
v0000000000d87530_0 .net "I8", 31 0, v0000000000d87350_0;  alias, 1 drivers
v0000000000d87670_0 .net "I9", 31 0, v0000000000d87df0_0;  alias, 1 drivers
v0000000000d87030_0 .var "P", 31 0;
v0000000000d87710_0 .net "S", 3 0, v0000000000d69e00_0;  alias, 1 drivers
E_0000000000ce8a50/0 .event edge, v0000000000d7d140_0, v0000000000d7de60_0, v0000000000d7d640_0, v0000000000d7cec0_0;
E_0000000000ce8a50/1 .event edge, v0000000000d7c240_0, v0000000000d7cb00_0, v0000000000d87df0_0, v0000000000d87350_0;
E_0000000000ce8a50/2 .event edge, v0000000000d86310_0, v0000000000d861d0_0, v0000000000d7c600_0, v0000000000d7d820_0;
E_0000000000ce8a50/3 .event edge, v0000000000d7d6e0_0, v0000000000d7d320_0, v0000000000d717f0_0, v0000000000d70f30_0;
E_0000000000ce8a50/4 .event edge, v0000000000d69e00_0;
E_0000000000ce8a50 .event/or E_0000000000ce8a50/0, E_0000000000ce8a50/1, E_0000000000ce8a50/2, E_0000000000ce8a50/3, E_0000000000ce8a50/4;
S_0000000000d7bc70 .scope module, "muxB" "multiplexer" 5 24, 5 89 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d868b0_0 .net "I0", 31 0, v0000000000d70f30_0;  alias, 1 drivers
v0000000000d87850_0 .net "I1", 31 0, v0000000000d717f0_0;  alias, 1 drivers
v0000000000d864f0_0 .net "I10", 31 0, v0000000000d7cb00_0;  alias, 1 drivers
v0000000000d884d0_0 .net "I11", 31 0, v0000000000d7c240_0;  alias, 1 drivers
v0000000000d88570_0 .net "I12", 31 0, v0000000000d7cec0_0;  alias, 1 drivers
v0000000000d87210_0 .net "I13", 31 0, v0000000000d7d640_0;  alias, 1 drivers
v0000000000d878f0_0 .net "I14", 31 0, v0000000000d7de60_0;  alias, 1 drivers
v0000000000d87990_0 .net "I15", 31 0, v0000000000d7d140_0;  alias, 1 drivers
v0000000000d86590_0 .net "I2", 31 0, v0000000000d7d320_0;  alias, 1 drivers
v0000000000d87a30_0 .net "I3", 31 0, v0000000000d7d6e0_0;  alias, 1 drivers
v0000000000d88750_0 .net "I4", 31 0, v0000000000d7d820_0;  alias, 1 drivers
v0000000000d887f0_0 .net "I5", 31 0, v0000000000d7c600_0;  alias, 1 drivers
v0000000000d86090_0 .net "I6", 31 0, v0000000000d861d0_0;  alias, 1 drivers
v0000000000d86130_0 .net "I7", 31 0, v0000000000d86310_0;  alias, 1 drivers
v0000000000d86630_0 .net "I8", 31 0, v0000000000d87350_0;  alias, 1 drivers
v0000000000d866d0_0 .net "I9", 31 0, v0000000000d87df0_0;  alias, 1 drivers
v0000000000d86810_0 .var "P", 31 0;
v0000000000d86950_0 .net "S", 3 0, v0000000000d69680_0;  alias, 1 drivers
E_0000000000ce8c90/0 .event edge, v0000000000d7d140_0, v0000000000d7de60_0, v0000000000d7d640_0, v0000000000d7cec0_0;
E_0000000000ce8c90/1 .event edge, v0000000000d7c240_0, v0000000000d7cb00_0, v0000000000d87df0_0, v0000000000d87350_0;
E_0000000000ce8c90/2 .event edge, v0000000000d86310_0, v0000000000d861d0_0, v0000000000d7c600_0, v0000000000d7d820_0;
E_0000000000ce8c90/3 .event edge, v0000000000d7d6e0_0, v0000000000d7d320_0, v0000000000d717f0_0, v0000000000d70f30_0;
E_0000000000ce8c90/4 .event edge, v0000000000d69680_0;
E_0000000000ce8c90 .event/or E_0000000000ce8c90/0, E_0000000000ce8c90/1, E_0000000000ce8c90/2, E_0000000000ce8c90/3, E_0000000000ce8c90/4;
S_0000000000d7be00 .scope module, "muxD" "multiplexer" 5 25, 5 89 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000d86bd0_0 .net "I0", 31 0, v0000000000d70f30_0;  alias, 1 drivers
v0000000000d87cb0_0 .net "I1", 31 0, v0000000000d717f0_0;  alias, 1 drivers
v0000000000d88c50_0 .net "I10", 31 0, v0000000000d7cb00_0;  alias, 1 drivers
v0000000000d89790_0 .net "I11", 31 0, v0000000000d7c240_0;  alias, 1 drivers
v0000000000d893d0_0 .net "I12", 31 0, v0000000000d7cec0_0;  alias, 1 drivers
v0000000000d88a70_0 .net "I13", 31 0, v0000000000d7d640_0;  alias, 1 drivers
v0000000000d88bb0_0 .net "I14", 31 0, v0000000000d7de60_0;  alias, 1 drivers
v0000000000d89ab0_0 .net "I15", 31 0, v0000000000d7d140_0;  alias, 1 drivers
v0000000000d89830_0 .net "I2", 31 0, v0000000000d7d320_0;  alias, 1 drivers
v0000000000d88d90_0 .net "I3", 31 0, v0000000000d7d6e0_0;  alias, 1 drivers
v0000000000d88cf0_0 .net "I4", 31 0, v0000000000d7d820_0;  alias, 1 drivers
v0000000000d89a10_0 .net "I5", 31 0, v0000000000d7c600_0;  alias, 1 drivers
v0000000000d88e30_0 .net "I6", 31 0, v0000000000d861d0_0;  alias, 1 drivers
v0000000000d88b10_0 .net "I7", 31 0, v0000000000d86310_0;  alias, 1 drivers
v0000000000d89b50_0 .net "I8", 31 0, v0000000000d87350_0;  alias, 1 drivers
v0000000000d89010_0 .net "I9", 31 0, v0000000000d87df0_0;  alias, 1 drivers
v0000000000d88ed0_0 .var "P", 31 0;
v0000000000d88f70_0 .net "S", 3 0, o0000000000d1e188;  alias, 0 drivers
E_0000000000ce8550/0 .event edge, v0000000000d7d140_0, v0000000000d7de60_0, v0000000000d7d640_0, v0000000000d7cec0_0;
E_0000000000ce8550/1 .event edge, v0000000000d7c240_0, v0000000000d7cb00_0, v0000000000d87df0_0, v0000000000d87350_0;
E_0000000000ce8550/2 .event edge, v0000000000d86310_0, v0000000000d861d0_0, v0000000000d7c600_0, v0000000000d7d820_0;
E_0000000000ce8550/3 .event edge, v0000000000d7d6e0_0, v0000000000d7d320_0, v0000000000d717f0_0, v0000000000d70f30_0;
E_0000000000ce8550/4 .event edge, v0000000000d88f70_0;
E_0000000000ce8550 .event/or E_0000000000ce8550/0, E_0000000000ce8550/1, E_0000000000ce8550/2, E_0000000000ce8550/3, E_0000000000ce8550/4;
S_0000000000d7a050 .scope module, "r15mux" "twoToOneMultiplexer" 5 33, 5 120 0, S_0000000000d6fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000d86b30_0 .var "MO", 31 0;
v0000000000d89150_0 .net "PC", 31 0, L_0000000000cf0140;  alias, 1 drivers
v0000000000d891f0_0 .net "PW", 31 0, L_0000000000cf06f0;  alias, 1 drivers
v0000000000d89bf0_0 .net "PWLd", 0 0, L_0000000000d91420;  1 drivers
E_0000000000ce8610 .event edge, v0000000000d89bf0_0, v0000000000d70e90_0, v0000000000d70850_0;
S_0000000000d8f360 .scope module, "se" "SExtender" 2 132, 3 661 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000cefce0 .functor BUFZ 32, v0000000000d8abe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d8c120_0 .var/i "i", 31 0;
v0000000000d8a780_0 .net "in", 23 0, v0000000000d695e0_0;  alias, 1 drivers
v0000000000d8aa00_0 .var "in1", 31 0;
v0000000000d8c1c0_0 .net/s "out1", 31 0, L_0000000000cefce0;  alias, 1 drivers
v0000000000d8abe0_0 .var/s "result", 31 0;
v0000000000d8b0e0_0 .var/s "shift_result", 31 0;
v0000000000d8afa0_0 .var/s "temp_reg", 31 0;
v0000000000d8b360_0 .var/s "twoscomp", 31 0;
E_0000000000ce8690/0 .event edge, v0000000000d695e0_0, v0000000000d8aa00_0, v0000000000d8b360_0, v0000000000d8afa0_0;
E_0000000000ce8690/1 .event edge, v0000000000d8b0e0_0;
E_0000000000ce8690 .event/or E_0000000000ce8690/0, E_0000000000ce8690/1;
S_0000000000d8e870 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 197, 6 1 0, S_0000000000d0f7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000d8bae0_0 .net "A", 31 0, v0000000000d69ae0_0;  alias, 1 drivers
v0000000000d8aaa0_0 .net "B", 31 0, v0000000000cc5730_0;  alias, 1 drivers
v0000000000d8bcc0_0 .var "C", 0 0;
v0000000000d8b040_0 .var "by_imm_shift", 1 0;
v0000000000d8b5e0_0 .var/i "i", 31 0;
v0000000000d8adc0_0 .var/i "num_of_rot", 31 0;
v0000000000d8b180_0 .var "relleno", 0 0;
v0000000000d8bc20_0 .var "rm", 31 0;
v0000000000d8b220_0 .var "rm1", 31 0;
v0000000000d8c6c0_0 .var "shift", 1 0;
v0000000000d8ab40_0 .var "shift_result", 31 0;
v0000000000d8b860_0 .var "shifter_op", 2 0;
v0000000000d8ac80_0 .var "tc", 0 0;
v0000000000d8b9a0_0 .var "temp_reg", 31 0;
v0000000000d8a1e0_0 .var "temp_reg1", 31 0;
v0000000000d8a140_0 .var "temp_reg2", 31 0;
E_0000000000ce87d0/0 .event edge, v0000000000cc5730_0, v0000000000d8b860_0, v0000000000d69ae0_0, v0000000000d6b910_0;
E_0000000000ce87d0/1 .event edge, v0000000000d8b040_0, v0000000000d8adc0_0, v0000000000d8b9a0_0, v0000000000d8ac80_0;
E_0000000000ce87d0/2 .event edge, v0000000000d8b180_0, v0000000000d8c6c0_0, v0000000000d8a1e0_0, v0000000000d8bc20_0;
E_0000000000ce87d0/3 .event edge, v0000000000d8a140_0, v0000000000d8b220_0;
E_0000000000ce87d0 .event/or E_0000000000ce87d0/0, E_0000000000ce87d0/1, E_0000000000ce87d0/2, E_0000000000ce87d0/3;
    .scope S_0000000000d6fca0;
T_0 ;
    %wait E_0000000000ce8c50;
    %load/vec4 v0000000000d70d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d71250_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000d70170_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000d70170_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d70710, 4;
    %load/vec4 v0000000000d70170_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d70710, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d70170_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d70710, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d70170_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d70710, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d71250_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000d70170_0;
    %load/vec4a v0000000000d70710, 4;
    %pad/u 32;
    %store/vec4 v0000000000d71250_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008a7450;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b5f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6c6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6af10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d68f00_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000008a7450;
T_2 ;
    %wait E_0000000000ce8ed0;
    %load/vec4 v0000000000d6a300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d68f00_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d68f00_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d68f00_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d699a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d699a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d68f00_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d699a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d68f00_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000d69360_0;
    %pad/u 33;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000d6a800_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d6a440_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d6a440_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000d6c6d0_0, 0, 32;
    %load/vec4 v0000000000d6a440_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000d6b5f0_0, 0, 32;
    %load/vec4 v0000000000d6a440_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d6af10_0, 0, 32;
    %load/vec4 v0000000000d68f00_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000d69360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6a800_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000d6a440_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6a800_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000d68f00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000d6a800_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d69360_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000d6a440_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d69360_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000d68f00_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000d69360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6a800_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000d69360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6a440_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b0f0_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000d6ee40;
T_3 ;
    %wait E_0000000000ce9290;
    %load/vec4 v0000000000d6e5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000d6e460_0;
    %store/vec4 v0000000000d6e3c0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000d6e320_0;
    %store/vec4 v0000000000d6e3c0_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000d6f4d0;
T_4 ;
    %wait E_0000000000ce8910;
    %load/vec4 v0000000000d705d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000d71070_0;
    %store/vec4 v0000000000d70ad0_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000d71c50_0;
    %store/vec4 v0000000000d70ad0_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000008af810;
T_5 ;
    %wait E_0000000000ce9010;
    %load/vec4 v0000000000d6a1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d6a4e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d69540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d69680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d69720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d69e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d690e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d695e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000d69fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d6a6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d6a8a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000000000d69900_0;
    %assign/vec4 v0000000000d6a4e0_0, 0;
    %load/vec4 v0000000000d69c20_0;
    %assign/vec4 v0000000000d69540_0, 0;
    %load/vec4 v0000000000d69900_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000d69680_0, 0;
    %load/vec4 v0000000000d69900_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000d69720_0, 0;
    %load/vec4 v0000000000d69900_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000d69e00_0, 0;
    %load/vec4 v0000000000d69900_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000d690e0_0, 0;
    %load/vec4 v0000000000d69900_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000d695e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6a4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d69540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d69680_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d69720_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d69e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d690e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000d695e0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000008a72c0;
T_6 ;
    %wait E_0000000000ce8110;
    %load/vec4 v0000000000d69180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d69220_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000d6a580_0;
    %assign/vec4 v0000000000d69220_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000d8f360;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8c120_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000d8f360;
T_8 ;
    %wait E_0000000000ce8690;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000d8a780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8aa00_0, 0, 32;
    %load/vec4 v0000000000d8aa00_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8c120_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000d8c120_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000d8b360_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000d8afa0_0, 0, 32;
    %load/vec4 v0000000000d8c120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8c120_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000d8afa0_0;
    %store/vec4 v0000000000d8b0e0_0, 0, 32;
    %load/vec4 v0000000000d8b0e0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000d8abe0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000008a75e0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b870_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000000008a75e0;
T_10 ;
    %wait E_0000000000ce89d0;
    %load/vec4 v0000000000d6add0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6b870_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d6b870_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d6b870_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d6c9f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d6c9f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6b870_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d6c9f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d6b870_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000d6ad30_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000d6b7d0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d6beb0_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d6beb0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000d6bc30_0, 0, 32;
    %load/vec4 v0000000000d6beb0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000d6b730_0, 0, 32;
    %load/vec4 v0000000000d6beb0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d6b410_0, 0, 32;
    %load/vec4 v0000000000d6b870_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000d6ad30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b7d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000d6beb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b7d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000d6b870_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000d6b7d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6ad30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000d6beb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6ad30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000d6b870_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000d6ad30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b7d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000d6ad30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6beb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6afb0_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000d6f1b0;
T_11 ;
    %wait E_0000000000ce9290;
    %load/vec4 v0000000000d714d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000d711b0_0;
    %store/vec4 v0000000000d71a70_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000d71bb0_0;
    %store/vec4 v0000000000d71a70_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000d7bae0;
T_12 ;
    %wait E_0000000000ce8b50;
    %load/vec4 v0000000000d87b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000d87e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000d873f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000d7b310;
T_13 ;
    %wait E_0000000000ce8a50;
    %load/vec4 v0000000000d87710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000d863b0_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000d87490_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000d86450_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000d886b0_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000d86a90_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000d87f30_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000d881b0_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000d88250_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000d87530_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000d87670_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000d86d10_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000d86770_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000d86db0_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000d872b0_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000d87d50_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000d88390_0;
    %assign/vec4 v0000000000d87030_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000d7bc70;
T_14 ;
    %wait E_0000000000ce8c90;
    %load/vec4 v0000000000d86950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000d868b0_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000d87850_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000d86590_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000d87a30_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000d88750_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000d887f0_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000d86090_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000d86130_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000d86630_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000d866d0_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000d864f0_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000d884d0_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000d88570_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000d87210_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000d878f0_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000d87990_0;
    %assign/vec4 v0000000000d86810_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000d7be00;
T_15 ;
    %wait E_0000000000ce8550;
    %load/vec4 v0000000000d88f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000d86bd0_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000d87cb0_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000d89830_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000d88d90_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000d88cf0_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000d89a10_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000d88e30_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000d88b10_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000d89b50_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000d89010_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000d88c50_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000d89790_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000d893d0_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000d88a70_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000d88bb0_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000d89ab0_0;
    %assign/vec4 v0000000000d88ed0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000d7a050;
T_16 ;
    %wait E_0000000000ce8610;
    %load/vec4 v0000000000d89bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000d891f0_0;
    %assign/vec4 v0000000000d86b30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000d89150_0;
    %assign/vec4 v0000000000d86b30_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000d6f020;
T_17 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d712f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d70f30_0, 0;
T_17.0 ;
    %load/vec4 v0000000000d70fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000000000d716b0_0;
    %assign/vec4 v0000000000d70f30_0, 0;
T_17.2 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000d7a9b0;
T_18 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d71930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d717f0_0, 0;
T_18.0 ;
    %load/vec4 v0000000000d71890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000d71750_0;
    %assign/vec4 v0000000000d717f0_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000d7ae60;
T_19 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7d320_0, 0;
T_19.0 ;
    %load/vec4 v0000000000d7d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000d7c560_0;
    %assign/vec4 v0000000000d7d320_0, 0;
T_19.2 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000d7b630;
T_20 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7c880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7d6e0_0, 0;
T_20.0 ;
    %load/vec4 v0000000000d7daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000d7c380_0;
    %assign/vec4 v0000000000d7d6e0_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000d7a370;
T_21 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7d820_0, 0;
T_21.0 ;
    %load/vec4 v0000000000d7c6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000d7c420_0;
    %assign/vec4 v0000000000d7d820_0, 0;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000d7aff0;
T_22 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7c600_0, 0;
T_22.0 ;
    %load/vec4 v0000000000d7c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000d7c060_0;
    %assign/vec4 v0000000000d7c600_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000d7a500;
T_23 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d86c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d861d0_0, 0;
T_23.0 ;
    %load/vec4 v0000000000d88430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000d882f0_0;
    %assign/vec4 v0000000000d861d0_0, 0;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000d7b180;
T_24 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d87170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d86310_0, 0;
T_24.0 ;
    %load/vec4 v0000000000d86270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000d88610_0;
    %assign/vec4 v0000000000d86310_0, 0;
T_24.2 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000d7b950;
T_25 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d86e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d87350_0, 0;
T_25.0 ;
    %load/vec4 v0000000000d86f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000d88070_0;
    %assign/vec4 v0000000000d87350_0, 0;
T_25.2 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000d7b4a0;
T_26 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d877b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d87df0_0, 0;
T_26.0 ;
    %load/vec4 v0000000000d875d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000d87c10_0;
    %assign/vec4 v0000000000d87df0_0, 0;
T_26.2 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000d7ab40;
T_27 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7cb00_0, 0;
T_27.0 ;
    %load/vec4 v0000000000d7dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000d7cf60_0;
    %assign/vec4 v0000000000d7cb00_0, 0;
T_27.2 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000d7b7c0;
T_28 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7c240_0, 0;
T_28.0 ;
    %load/vec4 v0000000000d7c9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000d7cce0_0;
    %assign/vec4 v0000000000d7c240_0, 0;
T_28.2 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000d7a1e0;
T_29 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7cba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7cec0_0, 0;
T_29.0 ;
    %load/vec4 v0000000000d7cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000d7c4c0_0;
    %assign/vec4 v0000000000d7cec0_0, 0;
T_29.2 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000d7a820;
T_30 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7d640_0, 0;
T_30.0 ;
    %load/vec4 v0000000000d7d460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000d7c2e0_0;
    %assign/vec4 v0000000000d7d640_0, 0;
T_30.2 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000d7a690;
T_31 ;
    %wait E_0000000000ce84d0;
    %load/vec4 v0000000000d7d500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7de60_0, 0;
T_31.0 ;
    %load/vec4 v0000000000d7da00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000d7d280_0;
    %assign/vec4 v0000000000d7de60_0, 0;
T_31.2 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000d7acd0;
T_32 ;
    %wait E_0000000000ce8790;
    %load/vec4 v0000000000d7d000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000d7d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d7d140_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000000d7d5a0_0;
    %assign/vec4 v0000000000d7d140_0, 0;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000000000d6f7f0;
T_33 ;
    %wait E_0000000000ce8d10;
    %load/vec4 v0000000000d71d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000d702b0_0;
    %store/vec4 v0000000000d71b10_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000d700d0_0;
    %store/vec4 v0000000000d71b10_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000d70990_0;
    %store/vec4 v0000000000d71b10_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000d71e30_0;
    %store/vec4 v0000000000d71b10_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000d6f980;
T_34 ;
    %wait E_0000000000ce8a10;
    %load/vec4 v0000000000d70cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000d71430_0;
    %store/vec4 v0000000000d70490_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000d70350_0;
    %store/vec4 v0000000000d70490_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000d71570_0;
    %store/vec4 v0000000000d70490_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000d703f0_0;
    %store/vec4 v0000000000d70490_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000d6fb10;
T_35 ;
    %wait E_0000000000ce8f10;
    %load/vec4 v0000000000d70670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000d70b70_0;
    %store/vec4 v0000000000d70c10_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000d70530_0;
    %store/vec4 v0000000000d70c10_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000d71110_0;
    %store/vec4 v0000000000d70c10_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000d71610_0;
    %store/vec4 v0000000000d70c10_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000000008e5400;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6ab50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d740_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_00000000008e5400;
T_37 ;
    %wait E_0000000000ce8850;
    %load/vec4 v0000000000d6c4f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d6bd70_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6ab50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d740_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d6c770_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d6cfc0_0, 0, 3;
    %load/vec4 v0000000000d6cfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6ab50_0, 0, 1;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d6c770_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6d880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6ab50_0, 0, 1;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d6c770_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000d6d7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6d880_0, 0, 1;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d6e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6ab50_0, 0, 1;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d6d740_0, 0, 1;
    %load/vec4 v0000000000d6e140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6d4c0_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d4c0_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000d6d7e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d6c770_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d6c770_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000d6d7e0_0, 0, 1;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d6e140_0, 0, 1;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d6d740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6ab50_0, 0, 1;
    %load/vec4 v0000000000d6d7e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d6c770_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d6c770_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000d6e140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6d4c0_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d4c0_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d600_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6d600_0, 0, 1;
T_37.17 ;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6ab50_0, 0, 1;
    %load/vec4 v0000000000d6bd70_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000d6c950_0, 0, 1;
    %load/vec4 v0000000000d6c950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6e140_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d6c770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d740_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6db00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6e140_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d6c770_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6d740_0, 0, 1;
T_37.19 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000d6ecb0;
T_38 ;
    %wait E_0000000000ce8e50;
    %load/vec4 v0000000000d6cb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000d6e780_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000d6d6a0_0;
    %store/vec4 v0000000000d6e780_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_00000000008af680;
T_39 ;
    %wait E_0000000000ce9010;
    %load/vec4 v00000000008fa580_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000cc6a90_0, 0;
    %load/vec4 v00000000008fa580_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000cc5050_0, 0;
    %load/vec4 v00000000008fa580_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000cc6770_0, 0;
    %load/vec4 v00000000008fa580_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000cc61d0_0, 0;
    %load/vec4 v0000000000d69860_0;
    %assign/vec4 v0000000000cc50f0_0, 0;
    %load/vec4 v0000000000cb6c40_0;
    %assign/vec4 v0000000000cc69f0_0, 0;
    %load/vec4 v0000000000d6a260_0;
    %assign/vec4 v0000000000d68be0_0, 0;
    %load/vec4 v0000000000d68fa0_0;
    %assign/vec4 v0000000000d69ae0_0, 0;
    %load/vec4 v0000000000d69d60_0;
    %assign/vec4 v0000000000d68c80_0, 0;
    %load/vec4 v0000000000cc5370_0;
    %assign/vec4 v0000000000cc68b0_0, 0;
    %load/vec4 v0000000000cc5410_0;
    %assign/vec4 v0000000000cc5730_0, 0;
    %load/vec4 v00000000008fa6c0_0;
    %assign/vec4 v0000000000cc6450_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_00000000008e5270;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6ac90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6b370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6c3b0_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_00000000008e5270;
T_41 ;
    %wait E_0000000000ce8d50;
    %load/vec4 v0000000000d6b190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6c3b0_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d6c3b0_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000d6c3b0_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000d6b910_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d6b910_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6c3b0_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000d6b910_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000d6c3b0_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000d6b2d0_0;
    %pad/u 33;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000d6b050_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000d6b230_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d6b230_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000d6ac90_0, 0, 32;
    %load/vec4 v0000000000d6b230_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000d6bb90_0, 0, 32;
    %load/vec4 v0000000000d6b230_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d6b370_0, 0, 32;
    %load/vec4 v0000000000d6c3b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000d6b2d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b050_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000d6b230_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b050_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000d6c3b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000d6b050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b2d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000d6b230_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b2d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000d6c3b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000d6b2d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b050_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000d6b2d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d6b230_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d6bcd0_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000d8e870;
T_42 ;
    %wait E_0000000000ce87d0;
    %load/vec4 v0000000000d8aaa0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d8b860_0, 0, 3;
    %load/vec4 v0000000000d8aaa0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d8b040_0, 0, 2;
    %load/vec4 v0000000000d8b860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000d8bae0_0;
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8aaa0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000d8adc0_0, 0, 32;
    %load/vec4 v0000000000d8bcc0_0;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %load/vec4 v0000000000d8b040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000d8ac80_0;
    %store/vec4 v0000000000d8bcc0_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000d8ac80_0;
    %store/vec4 v0000000000d8bcc0_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000d8bae0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d8b180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %load/vec4 v0000000000d8b180_0;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000d8ac80_0;
    %store/vec4 v0000000000d8bcc0_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000d8ac80_0;
    %store/vec4 v0000000000d8bcc0_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000d8aaa0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8aaa0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000d8adc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000d8bae0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000d8aaa0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000d8bae0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000d8aaa0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000d8c6c0_0, 0, 2;
    %load/vec4 v0000000000d8c6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000d8ac80_0;
    %store/vec4 v0000000000d8bcc0_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000d8adc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000d8ac80_0;
    %store/vec4 v0000000000d8bcc0_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000d8adc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000d8bae0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d8b180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %load/vec4 v0000000000d8b180_0;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000d8ac80_0;
    %store/vec4 v0000000000d8bcc0_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000d8adc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000d8b5e0_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000d8a1e0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000d8a1e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000d8bae0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8bc20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000d8b5e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000d8bc20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8a140_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000d8a140_0;
    %store/vec4 v0000000000d8b220_0, 0, 32;
    %load/vec4 v0000000000d8ac80_0;
    %load/vec4 v0000000000d8b220_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000d8b5e0_0;
    %load/vec4 v0000000000d8adc0_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000d8ac80_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000d8b9a0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d8b9a0_0, 0, 32;
    %load/vec4 v0000000000d8b5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b5e0_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000d8ac80_0;
    %store/vec4 v0000000000d8bcc0_0, 0, 1;
    %load/vec4 v0000000000d8b9a0_0;
    %store/vec4 v0000000000d8ab40_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000000000089fda0;
T_43 ;
    %wait E_0000000000ce8e90;
    %load/vec4 v0000000000d6cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000d6e6e0_0;
    %store/vec4 v0000000000d6e8c0_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000d6e820_0;
    %store/vec4 v0000000000d6e8c0_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_00000000008adda0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cc9530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cc9030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cc9850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000cca1b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ccabb0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_00000000008adda0;
T_45 ;
    %wait E_0000000000ce8110;
    %load/vec4 v0000000000ccaa70_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000cc9530_0, 0;
    %load/vec4 v0000000000ccaa70_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000cc9030_0, 0;
    %load/vec4 v0000000000ccaa70_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000cc9850_0, 0;
    %load/vec4 v0000000000ccaa70_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000cca1b0_0, 0;
    %load/vec4 v0000000000cc8f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000cc9030_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000cc9030_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000cc9850_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000cc9850_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000cc9530_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000cc9530_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000cca1b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000cca1b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000cc9850_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cc9030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000cc9850_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cc9030_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000cca1b0_0;
    %load/vec4 v0000000000cc9530_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000cca1b0_0;
    %load/vec4 v0000000000cc9530_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000cc9030_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cc9530_0;
    %load/vec4 v0000000000cca1b0_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000cc9030_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cc9530_0;
    %load/vec4 v0000000000cca1b0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ccabb0_0, 0;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000008adf30;
T_46 ;
    %wait E_0000000000ce90d0;
    %load/vec4 v0000000000cc9210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000cc9170_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cc9d50_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000cc9d50_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_00000000008ae0c0;
T_47 ;
    %wait E_0000000000ce9010;
    %load/vec4 v0000000000cc92b0_0;
    %assign/vec4 v0000000000cc97b0_0, 0;
    %load/vec4 v0000000000cc6130_0;
    %assign/vec4 v0000000000cc64f0_0, 0;
    %load/vec4 v0000000000cc93f0_0;
    %assign/vec4 v0000000000cc52d0_0, 0;
    %load/vec4 v0000000000cc95d0_0;
    %assign/vec4 v0000000000cc5c30_0, 0;
    %load/vec4 v0000000000cca570_0;
    %assign/vec4 v0000000000cc5a50_0, 0;
    %load/vec4 v0000000000cc9670_0;
    %assign/vec4 v0000000000cc5cd0_0, 0;
    %load/vec4 v0000000000cc9a30_0;
    %assign/vec4 v0000000000cc5ff0_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000008e5590;
T_48 ;
    %wait E_0000000000ce8e10;
    %load/vec4 v0000000000d6cd40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000d6d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000d6e0a0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d6cde0_0;
    %store/vec4a v0000000000d6d100, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000d6cde0_0;
    %load/vec4a v0000000000d6d100, 4;
    %pad/u 32;
    %store/vec4 v0000000000d6e640_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000d6d920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000d6e0a0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000d6cde0_0;
    %store/vec4a v0000000000d6d100, 4, 0;
    %load/vec4 v0000000000d6e0a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000d6cde0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d6d100, 4, 0;
    %load/vec4 v0000000000d6e0a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000d6cde0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d6d100, 4, 0;
    %load/vec4 v0000000000d6e0a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000d6cde0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000d6d100, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000d6cde0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d6d100, 4;
    %load/vec4 v0000000000d6cde0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d6d100, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d6cde0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d6d100, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000d6cde0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000d6d100, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000d6e640_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000d6f340;
T_49 ;
    %wait E_0000000000ce8b10;
    %load/vec4 v0000000000d6d380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000d6cf20_0;
    %store/vec4 v0000000000d6d2e0_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000d6d1a0_0;
    %store/vec4 v0000000000d6d2e0_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000008af9a0;
T_50 ;
    %wait E_0000000000ce9010;
    %load/vec4 v0000000000d697c0_0;
    %assign/vec4 v0000000000d69cc0_0, 0;
    %load/vec4 v0000000000d69040_0;
    %assign/vec4 v0000000000d6a760_0, 0;
    %load/vec4 v0000000000d6a3a0_0;
    %assign/vec4 v0000000000d69f40_0, 0;
    %load/vec4 v0000000000d69ea0_0;
    %assign/vec4 v0000000000d6a940_0, 0;
    %load/vec4 v0000000000d69b80_0;
    %assign/vec4 v0000000000d68d20_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000d6f660;
T_51 ;
    %wait E_0000000000ce8c10;
    %load/vec4 v0000000000d719d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000d71ed0_0;
    %store/vec4 v0000000000d707b0_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000d70210_0;
    %store/vec4 v0000000000d707b0_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000d6eb20;
T_52 ;
    %wait E_0000000000ce8890;
    %load/vec4 v0000000000d6e1e0_0;
    %load/vec4 v0000000000d6d9c0_0;
    %load/vec4 v0000000000d6dce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d6e000_0;
    %load/vec4 v0000000000d6dce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6de20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d6ea00_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6de20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6dd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d6ea00_0, 0, 1;
T_52.1 ;
    %load/vec4 v0000000000d6dc40_0;
    %load/vec4 v0000000000d6d9c0_0;
    %load/vec4 v0000000000d6dce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d6e000_0;
    %load/vec4 v0000000000d6dce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d6d420_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d6e280_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000d6df60_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000d6e960_0;
    %load/vec4 v0000000000d6d9c0_0;
    %load/vec4 v0000000000d6da60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d6e000_0;
    %load/vec4 v0000000000d6da60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d6d420_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d6e280_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000d6df60_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000d6d560_0;
    %load/vec4 v0000000000d6d9c0_0;
    %load/vec4 v0000000000d6dba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d6e000_0;
    %load/vec4 v0000000000d6dba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d6d420_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d6e280_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000d6df60_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d6d420_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d6e280_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000d6df60_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000d0f7d0;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d905c0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000d0f7d0;
T_54 ;
    %vpi_func 2 81 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000d90980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b2c0_0, 0, 32;
T_54.0 ;
    %vpi_func 2 83 "$feof" 32, v0000000000d90980_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 84 "$fscanf" 32, v0000000000d90980_0, "%b", v0000000000d92780_0 {0 0 0};
    %store/vec4 v0000000000d91880_0, 0, 32;
    %load/vec4 v0000000000d92780_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d8b2c0_0;
    %store/vec4a v0000000000d70710, 4, 0;
    %load/vec4 v0000000000d8b2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b2c0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 89 "$fclose", v0000000000d90980_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d90f20_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000d90f20_0;
    %store/vec4 v0000000000d8b2c0_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000d0f7d0;
T_55 ;
    %vpi_func 2 97 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000d90980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d8b2c0_0, 0, 32;
T_55.0 ;
    %vpi_func 2 99 "$feof" 32, v0000000000d90980_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_55.1, 8;
    %vpi_func 2 100 "$fscanf" 32, v0000000000d90980_0, "%b", v0000000000d92780_0 {0 0 0};
    %store/vec4 v0000000000d91880_0, 0, 32;
    %load/vec4 v0000000000d92780_0;
    %pad/u 8;
    %ix/getv 4, v0000000000d8b2c0_0;
    %store/vec4a v0000000000d6d100, 4, 0;
    %load/vec4 v0000000000d8b2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000d8b2c0_0, 0, 32;
    %jmp T_55.0;
T_55.1 ;
    %vpi_call 2 105 "$fclose", v0000000000d90980_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d92640_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000d92640_0;
    %store/vec4 v0000000000d8b2c0_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0000000000d0f7d0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d90fc0_0, 0, 1;
    %pushi/vec4 18, 0, 32;
T_56.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.1, 5;
    %jmp/1 T_56.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000d90fc0_0;
    %inv;
    %store/vec4 v0000000000d90fc0_0, 0, 1;
    %jmp T_56.0;
T_56.1 ;
    %pop/vec4 1;
    %end;
    .thread T_56;
    .scope S_0000000000d0f7d0;
T_57 ;
    %fork t_1, S_0000000000d0f7d0;
    %fork t_2, S_0000000000d0f7d0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d8d700_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d8d700_0, 0, 1;
    %end;
    .scope S_0000000000d0f7d0;
t_0 ;
    %end;
    .thread T_57;
    .scope S_0000000000d0f7d0;
T_58 ;
    %vpi_call 2 284 "$display", "\012\012PC   Destino   Address  -->              DRO                                PW                     instrIF                                    instrID                  IDLD    EXLD    MLD  WBLD/LDRF    R0    R1     R2      R3     R5" {0 0 0};
    %vpi_call 2 286 "$monitor", "%0d     %d  %d        %b         %d        %b        %b        %0d       %0d      %0d        %0d       %0d      %0d      %0d       %0d      %0d\012", v0000000000d8de80_0, v0000000000d90a20_0, v0000000000d8d7a0_0, v0000000000d8bea0_0, v0000000000d8c8a0_0, v0000000000d8c260_0, v0000000000d8c080_0, &PV<v0000000000d8be00_0, 0, 1>, v0000000000d8bf40_0, v0000000000d8d200_0, v0000000000d90480_0, v0000000000d70f30_0, v0000000000d717f0_0, v0000000000d7d320_0, v0000000000d7d6e0_0, v0000000000d7c600_0 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0000000000d0f7d0;
T_59 ;
    %delay 20, 0;
    %vpi_call 2 304 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d905c0_0, 0, 32;
T_59.0 ;
    %load/vec4 v0000000000d905c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_59.1, 5;
    %load/vec4 v0000000000d905c0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000000d6d100, 4;
    %load/vec4 v0000000000d905c0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000000d6d100, 4;
    %load/vec4 v0000000000d905c0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000000d6d100, 4;
    %vpi_call 2 308 "$display", "Data en Address %0d = %b %b %b %b  at time: %0d", v0000000000d905c0_0, &A<v0000000000d6d100, v0000000000d905c0_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8>, $time {3 0 0};
    %load/vec4 v0000000000d905c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000000d905c0_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
