{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417774345746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417774345746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 11:12:25 2014 " "Processing started: Fri Dec 05 11:12:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417774345746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417774345746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_control_ISSI -c memory_control_ISSI " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_control_ISSI -c memory_control_ISSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417774345746 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417774346090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_control_issi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_control_issi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_control_ISSI " "Found entity 1: memory_control_ISSI" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774346153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417774346153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_issi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_issi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_control-memory_arch " "Found design unit 1: mem_control-memory_arch" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774346512 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774346512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417774346512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anuncio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anuncio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anuncio-anuncio_arch " "Found design unit 1: anuncio-anuncio_arch" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774346512 ""} { "Info" "ISGN_ENTITY_NAME" "1 anuncio " "Found entity 1: anuncio" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1417774346512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1417774346512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_control_ISSI " "Elaborating entity \"memory_control_ISSI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1417774346543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:inst " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:inst\"" {  } { { "memory_control_ISSI.bdf" "inst" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 88 984 1256 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417774346543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anuncio anuncio:inst2 " "Elaborating entity \"anuncio\" for hierarchy \"anuncio:inst2\"" {  } { { "memory_control_ISSI.bdf" "inst2" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 96 304 552 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417774346543 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado anuncio.vhd(111) " "VHDL Process Statement warning at anuncio.vhd(111): signal \"estado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1417774346543 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[28\] anuncio.vhd(247) " "Inferred latch for \"display_s\[28\]\" at anuncio.vhd(247)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346543 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[29\] anuncio.vhd(247) " "Inferred latch for \"display_s\[29\]\" at anuncio.vhd(247)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346543 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[30\] anuncio.vhd(247) " "Inferred latch for \"display_s\[30\]\" at anuncio.vhd(247)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346543 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[31\] anuncio.vhd(247) " "Inferred latch for \"display_s\[31\]\" at anuncio.vhd(247)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346543 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[24\] anuncio.vhd(244) " "Inferred latch for \"display_s\[24\]\" at anuncio.vhd(244)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[25\] anuncio.vhd(244) " "Inferred latch for \"display_s\[25\]\" at anuncio.vhd(244)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[26\] anuncio.vhd(244) " "Inferred latch for \"display_s\[26\]\" at anuncio.vhd(244)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[27\] anuncio.vhd(244) " "Inferred latch for \"display_s\[27\]\" at anuncio.vhd(244)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[20\] anuncio.vhd(241) " "Inferred latch for \"display_s\[20\]\" at anuncio.vhd(241)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[21\] anuncio.vhd(241) " "Inferred latch for \"display_s\[21\]\" at anuncio.vhd(241)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[22\] anuncio.vhd(241) " "Inferred latch for \"display_s\[22\]\" at anuncio.vhd(241)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[23\] anuncio.vhd(241) " "Inferred latch for \"display_s\[23\]\" at anuncio.vhd(241)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[16\] anuncio.vhd(238) " "Inferred latch for \"display_s\[16\]\" at anuncio.vhd(238)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[17\] anuncio.vhd(238) " "Inferred latch for \"display_s\[17\]\" at anuncio.vhd(238)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[18\] anuncio.vhd(238) " "Inferred latch for \"display_s\[18\]\" at anuncio.vhd(238)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[19\] anuncio.vhd(238) " "Inferred latch for \"display_s\[19\]\" at anuncio.vhd(238)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[12\] anuncio.vhd(235) " "Inferred latch for \"display_s\[12\]\" at anuncio.vhd(235)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[13\] anuncio.vhd(235) " "Inferred latch for \"display_s\[13\]\" at anuncio.vhd(235)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[14\] anuncio.vhd(235) " "Inferred latch for \"display_s\[14\]\" at anuncio.vhd(235)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[15\] anuncio.vhd(235) " "Inferred latch for \"display_s\[15\]\" at anuncio.vhd(235)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[8\] anuncio.vhd(232) " "Inferred latch for \"display_s\[8\]\" at anuncio.vhd(232)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[9\] anuncio.vhd(232) " "Inferred latch for \"display_s\[9\]\" at anuncio.vhd(232)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[10\] anuncio.vhd(232) " "Inferred latch for \"display_s\[10\]\" at anuncio.vhd(232)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[11\] anuncio.vhd(232) " "Inferred latch for \"display_s\[11\]\" at anuncio.vhd(232)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[4\] anuncio.vhd(229) " "Inferred latch for \"display_s\[4\]\" at anuncio.vhd(229)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[5\] anuncio.vhd(229) " "Inferred latch for \"display_s\[5\]\" at anuncio.vhd(229)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[6\] anuncio.vhd(229) " "Inferred latch for \"display_s\[6\]\" at anuncio.vhd(229)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[7\] anuncio.vhd(229) " "Inferred latch for \"display_s\[7\]\" at anuncio.vhd(229)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[0\] anuncio.vhd(226) " "Inferred latch for \"display_s\[0\]\" at anuncio.vhd(226)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[1\] anuncio.vhd(226) " "Inferred latch for \"display_s\[1\]\" at anuncio.vhd(226)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[2\] anuncio.vhd(226) " "Inferred latch for \"display_s\[2\]\" at anuncio.vhd(226)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_s\[3\] anuncio.vhd(226) " "Inferred latch for \"display_s\[3\]\" at anuncio.vhd(226)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[8\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[8\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[9\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[9\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[10\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[10\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[11\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[11\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[12\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[12\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[13\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[13\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[14\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[14\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[15\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[15\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[16\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[16\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[17\] anuncio.vhd(221) " "Inferred latch for \"LedR_o\[17\]\" at anuncio.vhd(221)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[0\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[0\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[1\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[1\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[2\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[2\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[3\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[3\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[4\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[4\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[5\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[5\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[6\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[6\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o\[7\] anuncio.vhd(219) " "Inferred latch for \"LedR_o\[7\]\" at anuncio.vhd(219)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[0\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[0\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[1\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[1\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[2\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[2\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[3\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[3\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[4\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[4\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[5\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[5\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[6\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[6\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[7\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[7\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[8\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[8\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[9\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[9\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[10\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[10\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[11\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[11\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[12\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[12\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[13\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[13\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[14\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[14\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[15\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[15\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[16\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[16\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LedR_o_s\[17\] anuncio.vhd(210) " "Inferred latch for \"LedR_o_s\[17\]\" at anuncio.vhd(210)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 210 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[0\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[0\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[1\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[1\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[2\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[2\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[3\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[3\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[4\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[4\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[5\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[5\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[6\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[6\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[7\] anuncio.vhd(202) " "Inferred latch for \"Data_oMEM\[7\]\" at anuncio.vhd(202)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1417774346559 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst1 " "Elaborating entity \"7447\" for hierarchy \"7447:inst1\"" {  } { { "memory_control_ISSI.bdf" "inst1" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 448 208 328 608 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1417774346590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst1 " "Elaborated megafunction instantiation \"7447:inst1\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 448 208 328 608 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417774346590 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[0\] anuncio:inst2\|display_aux " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[0\]\" to the node \"anuncio:inst2\|display_aux\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774347090 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[1\] anuncio:inst2\|display_aux " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[1\]\" to the node \"anuncio:inst2\|display_aux\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774347090 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[2\] anuncio:inst2\|display_aux " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[2\]\" to the node \"anuncio:inst2\|display_aux\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774347090 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[3\] anuncio:inst2\|display_aux " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[3\]\" to the node \"anuncio:inst2\|display_aux\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774347090 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[4\] anuncio:inst2\|LedR_o\[4\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[4\]\" to the node \"anuncio:inst2\|LedR_o\[4\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774347090 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[5\] anuncio:inst2\|LedR_o\[5\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[5\]\" to the node \"anuncio:inst2\|LedR_o\[5\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774347090 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[6\] anuncio:inst2\|LedR_o\[6\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[6\]\" to the node \"anuncio:inst2\|LedR_o\[6\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774347090 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[7\] anuncio:inst2\|LedR_o\[7\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[7\]\" to the node \"anuncio:inst2\|LedR_o\[7\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1417774347090 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1417774347090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[16\] " "Latch anuncio:inst2\|LedR_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[17\] " "Latch anuncio:inst2\|LedR_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[0\] " "Latch anuncio:inst2\|LedR_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[1\] " "Latch anuncio:inst2\|LedR_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[2\] " "Latch anuncio:inst2\|LedR_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[3\] " "Latch anuncio:inst2\|LedR_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[4\] " "Latch anuncio:inst2\|LedR_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[5\] " "Latch anuncio:inst2\|LedR_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[6\] " "Latch anuncio:inst2\|LedR_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[7\] " "Latch anuncio:inst2\|LedR_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 219 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[8\] " "Latch anuncio:inst2\|LedR_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[9\] " "Latch anuncio:inst2\|LedR_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[10\] " "Latch anuncio:inst2\|LedR_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[12\] " "Latch anuncio:inst2\|LedR_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|LedR_o\[14\] " "Latch anuncio:inst2\|LedR_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR anuncio:inst2\|estado\[1\] " "Ports ENA and CLR on the latch are fed by the same signal anuncio:inst2\|estado\[1\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 221 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[1\] " "Latch anuncio:inst2\|display_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[3\] " "Latch anuncio:inst2\|display_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[0\] " "Latch anuncio:inst2\|display_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[2\] " "Latch anuncio:inst2\|display_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 226 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[5\] " "Latch anuncio:inst2\|display_s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[7\] " "Latch anuncio:inst2\|display_s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[4\] " "Latch anuncio:inst2\|display_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[6\] " "Latch anuncio:inst2\|display_s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 229 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[19\] " "Latch anuncio:inst2\|display_s\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[17\] " "Latch anuncio:inst2\|display_s\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[18\] " "Latch anuncio:inst2\|display_s\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[16\] " "Latch anuncio:inst2\|display_s\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[23\] " "Latch anuncio:inst2\|display_s\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[21\] " "Latch anuncio:inst2\|display_s\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[22\] " "Latch anuncio:inst2\|display_s\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[20\] " "Latch anuncio:inst2\|display_s\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[27\] " "Latch anuncio:inst2\|display_s\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[25\] " "Latch anuncio:inst2\|display_s\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[26\] " "Latch anuncio:inst2\|display_s\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[24\] " "Latch anuncio:inst2\|display_s\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 244 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[31\] " "Latch anuncio:inst2\|display_s\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[29\] " "Latch anuncio:inst2\|display_s\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[30\] " "Latch anuncio:inst2\|display_s\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[28\] " "Latch anuncio:inst2\|display_s\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 247 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[9\] " "Latch anuncio:inst2\|display_s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[11\] " "Latch anuncio:inst2\|display_s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[8\] " "Latch anuncio:inst2\|display_s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[10\] " "Latch anuncio:inst2\|display_s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 232 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[13\] " "Latch anuncio:inst2\|display_s\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[15\] " "Latch anuncio:inst2\|display_s\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[14\] " "Latch anuncio:inst2\|display_s\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|display_s\[12\] " "Latch anuncio:inst2\|display_s\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 235 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oMEM\[0\]_1968 " "Latch anuncio:inst2\|Data_oMEM\[0\]_1968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1417774347106 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 202 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1417774347106 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L_B_M VCC " "Pin \"L_B_M\" is stuck at VCC" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 208 1288 1464 224 "L_B_M" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774347356 "|memory_control_ISSI|L_B_M"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_B_M GND " "Pin \"U_B_M\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 224 1288 1464 240 "U_B_M" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774347356 "|memory_control_ISSI|U_B_M"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG5 GND " "Pin \"LEDG5\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 824 -216 -40 840 "LEDG5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774347356 "|memory_control_ISSI|LEDG5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG6 GND " "Pin \"LEDG6\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 840 -216 -40 856 "LEDG6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774347356 "|memory_control_ISSI|LEDG6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR11 GND " "Pin \"LEDR11\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 544 -232 -56 560 "LEDR11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774347356 "|memory_control_ISSI|LEDR11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR13 GND " "Pin \"LEDR13\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 576 -232 -56 592 "LEDR13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774347356 "|memory_control_ISSI|LEDR13"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR15 GND " "Pin \"LEDR15\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 608 -232 -56 624 "LEDR15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1417774347356 "|memory_control_ISSI|LEDR15"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1417774347356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1417774347715 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1417774347715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "491 " "Implemented 491 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1417774347778 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1417774347778 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1417774347778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "358 " "Implemented 358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1417774347778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1417774347778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417774347793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 11:12:27 2014 " "Processing ended: Fri Dec 05 11:12:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417774347793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417774347793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417774347793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417774347793 ""}
