INFO: [HLS 200-10] Running 'D:/XILINX/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'ShengYunLai' on host 'desktop-udh1bgj' (Windows NT_amd64 version 6.2) on Fri Mar 25 04:43:02 +0800 2022
INFO: [HLS 200-10] In directory 'D:/lab_A/Interface_Synthesis/lab2'
Sourcing Tcl script 'D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project adders_io_prj 
INFO: [HLS 200-10] Opening project 'D:/lab_A/Interface_Synthesis/lab2/adders_io_prj'.
INFO: [HLS 200-1510] Running: set_top adders_io 
INFO: [HLS 200-1510] Running: add_files adders_io.c 
INFO: [HLS 200-10] Adding design file 'adders_io.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb adders_io_test.c -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'adders_io_test.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_vld adders_io in1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ack adders_io in2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_hs adders_io in_out1 
INFO: [HLS 200-1510] Running: set_directive_top -name adders_io adders_io 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/XILINX/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_adders_io.cpp
   Compiling (apcc) adders_io.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/XILINX/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ShengYunLai' on host 'desktop-udh1bgj' (Windows NT_amd64 version 6.2) on Fri Mar 25 04:43:11 +0800 2022
INFO: [HLS 200-10] In directory 'D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.6 seconds; peak allocated memory: 2.828 MB.
   Compiling (apcc) adders_io_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/XILINX/Vitis_HLS/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'ShengYunLai' on host 'desktop-udh1bgj' (Windows NT_amd64 version 6.2) on Fri Mar 25 04:43:15 +0800 2022
INFO: [HLS 200-10] In directory 'D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.605 seconds; peak allocated memory: 2.516 MB.
   Compiling apatb_adders_io_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
  10+20+30=60 
  20+30+40=90 
  30+40+50=120 
  40+50+60=150 
  50+60+70=180 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\lab_A\Interface_Synthesis\lab2\adders_io_prj\solution1\sim\verilog>set PATH= 

D:\lab_A\Interface_Synthesis\lab2\adders_io_prj\solution1\sim\verilog>call D:/XILINX/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_adders_io_top glbl -Oenable_linking_all_libraries  -prj adders_io.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s adders_io -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_adders_io_top glbl -Oenable_linking_all_libraries -prj adders_io.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s adders_io -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/verilog/adders_io.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_adders_io_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/verilog/adders_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adders_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/verilog/adders_io_regslice_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adders_io_regslice_forward
INFO: [VRFC 10-311] analyzing module adders_io_regslice_forward_w1
INFO: [VRFC 10-311] analyzing module adders_io_regslice_obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.adders_io_regslice_obuf(W=33)
Compiling module xil_defaultlib.adders_io_regslice_forward_defau...
Compiling module xil_defaultlib.adders_io
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_adders_io_top
Compiling module work.glbl
Built simulation snapshot adders_io

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/adders_io/xsim_script.tcl
# xsim {adders_io} -view {{adders_io_dataflow_ana.wcfg}} -tclbatch {adders_io.tcl} -protoinst {adders_io.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file adders_io.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_adders_io_top/AESL_inst_adders_io//AESL_inst_adders_io_activity
Time resolution is 1 ps
open_wave_config adders_io_dataflow_ana.wcfg
source adders_io.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinoutgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_o_ap_ack -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_o_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_o -into $return_group -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_i_ap_ack -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_i_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in_out1_i -into $return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in2_ap_ack -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in2 -into $return_group -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/in1 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_start -into $blocksiggroup
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_done -into $blocksiggroup
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_idle -into $blocksiggroup
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_adders_io_top/AESL_inst_adders_io/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_adders_io_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_io_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_io_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_adders_io_top/LENGTH_in1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_io_top/LENGTH_in2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_adders_io_top/LENGTH_in_out1 -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinoutgroup]
## add_wave /apatb_adders_io_top/in_out1_o_ap_ack -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in_out1_o_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in_out1_o -into $tb_return_group -radix hex
## add_wave /apatb_adders_io_top/in_out1_i_ap_ack -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in_out1_i_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in_out1_i -into $tb_return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_adders_io_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_adders_io_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_adders_io_top/in2_ap_ack -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in2 -into $tb_return_group -radix hex
## add_wave /apatb_adders_io_top/in1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_adders_io_top/in1 -into $tb_return_group -radix hex
## save_wave_config adders_io.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "165000"
// RTL Simulation : 2 / 5 [100.00%] @ "195000"
// RTL Simulation : 3 / 5 [100.00%] @ "225000"
// RTL Simulation : 4 / 5 [100.00%] @ "255000"
// RTL Simulation : 5 / 5 [100.00%] @ "285000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 345 ns : File "D:/lab_A/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/verilog/adders_io.autotb.v" Line 439
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 25 04:43:24 2022...
INFO: [COSIM 212-316] Starting C post checking ...
  10+20+30=60 
  20+30+40=90 
  30+40+50=120 
  40+50+60=150 
  50+60+70=180 
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.749 seconds; current allocated memory: 1.551 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 22.825 seconds; peak allocated memory: 1.257 GB.
