.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000001011011011010000000000000000
000000000000000000000000000001001110110100000000100000
000000000000001000000010101111111100000001010000000000
000000000000001111000100000101100000101011110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011011111001000000000000
000000000000001001000000000000011010111001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001100110000001101011001011100000000000
000000000000000000000000000000001001001011100000000000

.logic_tile 3 1
000000000000000001100010101000011000111001000000000000
000000000000000000000100000111011100110110000000000000
000000000000001000000110001000011100101000110000000000
000000000000001111000000000011001100010100110000000000
000000000000000000000000011001011111111101010000000000
000000000000000001000010000011101000100000010000000000
000000000000001001000110101111100001010110100000000000
000000000000001111000000001001001111100110010000000000
000000000000000101000000000000011101100010110000000000
000000000000000001100000000011001011010001110000000000
000000000000000001000000000101101100111001010010000000
000000000000000101100000000001001011010001010000000001
000000000000000000000000001011101011101010000000000000
000000000000000000000000000101001011111101000000000000
000000000000000101000111011011011110000010100000000000
000000000000001101100011010101010000101011110000000000

.logic_tile 4 1
000010000000101000000000000000000000000000001000000000
000000000000000111000011110000001001000000000000001000
000000000000000000000111100101100000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000001001000000110110101001000111100001000000000
000000000000110101000011100000100000111100000000000000
000000000000001111000000000001000000000000001000000000
000000000000000101100000000000100000000000000000000000
000000000001010000000000000001101001101101110000000000
000000000000000000000000000001101010000100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101011000000100000000000
000000000000000000000000001001001010010000110000000010
000000000000000101100000000111101011011101000000000000
000000000000000000000000000000011010011101000000000000

.logic_tile 5 1
000000000100000111000000010001000000000000001000000000
000000000000000000100011100000000000000000000000001000
000000001100000000000110100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000001001000001100110000000000
000000000000000111000011100000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000001100110000000000
000000000010000000000000001101001010110011000000000000
000000000000000011100000010111011000110110110000000000
000000000000000000000010001001111110111000100000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000101000000000101111001101001010100000000
000000000000000000100000000111101001100001010011000000
001000000000000101000000010111000000101001010100000000
100000000000000000100010000111001111110110110010000000
010000000000000001100011100111011110111001010100000000
110000000000000000000000000000001110111001010010000000
000000000000000101100000010111011110111000110100000001
000000000000000000000010100000001110111000110000000001
000000000000000000000010100011101110111101010100000000
000000000000000000000100000111100000111100000010000000
000000000000000000000110000111001010111000110100000000
000000000000000000000000000000001110111000110010000000
000000000000000101100111011001001100000000010000000000
000000000000000101000010000101011111000110100000000000
000000000000001001100000000111000001101001010100000000
000000000000000001000010000111001111110110110010000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000100100000001
100000000000100000000000000000001010000000000011000101
110000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000100000000000000000001111000000001111000100000000
000000000000000000000000001011001101110000110000000100
000000000000000000000110000000000000001111000000000000
000000000000000000000011110000001101001111000011000000
000000000000000001100110111011111110000011110100000100
000000000000000000000010000011110000111100000000000000
000000000000000111100000000011011100011110000000000000
000000000001010000100000000000111110011110000000000000
010000000000000000000111100011111111001011010000000000
000000000000000000000000000000111100001011010000000000

.logic_tile 10 1
000000000000000000000110010000011000011110000000000000
000000000000001101000011101001011101101101000000000000
001000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001010000000000000000000011000011010010100000000
110000000000000000000010111001011101100101100000100000
000000000001000001100000011000011101011110000000000000
000000000000001111000011111111001011101101000000000000
000000000000000000000000010111001010010110100000000000
000000000000000000000010000001110000111100000000000000
000000000000001000000000000000011011011010010100000010
000000000000000001000000001001001010100101100000000000
000000001000000000000111001111111010000011110100000010
000000000000000000000010000011110000111100000000000000
010000000000000000000000010101100001001111000000000000
000000000000000000000010001001001010010110100000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000010000001000000000000001000000000
000000000000001001000100000000100000000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111101000111100001000000000
000010000000000000000000000000000000111100000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001000001100110000000001
000000000000000000000000000011000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000001010000000000000000000001001111100001000000000
000000000000000000000000000000001011111100000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000110010000001110000000000000000000
000000000000000000000111010101101001101101110000000000
000000000000000000000110000001101100001000010000000100
000000000000000000000000000000001100001100110000000100
000000000000000111000000001011010000110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000000101101100001100110000000000
000000000000001011000000000000110000110011000000000101

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000001000000000010111011101110100010100000000
000000000000000001000010000011001111110110110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111011100110100010100000000
000000000000000000000000000011001000110110110000000000
000000000000000001100110001000011100010101010000000000
000000000000000000000000001111000000101010100000000000
000001000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001101000000001001001100101101010100000000
000000000000000101100000000011101110101110010000000000
000000000000001000000000001011101110101001110100000000
000000000000001011000000001101001100010101110000000000
000000000000000000000010111011011010111001000100000000
000000000000000000000110000011001110111111000000000000

.logic_tile 16 1
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000001100110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100001100001001111000100000001
110000100000000000000100001011101011110000110000000000
000000000000000101100110010001000001001111000000000000
000000000000000000000010000011101000010110100000000000
000000000000000101000000010001101001010101010100000000
000000000000000000100010001011111011110011000000000100
000000000000000000000000001001000000001111000100000000
000000000000000000000000000001101100110000110000000100
000000000000000000000110001000011010011010010100000000
000000000000000000000000000101011111100101100000000100
110000000000000000000000001111011010000011110000000000
000000000000000000000000001101100000101001010000000000

.logic_tile 17 1
000000000000000000000000000011100000000000001000000000
000000000000000000000011110000100000000000000000001000
001000000000001000000000010101011111001100111100000000
100000000000000001000011100000011011110011000000000000
010000000000000001100110000111001001001100111100000000
010000001100000000000000000000101001110011000000000000
000000000000000001000000010101001001001100111100000000
000000000000000000100011100000101011110011000000000000
000000000000000000000000001000001001001100110100000000
000000000000000000000000000001001001110011001000000000
000000000000000000000110100001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000010000000000010110100000000000
000000000000000000000010000101000000101001010000000000
010000000000000000000110100000000000010110100000000000
110000000000000000000000001111000000101001010000000000

.logic_tile 18 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
001000000000000101100000000000000001000000001000000000
100000000000000000000010110000001011000000000000000000
110000000000100101000000000000000001000000001000000000
010000000000000000100000000000001011000000000000000000
000000000000000000000110110101000000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000011100111101000000010100010000000
000000000000000000000100000000100000000010100000000000
110000000000000011100000000001100000000000000100000000
110000000000000000000011000000100000000001000000000000

.logic_tile 19 1
000000000000001000000000010101100000000000001000000000
000000000000001111000010000000000000000000000000001000
001000000000000101100000010011100000000000001000000000
100000000000000000000010100000100000000000000000000000
110000000000000000000000000000001000001100110100000000
010000000000000000000000000000001001110011000000000000
000000000000001000000000001001011100101000000000000000
000000000000000001000000000101110000000000000000000010
000000000000000000000000000000011010000011110100000000
000000000000000000000010000000000000000011110000000000
000000000000000000000000011001011101111001010010000000
000000000000000000000010000001011010101001010000100000
000000000000000000000000001000011010001100110100000000
000000000000000000000000001011000000110011000000000000
110000000000000111100000000011111001100000000000000001
110000000000000000000000000000111010100000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
100000000000001111100111101001011010100110110000000000
000000000000000001100100001001111010101111110000000000
001000000000000101000110011000011000111001000000000000
100000000000000000100011101001011001110110000000000001
010000000000100111100011100001101000100001010000000000
110000000001000000100000000101011111010000000010000000
000000000000001000010010111011100000000110000000000000
000000000000001111000110000101101100011111100000000000
000000000000000001100000000001011010101000000000000000
000000000000000000000000000000110000101000000000000001
000000000000000001000000000001011010101001010000000000
000000000000000000000010100001011001100001010000000000
000000000000000001000110000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000001001100110000001000001000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000101100000010000001000111100001000000000
000000000000000000000011100000001000111100000000000000
000000000000001101000111101101101000110100000000000000
000000000000000101100010110111001101111010100000000000
000000000000000000000010111101011010111110100000000000
000000000000000000000110100111111010010000100000000000
000000000001010001000010000101101110001001010000000000
000000000000100000100100001101011111000000100000000000
000000000000000000000010111001111001100010110000000000
000000000000000000000110100111101000010001100000000000
000000000000001101100000000011011011000111010000000000
000000000000000101000000000000111010000111010000000000

.logic_tile 4 2
000000000000000000000111101101101001101001110110000000
000000000000000000000010000001111111010100010000000000
001000000000000101000010101001101011010000100000000000
100000000000000101100111111011111111010000000010000000
110000000000000000000010000101001110001100110000000000
010010000000000000000010100000110000110011000000000000
000000000000000001100000011000001001110110000000000000
000000000000000000000010100001011100111001000000000000
000000000000000101000000010011101111001100110000000000
000000000000000000000011100000111110110011000000000000
000000000000000001100111001000000000001100110000000000
000000000000000000000100001011001011110011000000000000
000000000000000000000110001011100000001100110000000000
000000000000000000000010000111100000110011000001000010
000000000000000011100110011101101110000010110000000000
000000000000000000100010011001011100011011110000000000

.logic_tile 5 2
000000000000001000000111100011111001000010000000000000
000000000000000001000010000000111100000010000000000000
001000000000000000000110010111100001001100110000000000
100000000000001101000010001001101010110011000001000001
010010000100000000000000001000000001000110000000000000
010000000000000000000010110011001011001001000000000000
000001001100000000000010000011111010111101010000000000
000000100000001111000110111111010000010100000000000000
000001000000001111000110100011011011111000100100000000
000010101010001111000000000111011001101000000010000000
000001000000001000000010110001001100110100010110000000
000000100000001011000011010011001101111001110010000000
000000000000000111100000011101011111110110110000000000
000000000000010000100011000001111100110100110000000000
000000000000001000000010010011111011101001000000000000
000000000000001011000011011111111110100000000000000000

.logic_tile 6 2
000000000000000101000111101111111111010111100000000000
000000000000000000100100000111011000001111100000000000
001000000000101000000000000000000000000110000000000000
100000000001000101000000000001001011001001000000000000
110000000000000111100110111101111010111010110000000000
110000000000001101100010100011011010110110110000000000
000000000000000101000110010101111110101001010100000000
000000000000001101100011111011110000101010100010000000
000010100000000000000010110001001010100010110000000000
000000000000000000000110010101011011010000100000000000
000000000000001001110000000011011011010100100000000000
000000000000000001100000000101101100010110100000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001100001101100010000111111000101110000100000000
000000000000000101000010111001101111111110100000000000

.logic_tile 7 2
000000001010001111000000000011001111110100010000000000
000000000000000101000000000101011111100000010000000000
001000000000000000000110101000001110001100110000000000
100000000000000000000000000111010000110011000000000000
010000001110000101000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001100000000001011011110101000100000001
000000000000000111000000000011001110001010110000000000
000000000000000000000000010111100000011001100100000000
000000000000000000000010000000001000011001100010000000
000000000001010000000111100001100001001111000100000000
000000000000100000000010110001101101110000110000000010
010000000000000001100111101001011100000011110000000000
000000000000001111000000001001010000101001010010000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000001100000001111000000001111000100000000
100000000000000000000011111111001101110000110000000001
010000000000000101000110000000000000000000000000000000
010000000000000000100000000101000000000010000000000000
000000000000001000000110001000001011011010010100000000
000000000000000001000000000101011101100101100000000000
000000000000000000000111101001100001001111000000000000
000010100000000000000100001001001011101001010000000000
000000000000000000000010001000001110001011010000000000
000000000000000000000000001111001101000111100000000000
000000000000000001100000000101111100001011010000000000
000000000000000000000000000000011011001011010000000000
010000000000000000000000010101111001011010010100000000
000000000000000000000011100000111000011010010000000001

.logic_tile 10 2
000000000000001000000000010000001011011010010100100000
000000000000000001000010100001011100100101100000000000
001000100000000000000000010101001110011010010100000000
100001000000000000000010100000001010011010010000000000
010000000000000001100000010111000001010110100000000000
010000000000000101000010001111001001110000110000000000
000000100000000000000010100001101110000011110100000000
000001000000000000000100000111110000111100000000000000
000000000100000000000000001111111101001100110100000000
000000000000000000000000001111111011011001100000000000
000000000000001000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100110001111111100000011110100000001
000000000000000111100000001111110000111100000000000000
010000000000000000000110010111001010010010110000000000
000000000000000000000010000000001010010010110000000000

.logic_tile 11 2
100000000000000000000000000101100000001100110000000000
000000000000000111000000000000101000110011000001000010
001000000000000101000110011000011000101000000000000000
100000000000001101100011010001010000010100000010000000
110000000000000000000000011101111100000001000000000000
110000000000000111000011111101101100100001010000000000
000000000000001000000010110101100001010000100000000001
000000000000000001000111010101101010110110110010000000
000000000000001000000000000000011001000110110000000000
000000001110000001000010001011011001001001110000000000
000000000000000001100000001011011000101001010000000000
000000000000000000000000001001110000101010100010000000
000000000000000000000111101011100001101001010000000000
000000000000000000000100001101001000011001100000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000001101000000000010000000000000

.logic_tile 12 2
000000000000101101100000001001111011111011110000000000
000000000000000101000010011001101110010011110000000000
000000000000001011100110010101001101111001100000000000
000000000000000001000010101111001110010110000000000000
000000000001001101000000000011001010001100110000000100
000000000000100101100010100000110000110011000000000000
000000000000000000000011111001101001110000110000000000
000000001010000101000110001101011111110100110000000000
000000000010000001100110100111001010010000000000000000
000000000000001101000100000011001010111000000000000000
000000000000000000000000000011111010110000010000000000
000000000000001101000000000001011100110110010000000000
000000000000000111000000010001011000111000110000000000
000000000110001001000010000111001000111101110000000000
000000000000000001100000001000000000001100110000000000
000000000000001101000010001111001011110011000000000100

.logic_tile 13 2
000000000001000101000000011011001010111101010000000000
000000000000100000100011111001010000101000000000000000
000000000000000101000111101011011100111001100000000000
000000000000000000000011101101111000110000010000000000
000000000100000101000110011111001100101000010000000000
000000000000000000100010000111101001010101110000000000
000000000000001101000010100111011010010000010000000000
000000000000000001000011100111011101100000010000000000
000000000000000001100010111001101100000001000000000000
000000000000000000000111101011011101101001000000000000
000000000000000000000000001101001110100000010000000000
000000000000100000000010000111001110010111110000000000
000000000000100101000010101111011000111000110000000000
000000000000000001100111111101111111111101110000000000
000000000000000001100000011101101011000000100000000000
000000000000000111000010000101011111101001010000000000

.logic_tile 14 2
000000000000000001100000001101011001000010100000000000
000000000000000000000000000011101111000110100000000000
001000000000000111000000000011001100101000000000000000
100000000000000111000000000000010000101000000000000000
110000000000001111100110011000000000001100110000000000
000000000000000001100010000001001100110011000000000000
000000000000000011100000001101101010111000100100000000
000000000000000000100000000011001010111110100000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000011110000000000000000000000000000
000000000000000001100000010001101110100000110000000000
000000000000000001000010000001011011000000100000000000
000000000000000000000111101011101010110100010100000000
000000000000000000000100000101001011111001110000000000
000000000000000000000111000011111011101001110100000000
000000000000000000000000000101101100101010110000000000

.logic_tile 15 2
000000000000000000000010100001101110000011110100000000
000000000000000101000111100001000000111100000000100000
001000000001010001110110010001000001010110100000000000
100000000000100000000010100111001000110000110000000000
010000000000000000000110100101101111011010010100000010
010000000000000000000000000000111001011010010000000000
000000000000001000000110111001100000001111000000000000
000000000000000001000010001101101111010110100000000000
000000000000000000000000000101100001001111000100000000
000000000000000000000000001111001011110000110010000000
000000000000000000000000000111011011001011010000000000
000000000000000000000000000000111010001011010000000000
000000000000001000000110010001011000001011010000000000
000000000000000001000010000000111011001011010000000000
110000000000000000000000001101000000001111000100000000
000000000000000000000000001001101001110000110001000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000010100011100000000000001000000000
000000000000000000000111100000100000000000000000001000
001000000000000000000000000101000000000000001000000000
100000000000000000000000000000101001000000000000000000
010000000000000000000111100111001000001100110100000100
010000000000000000000000000000101011110011001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000010100000000000001111000000000000
100000000000000000000000000000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
110000000000000011000000001000000000000000000100000011
110000000000000000000000000001000000000010000000000000

.logic_tile 19 2
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010010000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000010110100100000000
000000000000000000000000000000100000010110100010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000001111000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
100000000000000000000000000000000001000000001000000000
000000000000000000000010010000001001000000000000001000
001000000000001111100000010001100000000000001000000000
100000000000001111000011110000000000000000000000000000
010000000000000000000110000000001000111100001001000000
010000000000000000000010010000000000111100000010000000
000000000000000000000000010000000000000000100100000000
000000000000000101000010000000001011000000000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011011111000110000000000000
000000000000000000000000001101101010111101010000000000
000000000000001000000000000111111000101100010000000000
000000000000000011000000001101001101011100010000000000
000000000000001101100000000000000000000000000100000000
000000000000000011000000000111000000000010000010000000

.logic_tile 3 3
100010100000000000000011100101000000000000001000000000
000000000000000001000111100000100000000000000000001000
001000000000000000000110110000000000000000001000000000
100000000000000000000111000000001010000000000000000000
010000000000000000000000000001101000111100001000000000
010000001010101001000010010000100000111100000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000100000000000000010101001001000101101110000000000
000001000000010000000000000111101000000100100000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000001011101011011001100000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100010
000000000000000111000000000000000001001100110000000000
000000000000000000000000000101001001110011000010100000

.logic_tile 4 3
001001000100000000000011101011111011101000100100000000
000000000000000000000011101101001010111100010001000010
001000000000000101000000011000001111000111000000000000
100000000000000101000010000111011011001011000000000000
010000000000000001100011100111001101010100000000000000
010000000000000000100010101101011001010000100000000000
000000000000001101000111100001111111101011110000000000
000000000000000101100110101111001111011111100000000000
000000000000000101000110011001001110001001100000000000
000000000000000000000010000011111101001001110000000000
000000000000000101000000000101011111000010100000000000
000000000000000101100000001101001111001001000000000000
000000000010001000000010111011001110111011110000000000
000000000000000011000010010001011111100001010000000000
000000000000000101000000000111011101111001010000000000
000000000000001111000010101101101000100110000000000000

.logic_tile 5 3
000000000000000101000011001001001100111100000000000000
000000000000010000100111101011010000101000000000000000
001001000000001101000110001111101110101111010000000000
100000000000000101100010111111011111000010100000000000
010000000010001101100011110101101010001100000000000000
010000100000000001000110100111001010101100000000000000
000000000000000001100010101001111010101001100000000000
000000000000001101000100001011001011101010010000000000
000000000000000011100111000001101110100000010000000000
000000001000000000000010100111111111111101010000000000
000000000000001000000111010111001101001101000000000000
000000000000000011000010011011111110101110010000000000
000001000000000111100010101011000000110110110110000000
000000000000000000100010101101001011100000010000000000
110001000000101001100000000001111101101000100000000000
010000100001001001100010001001111000111100010000000000

.logic_tile 6 3
000000000000000000000110000111011011010000000000000000
000000000000001101000000001101001001100001010000000000
000000000000000101000010101111001011100000010000000000
000000000000001101100110111001101010100000100000000000
001010000000000111100111101011011000101101010000000000
000001000000000000100000000001011010011000100000000000
000000000000001000000111101101111001010001100000000000
000000000000001111000000000001111010110001110000000000
000001000000000011100000001001001110101011110000000000
000000000001000000100000001101101000001001000000000000
000000000000000000000000001001001011100000000000000000
000000000000000000000000000101011000111000000000000000
000000000000000000000111000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000000000000000000000000001001001011000001010000000000
000000000000000000000000000001001010000010010000000000

.logic_tile 7 3
000000000000000000000011110101100000101001010100000000
000000000000000101000011010001001001110110110010000000
001000000000000000000111000000001010111100110000100000
100000000000000000000100000000011011111100110000000000
110000001010000000000110000000001100000100000000000000
010000001100000000000011110000000000000000000000000000
000000000000001000000000000001000000000000000000000100
000010000000000001000000001001100000010110100000000000
000010000000000101000000010001100000111001110100000000
000001000000000000100010001001101000110000110010000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000001001000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000010100001111010000100000000000000
000000000000000000000010110000111001000100000000000000
001000000000000101000010110111001101000000010000000000
100000001110000000100111010101101000101001110011000010
110000000000001000000000000001000000000000000100000000
010000000000001111000011100000100000000001000000100000
000000000000000000000000000001100000000000000100000010
000000000000000000000010110000100000000001000000000001
000000000000001000000000000000000000000000000000000000
000000000010000001000011110000000000000000000000000000
000000000000000000000000000000001100110000000010000000
000000000000000000000000000000001010110000000001000011
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000101
000000000000000000000000001101000000000010000000000100

.logic_tile 10 3
000000000001010101000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000001000000000000000000110000010
100000000000000000000000000101000000000010000000000000
010000000000000000000111000001000000000000000100000001
110000000000000000000100000000000000000001000010100000
000000000000000000000000000000000000000000000100000001
000000001100000101000000000111000000000010000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000100
000000000000000000000000000000011110000100000100000010
000000001000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100010001000011110010101010000000000
000000000000000000000100000101000000101010100000000000

.logic_tile 11 3
100000000001010000000000000000001110000100000110000000
000000000000110000000011110000010000000000000010000000
001000000000000000000110000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000101001010000000000000001111010110110000000000000
110001000000000000000000000000101001110110000000000000
000000000000000000000000000001001101110100010000000000
000000000000000101000000000000101101110100010000000000
000000000010001000000111100111000000001100110000000000
000000000000000001000110011001001101110011000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000100000000001101000000000000000000
000000000000001000000111011000000000000000000100000001
000000000000000111000011010111000000000010000000000000
000000000000000111100000000000011000000100000100000000
000000000000000000100000000000000000000000000010000000

.logic_tile 12 3
000100000000001000000010111001111000000001000000000000
000000000001010001000010001101011010001001000000000000
001100000000000011100010100111100001011111100000000000
100000000000000000100010111011101011000110000000000000
110100000000000001000000001111111100111111000000000000
000000000000000101000010100011011100110110000000000000
000000000000001000000110010111000000001100110000000000
000000000000000101000010101011000000110011000000000000
000000000000001000000010011101001110101001000100000000
000000000000001001000010011001011000010101000010000001
000000100000000000000010100111001101000001010000000000
000000000000001001000100001001011111010000100000000000
000000001100001001000000011111011110110000010000000000
000000000000001001000011100111001001110000110000000000
000000000000001101000111011111100000000110000000000000
000000000000000011000110000101001011000000000000000000

.logic_tile 13 3
000000000010000111000110101101011100101001110100000000
000000000000000000100010111101001111101000100000000000
001000000000000101000010100101000001001100110000000000
100000000000001101100100000001001111110011000000000000
110001000000001111000110100101111000101001010000000000
000000000000000011000011101001001110101000010000000000
000000000000001001100010111001111010111001100000000000
000000000000000001000011001011001011111001010000000000
000000000000010001100000011011001111111011110000000000
000000000000000000000010001011001100010010100000000000
000000000000101111000110001101011110000010100000000000
000000000001001011100010000001110000000000000000000000
000000000001000001100110000001011000101011110000000000
000000000000100001000000001011010000000010100000000000
000000000000000000000010000011111101111111010000000000
000000000000000000000011101001101011101001000000000000

.logic_tile 14 3
000010100000001000000000000001111000011100000000000000
000000000000010001000011111001101101000100000000000000
001000000000000111000110010001100001111001110000000000
100000000000001111000011100101101000100000010000000000
110010000100011001100000000000000000000000000000000000
000001000000100011000000000000000000000000000000000000
000000000000000000000000011001011001110001010100100000
000000000000000000000010100011001110110011110000000000
000000000001010000000000011111011010100010010100000000
000000000000000000000011100001011010110001110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000001110001111100000000111101111010011100000000000
000000000000000001000000000000001000010011100000000000

.logic_tile 15 3
100000000000000000000000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000100000001
100000000000000000000000000111000000000010000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000100101000000000101100001001111000000000000
000000000001000000100000001101001100101001010000000000
000000000001000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001000111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
100000000100000101000110000101100000000000001000000000
000000000000000000100000000000100000000000000000001000
001010100000000111000000000011000000000000001000000000
100000000000000000100000000000100000000000000000000000
110000000000100101100000000101001000111100001000000000
110000000000010011000000000000000000111100000000000001
000000100000000101000000000101001001111101000000000000
000001000000001101100011110001001010101010000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000011100111001011011110101001010000000000
000000000000000000100100000101000000101010100000000010
000000000000001000000110100111011110010010100000000000
000000000110001011000000001001011000100111010000000010

.logic_tile 17 3
000000000000000000000111100001100000000000001000000000
000000000000000000000100000000100000000000000000001000
001000000000001101100111100000000000000000001000000000
100000000000000001000000000000001001000000000000000000
110000000000000000000011000000001001001100110000000000
010000000000000000000000000000001011110011000000000001
000000000000000111100111100101011110001100110110000010
000000000000000000000000000000111101110011001000000000
000000000000000000000110001001011000111111110000000000
000000001000001101000010011101101100001011100000000000
000000000000001011100000000111101100000010100000000000
000000000000000101000000001001000000010111110000000000
000000000000000000000000001001101111101001010000000000
000000000000000000000010110001111010010010100000000000
110000000000000101000110101000000001100000010000000000
010000000000000000100000000001001100010000100000000100

.logic_tile 18 3
000000000000001001100110010011101100101000000000000000
000000000000000001100011111011100000111101010000000000
001000000000001000000110000000011000111101010010000000
100000000000000001000000000001000000111110100000000100
010000000001000000000010100101101000000001100000000000
010000000000100000000100000001111011000001010000000000
000000000000000000000010110000001101001100110000000000
000000000000000000000010100000011111110011000000000000
000000000100000111000000001000000001111001110000000000
000000000000000000100011111101001111110110110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010011100100000000000
000000000000000000000000000001011101101100010000000000
110000000000000011000110101000011110000010100100000000
110000000000000000000011111001010000000001011001000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000010
000000000000100000000000000000001011000000000000100000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000001000000000010000001010000011110000000000
010000000000000001000010000000000000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
001000000000000000000000001001011100001001010000000001
100000000000000000000000001111011110011111110000000001
010000000000000000000000000111011111110100010000000000
010000000000000000000000000001011101101000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 4
000000000000000111000111000000001010000100000100000000
000000000000000000000110100000000000000000000000000000
001000000000001000000000000001001110001100110000000000
100000000000000001000010100000100000110011000010000000
010000000000000000000011110001000001011111100000000000
110000000000001101000010001111001101000110000000000000
000000000000000101000000010001000001001100110000000000
000000000000000000000010000000101111110011000000000000
000000000000000001100110010011001001110110110000000000
000000001010000000000110101011011001101000000000000000
000000000000000000000000000001111110100010010000000000
000000000000001111010010001101011100100011010000000000
000000000000001101000110010101101110010101010100000000
000000000000000001000010100000100000010101010000000000
110000000000000000000110000111011010001001000000000000
010000000000000000000010001111101101010100000000000000

.logic_tile 4 4
000000000000000101000110110000001100101110000000000000
000000000000001101100010000101001110011101000000000000
000000000110000000000000001001011100000111000000000000
000000000000000000000000000011111001000001000000000000
000000000100100101100000000001000000001100110000000000
000000000000000000000000000001000000110011000000000000
000000000000000000000110000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000101100110100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001101100000010101011010010111100000000000
000000000000000101000010100111011111110001010000000000
000000000000001001100000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000010100011101010100001010000000000
000000000000000000000000001001001101111010100000000000

.logic_tile 5 4
000000000000000101000000011111100000101001010000000000
000000000000000000100010100101001110011001100000000000
000000000000000000000000000111000001011111100000100000
000000000000000000000000000001001010001001000000000000
000000000000000000000000000011001110110010110000000000
000000000000000001000000001011111001010001100000000000
000000000000000101000000000111000001000110000000000000
000000000000001101100000000001001010101111010000000010
000000000000000111000110100001011100000110110000000000
000000001000000000000011110000011110000110110000000000
000000000000000000000110100111011100010010000000000000
000000000000000001000000000101001100111011010000000000
000000000000000101000000010000011111111000100000000000
000000000000000000100010100111001010110100010000000000
000000000000001000000000000000001110010111000000000000
000000000000001011000000000001001010101011000000000000

.logic_tile 6 4
000010000000000000000000001001100001101001010000000000
000000000000000000000000001001101100100110010000000000
000000000000000111000010101000000000111001110010100001
000000000000000000100110111011001101110110110001000100
000000000000000000000010101011100000110110110000000000
000000000000011101000100000011001011010000100000000000
000000000000001000000000000000011001111000100000000000
000000000000001011000000001111011001110100010000000000
000000000000000011100011101111011111001001000000000000
000000000000000111000000000011011110101011110000000000
000000000000000101000010011000001010011100100000000000
000000000000000001000011010011011111101100010000000000
000000000000000000000000000001111011100110100000000000
000000000000000001000010000011001100010110010000000000
000000000000000101000110110011111110011010010000000000
000000000000000000100110000101111100111100000000000000

.logic_tile 7 4
000000000000000000000000011101001010010100100100000000
000000000000000111000010000111011110101001110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000000000000010100101011101010001110100000000
110000000000000111000011100001101101000011110000000000
000000000000001001100000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000010100000000000000000001101101111111101010010000000
000000000000000000000011101111101001010000100000000000
000000000000000111000000000011011100010100100100000000
000000000000000000000010001101111010011110100000000000
000000000000001101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000011100110001001011011111001010000000000
000000000000000000100000000101101011100110000000000000

.ramt_tile 8 4
000000001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000110010001100000000000001000000000
000000000000000000000011100000100000000000000000001000
001000000000000000000110000111011110001100111100000000
100001000000000000000000000000010000110011000000000000
010000000000000000000110000111001000001100111100000001
010000000000000000000000000000100000110011000001000000
000000000000000000000010100101001000001100111100000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000001101111100111110000000000000
000000000000000000000010000111111001110100000000000000
000000000110000001100000010111100000000000000000000000
000000000000000000000010001101001110001001000000000000
010010000000001000000110000000011110000011110100000000
000000000000000001000000000000010000000011110001000010

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000011100000011010000100000110000010
100001000000000000000000000000000000000000000000000100
110000000000000000000111000000011000000100000100000000
010000000000000000000100000000010000000000000000000100
000000000001010001000000000000000000000000100100000000
000000000000000000000000000000001100000000000010000000
000000000000000111000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000001000010101011100001001001000000000000
000000000000000000000010100101001001101001010000000000
000000000000001101000000000011101100010100000000000000
000000000000000001000010101001000000111101010000000000
000000000000000000000010100011011111101011000000000000
000000000000000000000110111001001110011011000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000001001100000000101001000101000000000000000
000000000000000001000000001101111100011111100000000000
000000000000010001100000001111111011111111110000000000
000000000000000111000000000111011000000111010000000000
000000000010000000000000001001001010001000000000000000
000000000000000000000000000001011001011111110000000000
000000000000000011100000001111100001011111100000000000
000000000100000111100000000101001011001001000010000000

.logic_tile 12 4
000000000000001000000110001001001111111111000000100000
000000000000001001000000000001111001111011000000000000
001000000000001101000111111111011101111011000100000001
100000000000000001000011000001011001110000000000000000
110000001010000001000000001101111101110011110000000000
000000000000000001100000001101111100010011100000000000
000000000000000001100110110111111011111000000000000000
000000000000001101000011001011001111010000000000000000
000000000000001000000010001101011110110111110000000000
000000000001011101000000000011001100110010110000000000
000000000000001101010110000000011100110000000000000000
000000000000001001000010100000001110110000000000000000
000000000000001001000000010001111010111101010100000000
000000000000001101000010000001100000010100000010000000
000000000000000001000000001011001011001001010000000000
000000000000001001100010000011001011000000010000000000

.logic_tile 13 4
000000100000000101000110000000000001000000001000000000
000001000100000000000000000000001110000000000000001000
000000100000000101000000000101100001000000001000000000
000000000000001101100000000000001011000000000000000000
000000000000000111100111100000001001111100001000000000
000000001010000000000000000000001010111100000000100010
000000000000000111000000001101001000111001000000000000
000000000000000000000011110001001000110101000000000000
000000000000000000000110001011011111011100000000000000
000010000000000000000110000011111000011101010000000000
000000000000000000000000000111101010101110000000000000
000000000000000111000000000000011111101110000000000000
000011100001000000000000010001101100101010000000000000
000000000000110000000011101011011010010111100000000000
000000000000000111000000010011111000010110110000000000
000000000000000000000010001001001000001001100000000000

.logic_tile 14 4
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110001111000000001111000100000000
100000000000000101000000001001001110110000110000000001
110010000000000000000110011000001010011010010100000000
110001000000000000000010000001011100100101100000000100
000000000000000000000000000001101100011110000000000000
000000000000000000000000000000001011011110000000000000
000000000001010000000000000000000000000000000000000000
000000000100001101000000000000000000000000000000000000
000000000000000000000000001111000000001111000000000000
000000000000000000000000001001001110010110100000000000
000000000000001001100010000111101000000011110100000001
000000000000001001000000001101110000111100000000000000
110000000000000000000000010101000001001111000000000000
000000000000000000000010001001101111101001010000000000

.logic_tile 15 4
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000100101100000010000000000000000000000000000
100000000001011111000010000000000000000000000000000000
010000000110000000000011111011101010000011110100000000
110000000000000000000010000111010000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001001111000000011110000000000
000000000000000000000000000001010000010110100000000000
000000000000000000000000001000011001011010010100000000
000000000000000000000000000001001001100101100000000100
110000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 16 4
100000000000000000000000000000011110000100000000000000
000010100000000000000010110000000000000000000000000000
001000000000000101000010100111011010001100110000000000
100000000000000000100110100000010000110011000000000001
010000000000000000000111100000001100000100000100000000
110000000000001111000010110000010000000000000010000000
000000000000000000000111000101111110010001110000000000
000000000000000000000100000000111011010001110000000001
000001000000000001100110100111101110010111110000000000
000000100000000000100100000111010000000010100000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000100011100000010001101101000001010000000000
000000000000010000000010001001001100100000010000000000
000000000000000000000110001001101111011100000000000000
000000000000001101000000000001101001000100000000000000

.logic_tile 17 4
000000000000000000000111101011111110111101010000000000
000000000000000111000100001101110000101000000000000000
000000000000001000000010101001011110000001010000000000
000000000000000111000011101101011011010000100000000010
000000000000000101100110011111011000110010110000000000
000000000000000000000011000101011011100010010000000000
000100000000001011100010111011011100011101010000000000
000000000000000101100111010101011001011100000000000000
000001000000000000000000001000000001001100110000000000
000010100000000101000000001001001000110011000000000001
000000000000001001100010100011111011101101010000000000
000000000000000001000110101001011010000101010000000000
000000000000000000000000001011111001010010100000000000
000000000000000101000000000101011011011011100000000000
000000000000000000000110011000001011101000110000000000
000000000000000000000010011011001111010100110000000000

.logic_tile 18 4
000000000000001001100010100101011111010000110000000000
000000000000000101000010101101001101000000010000000000
000000000000000011100000000000000001001100110000000000
000000000000000000100010101111001000110011000000000000
000000000000000000000111100011111111001001110000000000
000000000000001101010100000000001010001001110000000001
000000000000000111000000010101100000001100110000000000
000000000000000111000010101011000000110011000000000100
000000000000000000000011010001011110000001000000000000
000000000000000000000110011011111001101111010000000001
000000000000001001100000001001011100011000000000000000
000000000000000101100010101101001000010100000000000100
000000000000000000000000010011111111100011010000000000
000000000000000000000010100000001010100011010000000000
000000000001010000000000011001111011010100000000000100
000000000000000001000010001111101010100100000000000000

.logic_tile 19 4
000000000000000001000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001101111100000001000000
000010100000000000000111000000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000100000110011000000000000
000010100000000001000111000000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000000000000000011111111010111000000000000
000000000000000000000000000000111011010111000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000001000000000001000001100111101010000000001
000001000000001001000000000001000000111110100000000000
001010000000000000000000000001101100101011110000000000
100001000000000111000011100000100000101011110000000010
110000000000000000000010100000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001001100000000000011010100000000000000010
000000000000001001000000001101011000010000000010000011
000000000000000000000000000001011001010101100100000001
000000000000000000000000000000001011010101100010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111100000000001001011000100000000000000
110000000000000000100000000000011011000100000010000101

.logic_tile 3 5
100000000000000000000000000000000000010110100000000000
000000000000000101000000000001000000101001010000000000
001000000000000101100000001101100000010110100000100000
100000000000000000000000000001100000000000000010000000
110001000000000000000000001000000000000000000100000000
110010100000000000000000001111000000000010000000100001
000000000000000000000010100001000001001001000000000001
000000000000000000000110101011001011000000000010000001
000000000000000000000110000011011010001000000001000001
000000000000000000000100000000111000001000000010000001
000001000000000101100000000000000001000000100100000011
000000000000010000000000000000001100000000000010000000
000000000000000000000011100000011001000000110000000001
000000000000000000000100000000001011000000110000100100
000000000000000000000110101101100000111111110000000000
000000001100000000000000000001100000000000000010000000

.logic_tile 4 5
000000000000000000000000000000000000011001100110100001
000000000000000000000010110011001010100110010010000011
001000000000000000000000000000001010000011110110100001
100000000000000000000000000000000000000011110000000011
010000000001010001100000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001001111000011000000
000000000000000001000000000000001111001111000000000100
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100010000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000010100000011110000011110011000000
110000000000000000100100000000010000000011110000000000

.logic_tile 5 5
100000000000000000000000001011011010110010100000000000
000000000000000000000000001111101010010100110000000000
001000000000000101100110100000000001000000100100000000
100000000000000000000000000000001001000000000000000010
110000000000000101000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010100000011000000100000100000000
000000000000000000000000000000000000000000000000000010
000000000000000000000000001101011110001100110000000000
000000000000000000000000000101011101110011000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111011000000000000000000100000000
000000000000000000000111101111000000000010000011100010

.logic_tile 6 5
100000000000000000000000000111011010010110100000000000
000000000100000000000000001011110000111100000000000000
001000000000000000000010101000000000000000000100000000
100000000000000000000100000011000000000010000000000000
010000000000001000000111100101011010111100000000000000
110000000000000101000000000111000000010110100000000000
000000000000000000000000001000001110100101100000000000
000000000000001101000010110101001010011010010000000000
000001000000001000000000010000000001000000100100000000
000010000000000001000010100000001111000000000000000000
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000001001000100111000000000111011010011010010000000000
000010000000011101000010110000111101011010010000000000
000000000001010000000010001011000000110000110000000000
000000000000100101000000001001001110001111000000000000

.logic_tile 7 5
000001000000000101000010110001111001000001110100000000
000010101110000000100110101101011110001011110000000000
001000000000000101100010001111101010001101000100000000
100000000000000000000100000001011010001111100010000000
110000000000010000000011110011101100000111100000000000
010010100000101101000111110000011001000111100000000000
000000000000001111100000000101101101111001110000000000
000000000000000101100000001101001110111110100010000000
000000000000001000000111010001011111010100100100000000
000000001101000001000110111101111110011110100000000000
000000000000000101000000001000001000100101100000000000
000000000000000000100000000011011101011010010000000000
000001001010000000000000010001011001010100100100000000
000010000000000000000011001101001110011110100000000000
000000000000001111100000010111101011010100100100000000
000000000000000001000011101111011010101001110010000000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000101000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000001111000011110000001011000000000001000100
000000000000000000000000000011001110111110100000000000
000000000000000000000011110000010000111110100010000000
000000000000000000000010000111101011010000100000000000
000000000000000000000000001011111011010000010000000000
000000000000000011100000011011111110110011110000000000
000000000000000000100011101101101000010011100000000000

.logic_tile 10 5
000001000000000000000000000000000001000000100110000010
000010000000000000000000000000001100000000000000000100
001010000000000011100000000011000000000000000100000010
100000000000000000100000000000100000000001000010000000
010010000000000000000011100001100000000000000100000010
110001000000000000000000000000000000000001000000000100
000010100000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000011111000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000001001000000000000000000101100000000000000100000111
000010000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 5
100000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000001000000000000000011000000000000001000000000
100000000000000000000000000000000000000000000000000000
010010100000000000000111000011001000001100110000000001
110001000000000001000000000000000000110011000000000000
000000000000001111100000000000000000001100110000000000
000000000000001111000000000101001100110011000000000000
000000000000001011100000001000000000000000000100000100
000010100001000011100000000101000000000010000000000000
000000000000000000000000000000001100000010100010000000
000000000000000000000000000011000000000001010000000100
000000000000000000000000001000000000000000000100000001
000000001100000000000000001111000000000010000000000010
000000000000000000000111101000000000000000000100000000
000000000000000000000100000101000000000010000010000010

.logic_tile 12 5
000011000110000111000010100000000000000000001000000000
000000000000001111000110110000001100000000000000001000
001000000000000101000010100011100000000000001000000000
100000000000000000100110110000000000000000000000000000
110000000000100101000110100000001000111100001000100000
000000000001000000000010010000001000111100000000000010
000000000000000111000000001111101000111001000000000000
000000000000000000000000000111001000111010000000000000
000000000000000000000000001001011111111110000000000000
000000000000001001000000000101111101010101000000000000
000001000000000000000000010111101010111001000100000001
000010100000001001000010000000101011111001000010000000
000000000000000000000000010000011000101100010000000000
000000000000000000000010011001011011011100100000000000
001000000000000101100110010011111001010000100000000000
000000000000001001000010011111011000111011110000000000

.logic_tile 13 5
000000000000001001100110101011000000010110100000000000
000000000000001111000000000101101101110000110000000000
001000000000000111000011101001000001000110000100000000
100000000000101001000000000101001110101001010000000000
110001000000000001100011110111001101010111100000000000
000000000100000111000111100101001110000111110000000000
000000000000000101100000000011101111111001010000000000
000000000000001101000000001001001000100110000000000000
000001000000011001100110110011100000111001110000000000
000000100000001011100010000011001011100000010000000000
000000000000001111000000001011000000111001110000000000
000000000000000001000000001001001011010000100000000000
001000000101011011100110001001001010101001110000000000
000000000000000101100000000001001111000000010000000000
010000000000001101100000000000000000000000000000000000
010000000000001011000000000000000000000000000000000000

.logic_tile 14 5
000000000110001101100000010001011000110001100100000010
000000000000000001000010100001001011001110010000000000
001000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000000001000000001111000100000000
000001000000000000000000001011101111110000110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000011001100100000000
000000000000000000000000000001001000100110010000000001
000010100000000000000000010000000000000000000000000000
000001100000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 5
100010100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100110000001
000011100000000000000000000000001000000000000010000010
000000000000001000000000000000011100000100000100000000
000000000000000111000000000000000000000000000010000001
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
100000000000000000000111100101100000000000001000000000
000100100000101111000111110000000000000000000000001000
001000000000001001100000000001000000000000001000000000
100000000000000101000010100000101010000000000000000000
010001000000000000000110100000001000111100001000000000
110010000000001111000111110000001000111100000000000000
000000000000001000000000001001101001101001110000000000
000000000000001011000010000001001011111110110000000000
000000000000000111000000000001000000000000000100000000
000000000000000000100000000000100000000001000000000001
000000000000000000000000001001001000001100110000000000
000000000000000000000000000101010000110011000000000000
000000000000010000000110001101101010111001010000000000
000000000000100000000000001001011111101001010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000

.logic_tile 17 5
000010000000000101000111101000001110010011100000000001
000001000000000000100010110001011010100011010000000000
000000000000001011100110001101111101111000000000000000
000001000000000101100000000101101001111100000000000000
000000000001010111100000001000001110000110110000000001
000001000000000000000000000001011010001001110000000000
000000000000000111100010111111011011110000010000000000
000000000000000101100110000001011011110000110000000000
000000000000001000000000010001111010100010110000000000
000000000000000001000010000011101101110110110000000000
000000000000001000000111000001011111000110100000000000
000000000000000001000000000001111101101110100000000000
000001000000111001100000010001101110110110110000000000
000000000000000001100011100111001101111000100000000000
000000000000000000000110000101011010001100110000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 18 5
000010100000001101100000011101100000001100110000000000
000000000000000101000010001001000000110011000000100000
000000000000001101100000011001001011110000100000000000
000000000000001001000011101111111110110000110000000000
000000000100000101000110000101101111110011110000000000
000000000000000101000010110001101010110010100000000000
000000000000000111000010111011000001000110000000000000
000000000000001111000110001011001011000000000000000000
000000000001011000000000011111101011001001000000000000
000000000000000001000010011101111100001011000000000000
000000000000001000000010100011011101101011110000000001
000000000000000101000100000101101111011111110000000000
000010000000001000000011110000001110001100110000000000
000000000000000001000110101111010000110011000000000000
000000000000001000000000011101011000111101000000000000
000000000000000001000010100001001000111111100000000000

.logic_tile 19 5
000000000001010000000000010000000001000000001000000000
000000000000100000000010000000001100000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111101000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010010011001000001100110000000000
000000000000000000000010010000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000001000000000001100110000000000
000001000000000000000000000011001001110011000000000000
000000000000000000000000010011011101000001000000000000
000000000000000000000011101011101011010110000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000000000000000111000000000000001000000000
000000000000001101000000000000000000000000000000001000
001000000000000000000000010101000001000000001000000000
100000000000000000000010000000101111000000000000000000
110000000000000111100111100000001000111100001000000001
110000000000000000000010110000001011111100000010000000
000000000000010001000000001001001000111001110000000000
000000000000100000000000001011001011110101110000000000
000000000000001000000110001111101100110000110000000000
000000000000000101000000001001111010111000110000000000
000000000000000000000110101000011011010111000000000000
000000000000000000000011110111001101101011000000000000
000000000000001000000010010101001111000000010000000000
000010000000001111000010000011111110101000010000000000
000000000000001001100000000000011100000100000100000000
000000000000000101000010000000010000000000000000000000

.logic_tile 2 6
100000000000000001100000000000000000000000000110000000
000000000000001101000000000101000000000010000000000000
001000000000000000000110000001011111100111010000000000
100000000000000000000111100111011101100001010000000000
010000000000010001100011110000000001000000100100000000
110000000000000000100011100000001010000000000000000100
000000000000100101000010100000011100000100000100000000
000000000001000000000100000000010000000000000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010000000000000000001000000000001
000000000000000011100010110101101101000000010000000000
000000000000000000100010101101111101000110100000000000
000000100010000000000000001001001011101111010000000001
000000000000101101000000000111011001011111110000000000
000000000000000001100110001000000000000000000100000100
000000000000000000000000001001000000000010000000000000

.logic_tile 3 6
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000001000
001000100000001000000000000000000001000000001000000000
100001000000000011000000000000001010000000000000000000
010000000100000000000111000000001001111100001000000000
110000000000000000000100000000001100111100000000000000
000000000001010000000111100101100000000000001000000000
000000000000001111000100000000100000000000000000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110001000011110101000000000000001
000010000000001001000000001011000000010100000010000100
000000000000000000000000000000011101000000110000000001
000000000000000000000000000000011110000000110010100000
010000000000000001100000000001000000000000000100000000
010000000000000000100000000000000000000001000000000000

.logic_tile 4 6
000000000000000111100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000101100000100000010010000000
100000000000000000000000000111001000110110110000000000
010000000000000000000000001111101110011110000000000000
010000000000000000000000001101101111100100000000000000
000000000000000001100110010011100000000000000100000001
000000000000000000000010000000100000000001001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011010000010100000000000
000000000000000000000010100000110000000010100000000000
000000000000000000000110000000000001100110010000000100
000010000000000001000000001111001011011001100000000000
010000000000000000000000000000000001001111000100000000
110000000000000000000011000000001011001111000000000010

.logic_tile 5 6
000000000000000000000000001011100000010110100000000000
000000000000000000000000001111001011001111000000000010
000000000000000000000000000011000001010110100000000000
000000000000000000000000000101101010100000010000000000
000001000000000000000011100000011101100101100000000000
000000000000001101000100001101001111011010010000000000
000000000000000000000000000011100000000000000000000000
000000001000001101000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101011010010100000000000000
000000000000000000000000001011000000101011110000100000
000000000000100000000010100000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 6 6
000000001000100000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000000000000001100001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000001100000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001101100110100011001000001100111000000000
000000000000000101000010000000100000110011000000000000
000000000000100000000000000000001000001100111000000000
000000000001010101000000000000001100110011000000100000

.logic_tile 7 6
000000100000000000000000000101011100011010010000000000
000000000000000000000011110000001010011010010000000000
000000000000000000000010110001011100011010010000000000
000000000000000000000111100000111111011010010000000000
000000000000001111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111100101111001011010010000000000
000000000000000111000000000000111001011010010000000000
000000000000000000000000000101100000010110100000000001
000010100000000000000000000000000000010110100000000000
000000000000000001100000011001111010101001010000000000
000000000000000000000010001001110000111100000000000000
000001000000000000000000000011101010111000010000000000
000000001100000000000011100000001010111000010000000000
000000000000000000000000000011101000111000010000000000
000000000000000000000000000000111111111000010000000000

.ramt_tile 8 6
000001000010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000010100000000000000000001000000000
000000000000001101000100000000001000000000000000001000
000000000000000111000000000000001110001100111000000001
000000000000001101100000000000011001110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000010000000010110000001011110011000000100000
000000000000001000000010100001101000001100111000000000
000000000000000111000100000000000000110011000001000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000001000000
000000000000000000000000000000001000001100111010000000
000000000111000000000000000000001011110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000100000000001010110011000000000010
000000000000010000000000000000001001110011000000000000
000000000000000000000000000000001000110011000000000010

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000101
000000000000000000000000000000000000000011110001000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000101111000001100110000000000
000000000001010000000010110000000000110011000000000010
001000000000000011100000001001101101010000100110000000
100000000000001111100000001101001100111100000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
100001000000001000000010110101011111001110100000000000
000000000000000101000110000000001100001110100000000010
001000000000000101000111101000000000000000000100000000
100000000000000000100010111001000000000010000010000000
010001000000001000000011100001001011001011100000000000
110010000000000011000010110000101100001011100000000000
000000000000000000000000000001011000100010110000000000
000000000000000000000000001111011110100000010000000000
000001000000000000000000001000000000000000000000000000
000010100000000101000010100011000000000010000000000000
000000000000001000000000011001001101000001000000000000
000000000000001001000011010111101111010010100000000000
000000000000000000000000001111101010010100000000000000
000000000000000101000010101001111101011101000000000000
000000000000000000000000001011100001111001110000000000
000000000000000101000010101111101000100000010000000000

.logic_tile 13 6
000000000000000000000000010111100000001001000000000000
000000000000000000000011110000101111001001000000000001
001000000000000000000000011001101100111101010010000000
100000000000001101000011100011100000101000000000000000
010000000000010000000111100000011110110011000000000001
010000000000000000000100000000011111110011000000000000
000000000000001111100000000000000000000000100100000000
000000000000000101000010110000001110000000001001100000
000000000000000000000010111101111011000010100000000000
000000000000001101000110000101011000000001100000000000
000000000000100001100000000000001111000011000000000000
000000000001000000000000000000011111000011000000000000
000000000001001000000110000000000000010110100110000000
000000000110100001000000001011000000101001010000100000
110000000000000001100000011101000000010110100000000000
110000000000000000000010000101101101011001100000000000

.logic_tile 14 6
000000000000000000000010100001100000101001010000000000
000000000000000000000010111001100000111111110000000001
001000000000001111100011100000000000000000100100000000
100000000000001011100100000000001001000000000000000001
010000000000000000000010100000000001000000100100000010
110000000000000000000100000000001010000000000000000000
000000000000000001000110100000000001000000100100000110
000000000000000000000000000000001000000000000000000000
000000001000000000000010001111111101000010000000000000
000000000000000000000000001101001101001011000000100000
000000000000000101000000000000011000000100000100000001
000000000000000000100010110000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000100
000100000000000000000000001000001000000001010000000000
000100000000001101000000001001010000000010100000000101

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000011110000100000100000001
100000000000000011000000000000010000000000000000000001
110000000000000000000000000000000001000000100100000010
110000000000000000000000000000001000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101100000000000000101000011
000000000000000000000010000000000000000001000000000000
000000000000000000000010100000011100000100000100000101
000000000000000000000100000000000000000000000000000100
000000000000000000000010000011100000000000000100000111
000000000000000000000000000000100000000001000000000000

.logic_tile 16 6
000000000000001001100010100000000000000000000000000000
000000001000001001000110100000000000000000000000000000
000000000000001101000000000001100001111001110000000000
000000000000000001000010101111101011010000100000000000
000000000000000000000000010001101010101110000000000000
000000000000000111000010010001011001111110100000000000
000000000000000000000000011001111110100000010000000000
000000000000000000000010001011111010000111000000000000
000000000000000101100000001011011000010111010000000000
000000000000000000000000001001001110000011100000000000
000000000000000000000010000001101110111110000000000000
000000000010000001000000000001011010111001000000000000
000000000000000101000110010001011001101001110000000000
000000000000000000000010001001101100111110110000000000
000000000000010000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000101000010110011011101001010100000000000
000000000000001101100011111101101101000111110000000000
000000000000000000000010111001000001100000010000000000
000000000000000000000010010101001011111001110000000000
000000000000001111000111000001011000101001110000000000
000000000000000011000100000111011010010100010000000000
000000000000001001000010100001001100110100110000000000
000000000000000111000110111001101110111101110000000000
000000000000001000000010101011101101110111110000000000
000000000000000001000100000101111001110010110000000000
000000000000101001100111010101001010100100010000000000
000000000000001001000010000001101010110100110000000000
000000000000000001000000000101111010111000100000000000
000000000000001001000000000000011000111000100000000000
000000000000000000000000000011111011000110110000000000
000000000000000000000000000000011010000110110000000000

.logic_tile 18 6
000000000000100101000000001111001110101000000000000000
000000000001010101100000000111010000111101010000000000
001000000000001111100000011001000000101001010000000000
100000000000000101000011011101000000000000000000000000
110000001100001001100111110101111111101001000000000000
010000000000000011000011000101011010010000000000000000
000000000000001111100010100101101011110000000100000000
000000000000001011000010101101111101110001010000000101
000000000010001101000000011001101111111100000000000000
000000000000000001100011100111001111101110000000000000
000000000000000000000110110111011100100111010000000000
000000000000000000000010000001011010100001010000000000
000000000000101001000000010111100001101001010000000000
000000000000001001000010010011001001011001100000000000
000000000000001011100010101001011000111100000000000000
000000000000000001100110111101001100101100000000000000

.logic_tile 19 6
000000000000000111100000001001000001101001010000000000
000000000000000000100000001101001110100110010000000000
001000000000001001100010111111111000001001000000000000
100000000000000101000011010101001010000010100000000000
110000000000001000000110010101011001101101010100000000
010000000000000101000011111101111101101110010000000001
000000000000000101100111101111101101000110000000000000
000000000000000001000000000101001100000010000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000101000010000011111000111011110100000110
000000000000000000100010001111111100010010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000001101100001101001010100000010
000000000000000000100000000001001101011001100000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001000000110000001101110101000000000000000
000000000000000001000100000000100000101000000000000000
000000000000001000000010110101111110001000000000000000
000000000000001001000010000011011010101100000000000000
000000000000001001100000000011001111001100110000000001
000000000000001001000000000000101100110011000010100000
000000000000001101000110001111101011001001000000000000
000000000000000001000100000101001110001011000000000000
000000000000000101000010001011101100101001110000000000
000000000000000000000000001101101000111101110000000000
000000000000011000000010100111011010000010100000000000
000000000000101011000000001001010000101011110000000000
000000000000000111000000000001101101111111100000000000
000000000000001001000000000111111011010111010000000000
000000000000001101000010100001111000101001010000000100
000000000000000101000000001011101110100001010000000000

.logic_tile 2 7
000000000000100001100000001011101100011101010000000000
000000000001010101000010100111101000011100000000000000
000000000000000101000010100111101000000000010000000000
000000000000001101100100000111111011000110100000000000
000001000000001000000010111001000001111001110000000000
000000000000000101000010100011001101100110010010000000
000000000000011000000010111001111010111001110000000000
000000000000101001000010001101011010010100000000000000
000000000000000001000000001001111000011100000000000000
000000000000000000000000001111101001001000000000000000
000000000000001001100110111001011111010001100000000000
000000000000001001100011010101111110110010110000000000
000000000001010000000000000011111111101100100000000000
000000000000000111000000000001011000011100100000000000
000000000000000001100110010101011010101000000000000000
000000000000000001100010100111110000111101010000000000

.logic_tile 3 7
000000000000001001000110100111101101100000110110000000
000010000000001101000010100001011110011001110001000000
001000000000000001000000011101000001010110100000000000
100000000000000101100011100011101101011001100000000001
010101000000001101000010000001100001101001010000000000
100000100000001101100010100101001101100110010000000000
000000000000000101100000000011011011111001000000000000
000000000000000101000010110011101010110101000000000000
000000000000000001100110010101101001111001000000000000
000000000000000000000010000000111000111001000000000000
000000000000000001000111011111001000100101010000000000
000000000000000000000110001011111010101010010000000000
000000000000000000000111000001001010001100110000000000
000001000000000000000100000000010000110011000000000000
000000000000001001100000000000011001001100110000000000
000000000000000001000000000000011101110011000000000000

.logic_tile 4 7
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110100111000000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000000101100000000111101000111100001010000000
100000000000001101000000000000100000111100000000000000
000000000000000111100000000111001001000010000000000000
000000000000000000000000000000001001000010000000000000
000000000000000111100000000111000001100000010000000000
000000000000000000100000000111101110110110110000000000
000000000000001001100010010101011100111101010000000000
000000000000000001000110000011000000101000000000000000
000000000000000101000011100111101011110100110000000000
000000000000000000100111110000001111110100110000000000
000000000000000011100010011101111101101011100100000001
000000000000001111000011000011011110101011000000000001

.logic_tile 5 7
000000000000100000000000000011111110000001010000000000
000000000001000000000000001101110000101000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000001100010100001100000111111110000100000
000000000000100000100100000101000000000000000000000010
000000000000000111000000011000011010101000000000000000
000000000000000000100010001101000000010100000010000000
000000000000000000000110000011111110010010000000000000
000000000000000000000100000000111011010010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000001100000001010000000000
000000000000000000000000001111010000000010100000000000
000000000000000000000110011101011100111100000000000000
000000000000000000000111000001010000101001010000000000

.logic_tile 6 7
000010000000001000000010110000001000001100110000000100
000000000000001111000111100000001110110011000000010000
001000000000000000000111100000001011100000000000000001
100000000000000000000000001011001001010000000010000000
110001000100000111100000000000000000000000000000000000
110000000110000111100000000000000000000000000000000000
000000000000000000000000001001001010000001110100100001
000000000000000000000000001001001010101000010000000000
000000000000000001100111000000001100000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000111101000111100000000000000
000000000000000000000000001001010000000011110000000010
000000000100000101100110000001100000000000000001000000
000000000000000000000100000001101010010000100010000010
000000000000000011100000000001011110010110100000000000
000000000000000000100000001001100000000011110000000000

.logic_tile 7 7
000000000000000111100000010011101101001110010000100000
000010000000001111100011100011001001110010010000000000
000000000000000000000000010001011010011110000000100000
000000000000000000000011110000001011011110000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000001100010100001011010011010010000000000
000000000000000000000000000000001011011010010000000010
000000000000001011100000001001001010000011110000000000
000000000010001011000000001101000000111100000000100000
000000000000000011100000000101100000101001010000000000
000000000000000000100000000001101010110000110000000000
000010100000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001111001000101001010000000000
000000000000000000000011101111010000111100000000000000

.ramb_tile 8 7
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
100000000000000101000000001000000000010110100000000100
000000000000000000000000000001000000101001010000000000
001000000000001111100000001001111110111000010000000000
100000000000000111100010010101111000110000000001000000
010000000000000001100010000000000000010110100000000000
110000001010000000000010101111000000101001010000000000
000010100000001000000111111000000000010110100000000000
000001000000010111000010001101000000101001010000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000100000000000000000010111001010000011110010000000
000000000000000000000011001101000000111100000000000000
000000000000000001000011100000000001000000100100000000
000010100000000000100000000000001101000000000000000001
000011100001000000000111000101100000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 10 7
000000000000000011100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
001010100000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000000000000
011010000000000011100000000000000001000000100100000000
010001000000000000000000000000001111000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000110000000000000000000000000000000000000000

.logic_tile 11 7
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000010110100000000000
010000000000000000000000000011000000101001010000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011111100000100000010010000100
000000000000000101000011001011001100000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000100000000000000000000000000001000000100100000001
000000000000000000000000000000001110000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000000011100010001011111011111110110000000000
100000000000000000000100000001011111101110010000000000
110000000000000000000000000011111111110001010000000000
110000000000001101000000000000011011110001010000000000
000000000000001000000010100011111100010101010000000001
000000000000000111000100000000010000010101010000000000
000000000000000000000000000101011001001001110000000000
000000000000000000000000000000011100001001110000000010
000000000000001001100000011000011100110010100000000000
000000000000000101000010101001001010110001010000000000
000000000000000001100011101111111111000010100000000000
000000000000000000000100001111011100000010010000000000
000000000000000000000010111111011100100001010010000000
000000000000000101000010101111001010101001010000000000

.logic_tile 13 7
000000000001001001100010111111011110111001010000000000
000000000000000101000011110001011011100001010000000000
001000000000001101000011110001111011111000100000000000
100000000000000001100010000000011010111000100000000000
010000000000000000000010100000011001000000110000000000
010000000000000000000100000000001001000000110000000000
000000000011000000000010100001000001001001000000000011
000000000000001101000110101001001011000000000000000001
000000000000000000000000001000000000010110100110000100
000000000000000000000000000001000000101001010000100011
000000000000001000000000000000011001101000110000000000
000010000000000111000000000001011000010100110000000000
000000000000001000000111100001100000000000000110000001
000000000000001001000000000000100000000001000000100110
110000000000000000000000011001001110001011000000000000
010000000000000000000010001101011001100001010010000000

.logic_tile 14 7
000010100000000000000000000101000000111111110000000000
000001000000000000000010111101000000010110100010000000
001000000010001000000010100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000101000110010000000001000000100110100001
010000000000000101100010000000001101000000000001000010
000001000000000000000111010000000001100000010000000000
000010000000000000000110001101001011010000100000000101
000000000000000000000000011101101011010000000000000000
000000000000000000000010101101111110010100000000000000
000000000000000101100000011001101011110001110000000001
000000000000000000000010100011001001111001110000100010
000000000000000000000000001000001110000001000000000000
000000000000000000000010101111011101000010000000000000
000000000000000101100110101000001010111101010000000000
000000000000000000000000001001010000111110100000000000

.logic_tile 15 7
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001001000000000000001000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000011100110011000000000001
110000000000000000000110010000001000001100111100000000
000000000000000000000010100000001101110011000000000100
000000000000000000000000000101001000001100111100000000
000000001010000000000000000000100000110011000000000000
000000000000000001100000010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000001101000000010110100000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000001010000011110000000010
000000000000000000000000000000010000000011110000000000
110000000000101000000000000101000001010000100000000000
000000000001000001000000000011101110000000000000000000

.logic_tile 16 7
000000001100000000000010110001000000000110000000000000
000000000000000000000111101001101110011111100000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001110000111010000000000
000000000000000000000000000000101001000111010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000001111000111011011101010111100000000000000
000000000100000101000011011101100000000011110000000010
001000000000001111100111101000011101010001110000000000
100000000000001111000100001001011010100010110000000000
110011100000000000000011100000011000010111000000000000
010000001010001101000110111101001000101011000000000000
000000000000000111100011101000011000110001010100000000
000000000000001101000100000011001111110010100000000001
000000000010000000000000000101111001101011000000000000
000000000000000000000011100000011101101011000000000000
000000000000001001100111000101101110010110000000000000
000000000000001011100110110001001001000010000010000000
000000000000000011100000010000001011011010010000000000
000000000100000000100010101001011110100101100000000000
000000000000000011100000000011111011001011010000000000
000000000000000000100000000101011101111000010000000000

.logic_tile 18 7
000000000001000000000111010101011111101000110000000000
000000000000100000000010100000001001101000110000000000
001000000000001000000000011001011000000110100000000000
100000000000000001000010101111101001000110010000000000
110000000000001000000111000011011100111011110100000000
010000000000000101000100001111001011010010100000000000
000000000000001000000000000111011101101001000100000000
000000000000000101000011101011011011101010000000000000
000000000000001111100110001111001011000110100000000000
000000000110000001000111101001001100000000100000000000
000000000000001101100000001011101100010000000000000000
000000000000000011000011100101001110010110000000000000
000000000000001101100110000111011010000001010000000000
000000000000000011000000000000000000000001010000000000
000000000000001000000000010001101001111101010000000000
000000000000000011000010000111011111111000100000000000

.logic_tile 19 7
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110110000001101010010100100000000
100000000000000000000011011111001110100001010000000000
110000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000000011011101111111010000000000
000000000110001001000000000001001001101001010000000000
000000000000000000000000010101100001001001000000000100
000000000000000000000011101101101001001111000000000000
110000000000000111000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000

.logic_tile 20 7
000010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000101000000000011100001000000001000000000
100000000000001111000000000000101011000000000000000000
010001000100000000000000000101101000111100001000000000
100010100000000000000000000000100000111100000000000000
000000000000001001000000000000000001000000001000000000
000000000000000001100011100000001110000000000000000000
000000010000000000000000001111001001101101110000000000
000000010000000000000000001111001110001000010000000000
000000010000000000000000000011111101100010110000000000
000000010000000001000010010000101000100010110000000000
000000010000001000000110101000011001011101000000000010
000000010000001011000000001011001100101110000000000000
000000010000001001000111100111011001110001010100000010
000000010000000011100100001001101010110001100000000000

.logic_tile 2 8
100000000000000001100000010111011000110011110000000000
000000000000000000000010100111111010110001010000000000
001010000000000000000110001000001000001100110000000000
100001000000000000000000001011010000110011000000000000
110000000000000001100000000000001010000100000100000000
010000000000000000100010000000010000000000000000100000
000000000000000001100000010011011011110101010000000000
000000000000000000000010000111001011111001010000000000
000000010000101101100000001000000001001100110000000000
000000010001000101000010001011001110110011000000000010
000000010000000000000010010001011110001100110000000000
000000010000000000000011010000100000110011000000000000
000000010000001001100000000001001101000010000000000000
000000010000000001000010100000001111000010000000000000
000000011110000011100110000011111111001100110000000000
000000010000000000000000000000101101110011000000000000

.logic_tile 3 8
000000000000000111000110010001011011001001100000000000
000000000000000000000010011101101011101001110000000000
001000000000001000000010100000001100001110100000000000
100000000000000101000010100101011100001101010000000000
010000000010100101100010100001100000100000010000000000
100000000001000001000110110000101001100000010000000100
000000000000000000000110100101101011101110100000000000
000000000000001111000010111111101011101100000000000000
000000010000000011100000011101101111100100010000000000
000000010000000000100011000001111001111000110000000000
000000010000000000000111010111101101111000000000000000
000000010000001111000011011101111111010000000000000000
000000011100000000000000000101111111010011100000000000
000000010000000000000010011101001000100011100000000000
110000010000001000000111001000011100000010110100000000
010000010000000001000010001011011000000001110000000000

.logic_tile 4 8
000000000000000011100010100111101101111001100000000000
000000001010000000000010100101111001110000100000000000
001000000000000000000110110101011010010010110000000000
100000000000000000000010000000111110010010110000000000
010001001100001111100010100001011100101111110000000000
100000100000001111100110011001011010011110100000000000
000000000000000101000010110101111110101001010000000000
000000000000001001100011001001011011001001010000000000
000010110000101001100010100101011000111111000110000000
000000010001010111100110111111011110110110000000000000
000000010000000000000110000001011101100001010000000000
000000010000000000000110111111111101010110100000000000
000000010000000111100110011101111010101101010000000000
000000010000001101100010001011011100100100010000000000
000000010000000000000110011001001100110110110000000000
000000010000000000000011101011111100111000100000000000

.logic_tile 5 8
100000000000000000000010101011000000101001010000000000
000000000000000000000110110011101001110000110000000000
001000000000000000000000000000011000110011000000100000
100000000000001101000000000000001011110011000000000000
110000000000000001000111110000001000000111100000000000
010000000000000000000110000011011010001011010000000000
000000000000000000000000000101001100010101010000000000
000000000000000000000000000000000000010101010000000000
000000010000001000000010110111000000000000000100000001
000000010000000001000011100000100000000001000000000000
000000010000001000000000000001011100000011110000000000
000000010000000101000000001011100000111100000000000000
000000010000000000000000000000000000000000000100000010
000000011110000000000010001101000000000010000000000000
000000010000000001000000000001111110010010110000000000
000000010000000000100000000000001011010010110000000000

.logic_tile 6 8
000000000000000101000000001011001010110011000000100000
000000000100000000100000000101001010001100110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000001001101000000001011100001001111000000100000
000000000000101001100000001101001101110000110000000000
000000000000000001100110100101111101110100100000000000
000000000000000000000000000000111100110100100000000000
000000010000000101000000001001011110101000010000000000
000000010000000000100000000001011110110000010000000000
000000010000000101000000000001100001100000010000000000
000000010000000000100010010000001111100000010000000000
000000010000000101000000001011001010000000110000000000
000000010000000000100000000101001010000011000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000

.logic_tile 7 8
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010101101100000010110100000000000
100000000000000000000100001001001100001111000000000000
110000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000101100000000000011011100101100100000001
000000000000000000000000000011001001011010010000000001
000001010000000101000000000000000000000000000000000000
000010110000000000100000000000000000000000000000000000
000010010000000000000000000111001010011010010100000000
000000010000000000000000000000101000011010010000000001
000000010000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 8
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001010110000000000000000000000000000000
000010010001000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000001000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001010000000000000000000
000000010000001000000000000101100000000000000100000100
000000010000000001000000000000000000000001000000000001
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000101000010100000000001000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000001010000011110000000000
100000000100000000000000000000010000000011110000000000
110000000000001000000110000001000000010110100000000000
110000000000000011000010100000000000010110100000000000
000000000000000011100000000000000000000000000100000000
000000000000000101100000000101000000000010000000000000
000000010000000000000000000000001010000011110000000000
000000010000000000000000000000010000000011110000000000
000000010000000000000000000000000000010110100000000000
000000010000000000000000001001000000101001010000000000
000000010000001000000111100000011010000011110000000000
000000010000000001000100000000000000000011110000000000
000010010000000000000000000000000000001111000000000000
000000010000000000000000000000001110001111000000000000

.logic_tile 11 8
100000000000000000000000000001111101100101100000000000
000000000000000000000000000000001000100101100000000000
001000000000001101000000000000000000000000000000000000
100000000000001011100000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000110001101000000000000100000000001000010000000
000000010000000000000011010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000001100000001011100000010110100000000000
000000010000000000000010100101101101001111000000000000
000000010000000000000000000011111001110100100000000000
000000010000000000000000000000001000110100100000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 12 8
100000000000000000000000000101011011001100110000000000
000000000001011101000011110001101001110011000000000000
001000000000001101000000000000001010000100000100000001
100000000000001001100010010000000000000000000000000000
010000000000000111100111110000011011001100110000000000
110000000000000000000010000000011100001100110000000000
000000000000000000000000000000011111000111100000000000
000000000000000111000010110011011000001011010000000000
000000011000001111000000001111011111010010000000000000
000000010000000011000000000001001101110111100000000010
000000010000000000000000010001000000000000000110000000
000000010000001101000011010000100000000001000000000000
000000010000101000000000001011011000111100000000000000
000010110000010011000000001111000000000011110000000000
000000010000001000000010111011011001100110100000000000
000000010000001011000111010111001111011010100000100000

.logic_tile 13 8
100000000000000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
001000000000000101000010111000000000000000000100000000
100000000000000101100110100101000000000010000010000000
010000000000000000000110100011001110101000000000000011
010000000000000000000000000000000000101000000000000000
000000000000001000000000001011101010011110000000100000
000000000000001111000000000011111001100001110000000010
000000010000000001000000001001100001001111000000000000
000000010000000000000000000011101001110000110000100000
000000010001011011100000011111111000101001010000000000
000000010000001011100011010001100000010101010000000000
000000010000001000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000000000010100101011100011010010000000000
000000010000000000000100000000111001011010010000100000

.logic_tile 14 8
000000000001000000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
001010100000000000000000000000011010101100010000000000
100000000000100000000000001001001111011100100000000000
010000000000000000000010101000000000000000000000000000
110000000000000000000000001101000000000010000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000100000000001000010000000
000010010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000010010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000001000001010000011010000000000
000000000001010000000000000001011101000011100000000000
001000000001000000000000000011011000101011110000000000
100000000000101101000000001101100000101000000000000000
110000000000000000000010100111000000010110100100000000
000000000000000000000110110000100000010110100000000000
000010000000001000000000001101001111110000000000000000
000000000000001111000000000101111100001100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000111000000001111001011010010000000000000
000000011010000000000000000101111100000100100000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000010000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000001000000001000000110110101001001000001110000000000
000010100000000111000011100000011010000001110000000000
001000000000001000000111100000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000001111100000001011111110001101000100000001
010000000000000101000000001111101000001111010000000000
000000000000010101100000000101100000010000100000000000
000000000000001101000000000101001001101111010000000000
000000010000001000000000000111111001010100100100000000
000000010000010001000000000101011111101101010000000000
000000110000000000000111001001100000000000000000000000
000001010110000000000000001111000000111111110000000000
000000010000000000000000000101100001001111000000000000
000010010000000000000000000011001110110000110000000000
000000010000000101000010001011011110111100000000000000
000000011010000001100010110101000000010110100000000000

.logic_tile 17 8
000000000000000000000110100111011111011110000000000000
000000000000001101000011100000111111011110000000000000
001000000000000111100110101111011011101101010010000000
100000000000100111000000000001111110100100010000000000
010000000000000000000011111001101101010110100000000000
010000000000000000000011100111101010110011000000000000
000000000000001101100010110011111000100100110000000000
000000000000000101000010001001101110010100110000000000
000000010000000111000000001011011001110011000000000000
000000011010000000000000000111011010001100110000000000
000000010000001101100110011001011101111111110000000000
000000010000000101000011011101001010101010000000000000
000000011010000101100110010011111100100110010000000000
000000010000000001000010000001011110010010100000000000
000000010000000101000011100001101010000001110100000000
000000010000000001100010111101011110000111110000000000

.logic_tile 18 8
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001010000000000000001000
001000000000000000000000000111011010001100111100000000
100000000000000000000000000000000000110011000000000000
110000000000000000000110000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000010001100000000101001000001100111100000000
000000000000100000000000000000100000110011000000000000
000100010000000000000000000000001001001100110100000000
000000010000000000000000000000001100110011000000000000
000000010000001000000000000101100000010110100100000000
000000010000000001000000000000000000010110100000000000
000000010000000001100010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000101000000000001000000000000000110000000
000000000000000000000010110011000000111111110000000000
001000000000000000000000000000011101011110000000000000
100000000000000000000000001111011010101101000000000000
010000000000000000000000000001001100110101000100000000
010000000000000000000000001011011100001010110000100000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000001000000110011101101110000011110100000000
000000010000000001000110001011010000111100000000000100
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000010001001100010111100000000000
000000010000000000000010011011011100001011110000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000111000010000101111000000001010000000000
000000000000000111000000001101110000101011110000000000
000000000000000000000110001011000001001001000000000000
000000000000000000000010101101001001011111100000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000101000000000101101100101000000000000000
000000000000000000000011100111011010100100000000000000
000000010000000001100010011001001100110110010000000000
000000010000001001000010100101001100010110000000000000
000000010000000000000000001001101100010100000000000000
000000010000000000000000001111101000011000000000000000
000000010000001000000000000001001100000010100000000000
000000010000100001000000000001110000101011110000000000
000000010000000000000000010001000000100000010000000000
000000010000000000000010001001001101111001110000000000

.logic_tile 2 9
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000001000000000000000000000000000000001000000000
100000000000100000000000000000001010000000000000000000
010000000000000101000000010011001000001100110000000000
100000000000000111100011110000100000110011000000000000
000000000001010101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001011100000010101111100101101010100000000
000000010000000101100010001101001100011101100000000010
000000010000000000000000000011101100101001010100000000
000000010000000000000000000101000000101010100000000000
000000010000000000000000000011100000111001110000000001
000000010000000000000000000011101101100000010000100000

.logic_tile 3 9
000000000000000001100000010101101101011110000000000000
000000000000100000100011100000101110011110000000000000
001000000000000101100111001111100000010110100000000000
100000000000000000000100000001101000110000110000000000
010000000000000101000000000001101010010111110000000000
010000000000000111100011101011100000000001010000000110
000000000000000101000000010111001111111001000000000000
000000000000000000000010100000101001111001000000000000
000000010000000101100000011101011000010110000000000000
000010010000000111000010110101111010000000000000000000
000010110000000000000000011000011110011010010100000100
000000010000000000000011011101001100100101100000000000
000000010100000011100010100000011001101011000000000000
000000010000000000100100000011011101010111000000000000
110000010000000001100110000000011111011010010100000000
100000010000000000000000000001011000100101100000100000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000101000000001001101101010111100000000000
100000000000000101000000001011011010001111100000000000
010000000000001000000111100011100000000000000100000000
110000000000000101000100001011100000111111110000000100
000000000000001000000011100111100000001111000100000000
000000000000000001000000001011101010110000110000000000
000000110000000000000110010011111011100101100100000000
000000010000000000000010001011101000001100110000000000
000000010000000000000110001111111011000001110000000000
000000010000000000000100001111011000000001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000001000010000000000000000000000000000000
100000010000000000000010110000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001111000000000000001000
000000000000000000000000000000011110001100111000000000
000000000000001101000000000000011111110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001110110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000010110000001011110011000000000000
000000010000000000000000000111001000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010100000000000000000001101000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000010000001000001100111000000000
000000010000000101000010100000001011110011000000000010
000000010000000101100110100001001000101010100000000000
000000010001000000000000000000100000101010100000100000

.logic_tile 6 9
100000000000000000000000000000000000000000000100000000
000000000000010000000011111101000000000010000010000010
001000000000000000000111100000000000000000000100000000
100000000000000000000100000101000000000010000000000000
010000000000000000000011100000000001001111000000000000
010000000000001001000100000000001111001111000000000000
000000000000000111000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000010000000101100000001000000000000000000100000000
000000011000000000000000000101000000000010000000000000
000000010000000000000000010000000000010110100000000000
000000010000000000000010100011000000101001010000000000
000000010000000000000010000000011000000100000100000000
000010010000000000000000000000010000000000000010000010
000000010000000000000110100000011100000011110000000000
000000010000000000000000000000010000000011110000000000

.logic_tile 7 9
100000000000000101000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000001
001000000000001000000000000000011010000100000100000000
100000000001001111000010110000010000000000000000000000
110000000000000000000110101000000000010110100000000001
010000000000000000000000001001000000101001010000000000
000000000000000000000011110000001010001011010000000000
000000000000000000000011100001011100000111100000000100
000000010000001001100000010000011010000100000101000001
000000010100000011000011000000010000000000000010100000
000000010000000000000000000000001110000100000100000001
000000010000000000000000000000010000000000000010000000
000000010000000011100010000000000001000000100100000000
000000010000000000100000000000001000000000000000000000
000000010000000000000000000011000000000000000100000000
000000010000000000000000000000000000000001000000000000

.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000000000000111100000001000011100110100100000000000
000000000000000000000000000101011101111000010000000001
001000000000010000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000111100000000011100001001111000110000000
100000000000000000000000001011101010110000110000000000
000000000000011001100000001011011110100101100100000000
000000000000001101000000000011001000001100110000000001
000010110000001000000000010000001111011010010100000100
000000011110000111000011100111001001100101100000000000
000000010000000111100010000001101110000011110000000000
000000010000000000000000000111100000101001010000000000
000000010000000001000000001101111100010111100000000000
000010110000001111000000000111001010001111010000000000
000000011100000001000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000101000000000101000000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000001000000000000000010100001100000000000001000000000
000010100000000000000000000000100000000000000000000000
000010110000000000000110000001100000000000001000000000
000001010000000000000100000000000000000000000000000000
000000110100000000000000000000000000000000001000000000
000001010000000000000000000000001101000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000010110000001011000000000000000000
000000010001000000000000000000001000001100111000000110
000000010000100000000000000000001111110011000000000000

.logic_tile 11 9
000000000010000000000000000101000000000000001000000000
000000001010000000000010110000000000000000000000001000
000000000000100000000010100000011011001100111000000000
000000000001000000000110110000001001110011000000000000
000000000000000111000000000000001000001100111000000000
000000000000001101100000000000001001110011000000000000
000000000000000011100000000011001000001100111000000000
000000000000000000100000000000000000110011000000000000
000001010000001000000111000000001001001100111000000000
000010110000001011000100000000001001110011000000000000
000000010000000000000000000101001000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000011001000001100111000000000
000000010000000001000000000000100000110011000000000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000000001110110011000000000000

.logic_tile 12 9
000010100100001111000110101000001110010010100000000000
000000000000000001100000000101011011100001010000000000
000000000000000000000000010001111100010101010000000000
000000000000000000000010100000110000010101010000000000
000000000000100000000010100001001010101011000000000000
000000000001000000000110100001011111001110100000000000
000000000000000101000111000101101010110010010000000000
000000000000000000100100000000011111110010010000000010
000000010000001000000010110111100000001111000000000000
000000010000001001000110000011001101101001010000000000
000000010000000000000111010001111101000111100000000000
000000010000000000000010010000111101000111100000000000
000010110000000000000010101011001000111100000000000000
000000010000000000000010101101110000010110100000000000
000000011110000000000000001011001100000011110000000000
000001010000000101000000000111010000111100000000000010

.logic_tile 13 9
000000000000001101100111100000001011101011000100000000
000000000000001111000000000001011111010111000000000000
001000000000001101000110000000000000000000000000000000
100000000000000101100010110000000000000000000000000000
110000000000100101100010010101001110101011110100000000
110000000000000111000011000111110000000010100000000000
000000000000001101000000000011111001100001110000000000
000000000000000011100000000000111001100001110000000000
000001010001100000000000011101011010010100100100000000
000000110001110000000011000011001011101001110000000000
000000010000001000000000010101111000110011000000000000
000000010000001011000010011001001000001100110000100000
000000010000000001100010010101101010001101000100000000
000000010000010000100111011101001101001111100000000000
000000010000100000000111000001101011001110100000000000
000000010001010000000100001001001000010111000000000000

.logic_tile 14 9
000001000000000001100111011001001100000001110100000000
000000000000000000000010100101101010001011110000000000
001000000000001111100110000111011101110101010000000000
100000000000000101100000001101101001110100000000000000
110000000000001111000111110000011000101011000100000000
010000000000000101000110001101001100010111000000000000
000000000000000011100000011001101110001110100000000000
000000000110000000000010101101011000001110010000000000
000000010000001001000000001111101110111001010000000000
000000010000000011100010000011101111100110000000000000
000000010000000000000000011111001000000110000000000000
000000010000000001000011000111111010101011110000000000
000000010000001000000111110001101110100010110100000000
000000010000000001000011010000011011100010110000000000
000100010000001000000111010011111111110110000100000100
000000010000000001000110000000111000110110000000000000

.logic_tile 15 9
000000000000001000000000000000011000101010100000000000
000000000000000001000010111001010000010101010000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000001000011110001000010000000000
000000000000000000000000000111011000000100100000000000
000000000000000111100110001000001001100001110000000000
000000000000000000000000001111011001010010110000000000
000000010010000000000010001111100000000110000000000000
000000010000000000000100000111101000100000010000000000
000000010000000000000000000101100000001111000000000000
000001010110000000000000001111101101110000110000000000
000000010000001000000110011111001100111100000000000000
000000010000001011000011011101110000101001010000000010
000000010000000101000000010101101110010110100000000000
000000010000000000000011000111010000000011110000000000

.logic_tile 16 9
000000000000000000000000000000000000000000001000000000
000000000110000000000000000000001110000000000000001000
000000000000000000000000000000001110001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000001000000000101101000001100111000000000
000000000000000000000010000000000000110011000000000000
000000010000000011100000000101101000001100111000000000
000000010000000000100000000000100000110011000000000000
000000010000000000000000000111101000001100111000000000
000000010000000000000010000000000000110011000000000000
000000010000000111000000010111001000001100111000000000
000000010000000000000011000000100000110011000000000010
000000010000100011100000010000001001001100111000000000
000000010000000000100011010000001111110011000000000010

.logic_tile 17 9
000000000000100111100110011001101010111000110000000000
000000000001010000000010011011011001011000100000000000
001000000000001001100011110111111000010101100100000000
100000000000000111100111011011101000101001010000000000
010000000001001001100111101001011001010001110100000000
110000000000100011100010110001011111000011110000000000
000000000000001101000110011001011010111101010000000000
000000000000001001000010000001111100110110110000000000
000010110010000001100011110001011010000001010000000000
000000010100000000000010000101110000000000000000000000
000000010001011000000000000101111101101110010000000000
000000010000000001000010111111001010001110000000000000
000000010001010000000000010111011000010100000000000000
000001010010100000000010011011101001011000000000000000
000000010001010000000111000001111000010001110100000000
000000010000100000000100000001011010000011110000000000

.logic_tile 18 9
000000000000000001100010110000000000000000000000000000
000001000000000000100010000000000000000000000000000000
001000000000000101100111000000001001001011010000000000
100000000000000101000100000001011001000111100000000000
110000000001000101000000000001011000000011110100000000
010000001000000000000010101001010000111100000000000000
000000000000000101000111100000011011111000100000000000
000000000000000000000000001001011000110100010000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000110000000000000110000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000101011101000100000000000000
000000010000000000000000000000111010000100000000000000
010100010000000000000000000101011000000100000000000000
100000010000000000000000000000001001000100000000000000

.logic_tile 19 9
000000000000000000000000000011101010010010110000000000
000000000000000000000000000000101010010010110000000000
001000000000001000000111000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000101100110100011000001111001110000000000
010000000000000001000000001101101110010000100010000110
000000000001000000000000001000000000000000000000000000
000000000000100000000000000011000000000010000000000000
000000010000000000000010010111011001011010010100000000
000000010000000000000110000000011000011010010000000100
000000010000000101000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
010010010000000001000000001000001010011010010100000010
100000011110000000100000001011001010100101100000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000011110010101010110000000
000000010000000000000000000011010000101010100001100110
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000011100000011110000011110110000000
000000011010000000000000000000010000000011110001100110
110000010000000011100000010000000000000000000000000000
110000010000000000100010000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000001000000010110101000001001100110000000000
000000001000000001000010010000001101110011000000000000
001000000000000011000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000001111000110010001101100110001010000000000
100000000110000111100010000000011100110001010000000000
000000000000000111000000000101011100001100110000000000
000000000000000000000000000000010000110011000000000000
000000000000100000000011101111101001100001010100000000
000000000000001111000000000101111100010001100000100000
000000000000001000000110000011101110100000010000000000
000000000000000011000010000101111011000010100000000000
000000000000001000000010100011101110111011110000000000
000000000000000101000000000001101001110001110000000000
000000000000000000000000010111001010101010100000000000
000000000000000000000010001101110000010110100000000000

.logic_tile 2 10
000000000000000101000000001001011110001001100000000000
000000000000010000100000000111011011001001010000000000
001000000000001101100000011011111000010101010000000000
100000001100000001000011010001011111010111100000000000
110000000001010001100110101111111011011100100000000000
010000000000000111100011110111111001001100000000000000
000000000000000101000010100101111100111100000000000000
000000000000001101100110111011110000000011110000000000
000000000000000000000111011000001010011010010100000000
000000000000000000000111000001001010100101100000000001
000000000000001000000000000001111010000001010000000000
000000000000001001000011100000100000000001010000000000
000000000000000000000110011101011010000010100000000000
000000000000000000000010001001101111001001000000000000
110000000000000001100000010101011000001011010000000000
100000000000000000000010000000001010001011010000000000

.logic_tile 3 10
000000000001010000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001011100111101101111110111101010000000000
000000000000001011000000000101100000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000100001001000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000001011001101000110000000000
000000001010000111000000000000111100101000110000000000
000000000000000000000000000000000000000000000000000000
000100000000001101000000000000000000000000000000000000
000010000000000000000000001001011001100001010000000000
000000000000000000000000000001111100010000000000000000
000000000001010101000000001101101100010110000000000000
000000000000000000100000000001101010000010000000100000

.logic_tile 4 10
000000000000000000000010100000000000000000000000000000
000000000000010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001001000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000010
000000001010000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000001010000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000010000000000000000000000001111000000000000
000000000010100000000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
100000000000000000000000000000000000010110100000000000
000000000000000000000010001011000000101001010000000000
001000000100000000000111000000000000000000000100100000
100000000000000000000100000111000000000010000010000000
010000000000010000000010000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000100000000010100111000000000010000000000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000010000010
000000000000000000000000001001100000001001000000000110
000000000000000001000000001111101001000000000001000000
000000000000000111000011001111101000101000000000000000
000000000000000001100000001001110000000000000010100010

.logic_tile 7 10
100000000000000111000000000001000000000000000100000001
000000000000000000000000000000000000000001000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000010000111000000000000000100000000
110001000000000000000000000000100000000001000000000100
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000001000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000011100000001100000100000100000000
000000000100000000000110000000000000000000000000000000
000000000000000001000000000000001010000100000110000000
000000000000000000000000000000010000000000000000000001

.ramt_tile 8 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000010100000000000000000000000000001000000100100000010
000001000000000000000011100000001000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000100111000000000000000000000000000000000000
010000000000000000000011100000011010000011110000000000
110000000000000000000000000000010000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000010001011000000000010000000000100
000010100000000000000000000000001000000011110000000000
000001000110000000000000000000010000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000000001111000000000000000000000011110000100000
000000001010000000000000000000000001001111000000000000
000000001010000000000000000000001010001111000000000000

.logic_tile 10 10
000000000000011101000000000000001001001100111000000000
000000000000100101100011100000001001110011000000010010
001000000000000000000110100000001000001100111000000001
100000000000000000000010110000001011110011000000000100
010000000000000000000000000000001000001100111000000000
010000001110000000000010110000001101110011000001000100
000000000000010101100000000111101000001100111000000001
000000000000000000000000000000000000110011000000000100
000000000000000000000000000111001000001100111000000011
000000000000000000000010110000000000110011000000000000
000000000001100101100000000101101000001100111000000001
000000000001110000100000000000000000110011000000000000
000000000000000000000000000001101000001100111000000001
000000000000001101000000000000100000110011000000000000
000000000000000101000000000001001001110011000100000011
000000001100000000100000000001001100001100110000000000

.logic_tile 11 10
000000000000000000000000000000001110000011110000100000
000000000000000000000010100000000000000011110000000000
001000000000000000000000000101101000000011110000000000
100000000000000000000010111101010000111100000000000000
110000000000100101000010000011100000010110100000000000
100000000001001101000010110000100000010110100000000000
000000000000000001100010100101101000000011110000000000
000000000000000000000100001101010000101001010000000000
000000000000000000000000011101000000110000110110000100
000000000000000000000011011001001101001111000000000000
000000100000000000000010000101011010010110100000000000
000000000000000000000100000101011110001111110000000000
000000000000001000000000000000000000010110100000000000
000000000000000011000000001101000000101001010000000000
000010100000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 12 10
000000000001010000000110101111101110110011000000100000
000000000000000000000000001101101110001100110000000000
000000001100001000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000011100001000101100000010011011100101001010000000000
000000000000100000000010000101010000111100000000000000
000000000000000000000010100000011000001010000000000000
000000000000000000000100001011001011000101000000000000
000001000000000101100110001001000000111111110000000000
000000000000000000000100001001100000000000000000000000
000000000000000000000110000001100000001001000000000000
000000000000000000000000001101001101010000100000000000
000000000000000001100000000000001100010101010000000000
000000000000001101100000000101000000101010100000100000
000001000000000000000000001111011010000000110000000000
000000100000000000000010111111011110000011000000100000

.logic_tile 13 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000100101000000000001111110001100111000000000
000000000001010000100010110000110000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000000000000000011001000001100111000100000
000000000000000000000000000000000000110011000000000000
000000000000010000000010100001101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000100000
000000000000000101000010100000001000001100111000000000
000000000000000000000100000000001101110011000000100000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000110100000000000000000000000000000
000000000110000000000100000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000001010011100000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
010000000000000111000000001101000001010110100000000000
010000000000000000000010111011101100110000110000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000111000000000010000000000100
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001010000000000010000101
000000000000001000000000010000000000000000000000000000
000000000000000011010011100000000000000000000000000000
000000000000000000000000000000011000000100000100000100
000000000000000000000000000000000000000000000000100000
000000000000001000000000000000000000000000100100000010
000000000010001101000000000000001101000000000000000100

.logic_tile 16 10
000000000000000101000000000001101000001100110000000000
000000000000000000000010110000100000110011000000010010
001000000000001101000010100000000000000000000000000000
100000000000001011100100000000000000000000000000000000
110000000000001111000000000001000000011001100000000000
110000000000000011100000000000001001011001100000000000
000000000000000000000000001111100000110000110000000001
000000000000000000000000000111101101001111000000000000
000000000000000000000111100101000001010110100000000000
000000000000000000000000000111001101001111000000000000
000000000000000000000000001000001000111000010000000000
000000000000000000000010110001011000110100100000000000
000000000000001001000011100111011111010100100100000000
000000000000000011000000000101011000010110110000000000
000000000000001000000010100000011111000111100000000000
000000000000000001000110011011011110001011010000000010

.logic_tile 17 10
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000001111000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110010000000000000000000001011111001000001110100000000
010000000000000000000000000001001101001011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001101101100000111010000000000
000000000000000000000000000111011001010001110000100100
000000000000000101000000001111101000101110000000000000
000000000000000000100000000101011101001011100000100000

.logic_tile 18 10
000000000000000000000000000000011011110000000010000011
000000000000000000000010010000001001110000000010100011
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000010000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000100100000010
000001000000000000010000000000001011000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000111000000011000000001001100110000000000
100000000000000101000011010101001011110011000000000000
010001000000000001100011100000000000000000000000000000
110010100000000101000100000000000000000000000000000000
000000000000001000000000010001101100000011110000000000
000000001010001001000010010101010000010110100000000000
000000000000000111000000011111111010100000100000000000
000000000000000000000010111001111010100000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000101100010000000011010101000000000000000
000000000000000000100000001111000000010100000000000000
000000000000000000000000010011101111101010000100000000
000000000000000000000010000011101000010110000010000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000101001010010000111
000000000000000000000000000111100000111111110001100000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000011101010010110000000010
000000000000000000000000000001011011100001110000000000
110000000000000000000000001101111000000011110100000000
100000000000000000000000001011100000111100000000000001

.logic_tile 2 11
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000111111010101011110000000000
000000000000000111100000001001010000000001010000000000
000000100000000101000000000000000000000000000000000000
000001000000011101100010110000000000000000000000000000
000000000000000111000010101011111010101101010000000000
000000000000001101100110110111001010001001010000000000
000000000001010000000000000101111011011010010000000000
000000000000000000000000000000101000011010010000000010
000000000000000000000000000101000001011001100000000000
000000000000000001000000001101001110010110100000000000
000000000000000000000000001001100001110110110000000000
000000000000000000000000001101001110100000010000000000
000000000000000001000000001000011001011110000000000000
000000000000000111000000000101001011101101000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000011101100000111010000000001
000000000000000000000000001011001010100010110000000010
000000000000000000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000011111010001100111000000000
000000000000000000000000000000110000110011000000000100
000000000000001000000010000101101000001100111000000000
000000000000001111000000000000100000110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000110110000100000110011000000000101
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000010100000001000101010100000000000
000000000000000101000000000101000000010101010000000010

.logic_tile 5 11
100000000000001000000000000000001010000100000100000001
000000000000001111000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010000000000000000010010000000000000000100100000001
110000000000000000000011110000001100000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
100000000001010001000000000000000000000000100110100000
000000000000000000100000000000001101000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001011000000000000000010
110000000001000000000000000000011010000100000100100000
110000000000100000000000000000000000000000000010000000
000000000000000011100111100101100000000000000100000000
000000000000000001000110000000000000000001000010000010
000000000000000000000011100011000000000000000100000000
000000000000000000000110000000100000000001000000100000
000000000000000000000011101000000000000000000100000000
000000000000000000000100001011000000000010000000100000
000000000000000000000011000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000000000000011010000100000100000001
000000000000000000000000000000010000000000000000000000

.logic_tile 7 11
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111100011111001100101100110000000
100000000000000101000010100000011001100101100010000000
110000000000000000000000000000000000000000000000000000
100000000110100000000000000000000000000000000000000000
000000000000100000000110100101111001100101100100000000
000000000001010000000000000000101110100101100000000001
000010100000000000000000001001100001101001010000000000
000000000000000000000000001001101100110000110000000000
000000000000001000000000001001111010101001010000000000
000000000000001001000000000111010000111100000010000000
000000100000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramb_tile 8 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000010100001110000000000000000000000000000
000000000001000000000000000000000000000000
000000001000010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000111000000000001001111000000000000
110000000000000000000010110000001010001111000000000000
000000000000000101000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000001111000000000000
000000000110000000000000000000001011001111000000000000
000000000000000111100000010111100000000000000100000100
000000000000000000100011100000000000000001000000000000
000010000110010000000000000111011010101001010000000100
000000000010000001000000001111010000111100000000000000

.logic_tile 10 11
000000000000000000000000000000001101111000010000000000
000000000000000000000000001011011111110100100000000000
001000000001000000000000001111111100101001010000000000
100000000000110000010011101101000000111100000000000000
110000000000000000000000000000000000010110100000000000
100010100000000101000000001111000000101001010000000000
000000000000000000000011100001101101101000010000000000
000000000000000000000110100101101110110000100000000001
000000000110001000000110110011000001110000110100000000
000000000000001101000010101011101111001111000000000100
000000000001010000000111101101100000110000110100000000
000001000100000101000110111011101111001111000000000100
000000000000000000000010110000000001001111000000000000
000000000000000000000111100000001101001111000000000000
000000100001011101100010100000000000000000000000000000
000001000000101101100000000000000000000000000000000000

.logic_tile 11 11
100000000000000000000010001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000101000000011000000000000000000100000010
100000001010000000100010000011000000000010000001000000
010000000000000000000010100000000000000000000100000000
110000000001011101000100000111000000000010000000000000
000000001110100111000000001011011000101001010000000000
000000000001000000100010110001010000111100000000000000
000000000000001000000000000101100000010110100000000000
000000000000000001000000000000100000010110100000100000
000000000001000001000000000111100000000000000000000000
000000000010100000100000000000000000000001000000000000
000000000101010111000000001101000000101001010000000000
000000000000000000000000001111000000000000000000000000
000000100000000101100110000000000000000000000100000000
000001000000000000000000001001000000000010000000000000

.logic_tile 12 11
100000000000000001100000000000000000000000000100000001
000000000000010000000011111001000000000010000000000000
001000000000000000000111100001100000000000000100000000
100000000000001001000111110000100000000001000000000000
110000001010000000000110000000011010000100000100100000
110000000000000000000000000000000000000000000000100000
000001000000000000000000000000011000000100000100000000
000010100000001111000000000000000000000000000000000000
000001000000000101000000000000011100000100000100000001
000000000100000000000000000000010000000000000010000100
000000001110000000000111000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000101000010100001001100101000010000000000
000000000000000000100100001101001110110100000000000000
000000000000000000000000000111001010001010110000000000
000000000000000000000000000011011000110101000000000010

.logic_tile 13 11
000000000110001101100000010000001000001100110000100000
000000000000000101000010001111000000110011000000010000
001000000000000101000000000001011001011010010000100000
100000000110000000100010110000111010011010010000000000
110000000100000000000110100001111100101001010000000000
100000000000000000000010110001010000111100000000000000
000000000000001101100000010101011101010111100000000000
000000000000000101000010100001101100001111100000100000
000000000000000000000000000001011101110101000100000001
000000000000000000000000001101001100001010110001000000
000000001101000011100110101001000001001111000000000000
000000000000100001100000001011001000110000110000100000
000000000100000000000110100101101011011010010000000000
000000000000000000000000000000111010011010010000100000
000000000000000000000000000101100001101001010000000000
000000000000000000000000001101001011110000110000000000

.logic_tile 14 11
000000000000000001000000001001000000001111000000100000
000000000000000000100000000011001101110000110000000000
000000000000001000000110110000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000010001101100111000010000000000
000000000000000000000010100000111111111000010000000000
000000000000000000000000001001111000010110100000100000
000000000000000000000000001011010000111100000000000000
000000000010001000000010110001101100000011110000000000
000000000000000111000110001111110000111100000000000010
000000000001000000000010100001111001011010010000000000
000000000000001101000110110000101101011010010000100000
000000000000000000000111000101000001101001010000000000
000000000000000000000100000011101101110000110000000000
000000000000000000000000000011011100111000010000000000
000000000000000000000000000000101000111000010000000000

.logic_tile 15 11
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000111101010001100111000000000
000000000100000000000000000000000000110011000000000000
000000000000000101000000000111001000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000010110000001011110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000100000
000000000000000011100000000000001000001100111000000000
000000000000000000000000000000001111110011000000100000
000000000000000000000000000111101000001100111000000001
000000000000001101000010110000000000110011000000000000
000110100000000101000000001000001000101010100000000000
000000000000001001100010010011000000010101010000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001111100001001111000000100001
000000000000000000000000001111101010110000110000000000
000000000000000101100000010101011100000011110000000000
000000000000000000000010101011110000111100000000000000
000000000000000000000000000101001000110011000000000000
000000000000001101000000000111011100001100110000000010
000000000000000011100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011100001001010000100100000000000
000000000000000000000100000111101100010010000000000000
000010100000010000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000100000000000000111111111100001010110100000000000
000001000000000000000111011111101010110000110000100000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000011110000100000100000000
100000000000000000000000000000000000000000000010000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000001000000000000000100000000
000000000000100000000000000000000000000001000000000001
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000101011000010100100000000000
100000000000000101000000001011001111101000000000000000
110000000000000101000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000001100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000101100000001101101010000011110100000000
000000001010000000100000000011010000111100000000000000
000000000000000000000000000011100001001111000000000000
000000000000000000000010001101001010010110100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000000000000011101000001001111000110000000
110000001010010000000010001011101001110000110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000001011000000000000001111000011010010000000000
000000000000000111000000000001101111111100000000000001
000000000000000111000010101000011110011010010000000000
000000000000001111100000001101011101100101100000000010
000000000000000000000010111011100000110000110000000000
000000000110010000000111110111001011001111000000000010
000000000000000101000010100000011000001011010000000000
000000000000000000100110111111001011000111100000100000
000010000000000011100110100111001011011010010000000000
000000000000010000100000000000111000011010010000000000
000001000000000101100000000101111010000001010000000000
000000100000000000000000000011100000101011110000000010
000010100001010000000110010101101101011110000000000000
000000000000000000000010100000111111011110000000000000
000000000000000111000011100101111010000001010000000000
000000000000000000000000000011010000101011110000000000

.logic_tile 3 12
000000000000001000000111100111101100010101010000000000
000000000000000001000110010000100000010101010000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000000000000000001001011010101001010000000000
010000000000001101000000001001110000000011110000000000
000000000000000001100111010001100001110000110000000000
000000000000000000100010001001101011001111000000000000
000000000000000101100000001111011100100110100000000000
000000000000000000000000001011001000011010100000100000
000000000000000111000000000111011010111100000000000000
000000000000000000100010100101100000000011110000000000
000000000000001000000111001000001010000111100000000000
000000000000000101000000000101001111001011010000000000
000000000000000000000000010000011010000100000100000000
000000000000000000000011010000010000000000000000000010

.logic_tile 4 12
000000000000000101000000000011011010110011000000100000
000000000000001101000010100101001110001100110000000000
000000000000000000000000001000001001011010010000000000
000000000000000000000000001011011100100101100000000000
000000000000000101000010100011111100001011010000000000
000000000000000000000100000000011001001011010000000000
000000000000001000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000111000000000111000000101001010000000000
000000000000000000000000001101000000000000000000000000
000000000000000001100010100101001110000111100000000000
000000000000000000000000000111101000001111110000000000
000000000000000101000000000000000000001111000000000000
000000000000000101000000000000001000001111000000000000
000000000000000000000000000000001010000011110000000000
000001000000000000000000000000010000000011110000000000

.logic_tile 5 12
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
110000000000000000000000000011100000010110100000000000
100000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000010000000000010100011111000100101100110000000
000000000000000000000010100000101000100101100010000000
000000000000000101000000001000000000010110100000000000
000000000000000000000010101011000000101001010000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000

.logic_tile 6 12
000000000001100101000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
001000000000000000000000000111101110100101100110000000
100000000000000000000000000000111000100101100000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001100000000000000000111011110101001010000000000
000000000000000101000000000001110000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000001110000101100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000011101111111000010000000000
000000000000000000000000000000001010111000010000000000

.logic_tile 7 12
000000000000110001100110100000011001011010010100000000
000000000000000000000000001101011101100101100010000000
001000000000001000000111100101011101110100100000000000
100000000000001011000000000000111001110100100000000000
110000000000100000000111000000000000000000000000000000
100010000000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000011101001111000010010000000
000000100000000000000000000000011011111000010000000000
000000000000001001100000011000011010100101100100000000
000000000000001001100010010011011001011010010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111000111100000100000001
000000000000000000000000000001000000000011110000000010

.ramt_tile 8 12
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
100001000000000000000110100000000000000000000000000000
110000000000000001000000000000011000000100000100000100
110000000000000111000000000000010000000000000000000000
000000000000010000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000100
000000000000000001000000001101001101101000010000000100
000000000000000000000000001001001101110000010000000000
000000000001010000000000010111100000000000000100000001
000000000000000000000010000000000000000001000000000000
000000000110000000000011100000001010000100000100000000
000000000000000000000000000000000000000000000000000100
000000000000000101100000000000001010000100000100000000
000000001000000000100010000000000000000000000000000001

.logic_tile 10 12
000000000000000111100010111011001010101001010000000001
000000000000000000100011011011000000111100000000000000
001000100000010000000000000000011010011010010100000010
100001000100000000000000001111001000100101100000000000
110000000000000001000000000001000001101001010000100000
100000000000000101000000001001101110110000110000000000
000000000001000001100010100000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000000000000101000000000101001101100101100100000100
000000000000010000000000000000001101100101100000000000
000000000001010000000110110000000000000000000000000000
000000001010100000000110100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001010101100000000101011011111000010000000000
000000000000000000100000000000011101111000010010000000

.logic_tile 11 12
100000000000000000000111000000000001000000100100100000
000000000000010000000011110000001101000000000000000000
001000000000001000000000000101100000000000000110000000
100000000000000011000000000000000000000001000000000000
010000000000100011100011110000011100000100000100000000
010000000001010000100011100000010000000000000000000000
000010100001000111100110100101001010000000000000000000
000000000000000000100000001101010000000001010000000000
000000000000000000000000001000001001111000010000000000
000000100000000000000000001101011000110100100000000000
000000000000000000000011101000000000000000000100000000
000000000000001101000010000111000000000010000000100000
000011101010100000000000000000000001000000100100000000
000011100001010000000000000000001100000000000000000000
000000000000001000000000010000000001000000100100000000
000000000010000111000011100000001111000000000000000010

.logic_tile 12 12
000000000000000101100110010000000000001111000000000000
000000000000000000000110100000001001001111000000000000
001000000000001101000000010011111000111100000100000010
100000000000001111000011110101100000000011110000000000
010000000000001000000111100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000001000000000000000000000001111000000000000
000000000000000101000010110000001000001111000000000000
000000000000000000000000000101100001110000110100000100
000000000000000001000000000011001001001111000000000000
000000000000000000000000011001000000010110100010000000
000000000000000000000011100001101001110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000

.logic_tile 13 12
000000000000001000000000000000000000000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000000000000010100101101010001100111000000000
000000000000001101000100000000110000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000010000101000110100000001001001100111000000000
000000000100000000100010110000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001010110011000000000000
000010100000000000000000000000001001001100111000000000
000001001010000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000011001000101010100000000000
000000001000000000000000000000000000101010100000000000

.logic_tile 14 12
000000000000000101000000000001000000010110100000000000
000000001110000000100000000000000000010110100000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000000000000000000011010000011110000000000
100000001010000000000000000000010000000011110000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000010110000000000000000000000000000
000000000000000000000000000001101110101001010000000000
000000000000000101000000000011100000111100000000000000
000010100000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000001000000000000001101110111100000100000100
000000000000000101000000000011100000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 15 12
100000000000000000000000000000001100110000000000000000
000000000000000000000000000000011011110000000000000000
001000000001010000000000000000000000001111000000000000
100000000100000000000000000000001101001111000000000000
110000000000000101000010100011001010000111100000100000
110000000000001101000100001101101010001111110000000000
000000100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000010100000011110000100000110000000
000000000000000000000100000000000000000000000000000100
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000111000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000001111011110000011110000100000
000000000000000000000000001001100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000010110000000000000000000000000000
000000000000000101000000000101111101001110010000100000
000000000000000000100000000101111100110001100000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000111011111111000010000000000
000000000000000000000000000000101001111000010000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000100000000000000000000000000000010110100000000000
000001001010000101000000000111000000101001010000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000010101100001010110100000000000
000000000000000000000010000011001011110000110000000000
000000000000000101100000001000011110011010010100000000
000000000000000000000000001001001011100101100000000100
000000000000000000000000001101100000001111000100000000
000000000000000000000000001101001100110000110000000000
000000000000000000000111101000011110001011010000000000
000000000000000000000100001001001011000111100000000000
010000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 19 12
000000000000000101000000001000011100010101010000000000
000000000000000000000000001101000000101010100000000000
001000000000001000000000000011100000101001010100000000
100000000000000001000000000001101010110110110000000000
110000000000000000000110000001011111111001010100000000
110000000000000111000000000000011101111001010000000000
000000000000000000000010100011100000101001010100000000
000000000000000000000100000001101100110110110000000000
000010100000000001100110101001000000101001010100000000
000000000000000000000000001011001011111001110000000000
000000000000000001100000000000011100111000110100000000
000010000000000000000010011011011000110100110000000000
000000000000000000000011101001000001101001010100000000
000000000000000000000100001011001000111001110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 20 12
000010000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000011011100000111001110100000000
000000000000000000000010001101101100110000110000000000
000010000000010001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000011000001101001010100000000
000000001010000000000000001001001101111001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000101000000000101111001100000100000000000
100000000000001101100010111011001000100000010000000000
010000000000000000000000001101001011010100100100000000
010000000000000111000010000001011001011110100000000000
000000000000000001100000001000000001011001100000100000
000000000000001101000010110101001011100110010000000000
000000000000000101000110101101001101000001110100000000
000000000000000000000100000001101001001011110000000100
000000000000000000000000000000000001100000010000000000
000000000000000000000010001101001011010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111001010101100100000000
000000000000000000000000001101111010010110100000000000

.logic_tile 2 13
000000000000000000000000000101111110101001110000000000
000000000000000101000011100101101000010100010000000000
001000000000001001100010101011111111011001110000000000
100000000000001011100100000101111110001001010000000000
010000000000000001100011101111011111010100100100000000
110000000000000000000000001011001000010110110000000000
000000000000001011110010001101101001110010100000000000
000000000000001001000110001011111001010100110000000000
000000000000001101100110101111111110001101000100000100
000000000000001011000000000101011110001111100000000000
000000000000001000000110100011100000101111010000000000
000000000000000011000010110011001101100000010000000000
000000000000000011100110000001100000110000110000000000
000000000000000101000000001111001100101001010000000000
000000000000000000000110001101101001001100110000000000
000000000000001101000010111011111001110011000000000000

.logic_tile 3 13
000000000000000000000000011101011110101001010000000000
000000001010000000000010001111000000111100000000000000
001010100000000000000000000001011101001000010000000000
100000000000000000000000000000111101001000010000000000
110000000000000001100000000011011110101001010000000000
110000000000000001100000000101110000111100000000000000
000000000000000000000000001011101000000011110000000000
000000000000000000000011101011110000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000001000000100100000010
000000000000000000000010000000001011000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000010011000000000011001100000000000
000000000000000101000010100111001010100110010000000000

.logic_tile 4 13
100000000000000000000000001000000000000000000100000000
000000000000000000000010100101000000000010000000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000010000001000011100000001000000000000000000100000000
000000000000100101100011111101000000000010000000000000
000100000000000000000000010011100000101001010000000000
000000000000001101000010101011101001001111000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010100101011010000100100000000000
000000000000000000000000000011101110100001000000100000
000000000000000000000000000011001000101010100000000000
000000000000000000000000000000110000101010100000000000

.logic_tile 5 13
100000000000000000000000000000011010000100000100000000
000000000000010000000011110000000000000000000000000000
001000000000000000000000011000000000000000000100000000
100000000000000000000011100111000000000010000000000000
010000000000000000000000001000000000000000000100000001
010000000000000000000011101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000111101101111000010000000000
000000000000000000000000000000101100111000010000000001
000000000000000000000000010000000000000000000100000000
000000000000000101000010101101000000000010000000000001

.logic_tile 6 13
100100000000000001000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
001000000000000000000000000000001100000100000100000000
100000000000000000000000000000010000000000000000000000
110000000000100000000000000001000000000000000100000000
110000000010000000000011100000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000011010000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 13
000000000010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 9 13
000000000000000000000010100111011100100010010000000000
000000000000000000000000001101011010101011010000000000
001000000000000101000111100011101101001011110000000000
100000000000000101000110010101101111011111110000000000
110000000000001111100011111001001100101001010000000000
100000000000000001100011110001110000111100000000000000
000000000000001101000000000000001101111000010000000000
000000000000000111100011101111011000110100100000000000
000000000000001000000010010101111001110100100100000000
000000000000001111000010000000111001110100100000000100
000000000000000000000011111001100001110000110100000001
000000000000000001000011011001101011001111000000000001
000000000100000001100000011101101011110000010000000000
000000000100000011000010111111011010110110010000000000
000000000000000000000010010111011100111110100000000000
000000000000000000000010000000000000111110100011000010

.logic_tile 10 13
000000000000000011100110100001000001101001010000000000
000000000000000000000110101001001010110000110000000000
001010000000001111000000010000001100100101100100000010
100000000000000111100011111101001010011010010000000000
110000000000000000000111011011100000001111000100000000
100000000001000101000011101001001111110000110000000001
000000000000001111000111010001111110111100000100000000
000000000000001011000011001001010000000011110000000001
000001000000001001100010100101100001101111010010000000
000000001010000101000000000000001110101111010011000000
000000000000000111000000010011111101011111000000000000
000000000001001001000010001011011000111111010000000000
000000100000001111000110100011011111110010110000000000
000001000000000001100000000111011011010001100000000000
000000000000000001100010011000001010111000010000000000
000000000110000000000011111101011110110100100000000000

.logic_tile 11 13
100000000001000000000000000000011110000100000100000100
000000000000000000000000000000010000000000000000000010
001000000000000101000000011000000000000000000100000001
100000000000000000100011010101000000000010000000000000
010000000000000000000010100000011110000100000100000100
110000000000001101000000000000000000000000000010000000
000000000000011111000000000000000000000000000110000000
000000000000000101000011110101000000000010000000000000
000010000000000000000000000001100000010110100000000000
000001100000000000000000000000000000010110100000100000
000000000000000000000000000000011110000100000100000001
000000000000000000000000000000000000000000000000100000
000000001110000000000000001000011011000000010010000110
000000000000000000000000001001011010000000100000100000
000000000000000111100111100000011110000100000110000001
000000100000000001100010100000010000000000000000000001

.logic_tile 12 13
100000000000000000000110100000000000000000100000000000
000000000000000000000000000000001110000000000000000000
001000000000000101000000000000000001000000100100000000
100000000000000000000000000000001011000000000001100000
110011000000001000000000000000000000000010000011100101
010011000000000101000000000000000000000000000000000010
000000100001010000000111100000000000000000000000000000
000001000000000000000110110000000000000000000000000000
000001001010000001100000001001101000111100000000000000
000010000100001101000010001111010000010110100000000100
000000000000000000000111100101100000101001010000000000
000000000000000000000100000101101100110000110000000100
000000000000100101000000000011100000000000000100000000
000000000000010000100000000000100000000001000000000010
000000000000000000000110000011000000000000000100000000
000000000000000000000000000000000000000001000001000000

.logic_tile 13 13
000000000110001000000000011011000001101001010001000000
000000000000000001000011101101001000110000110000000000
001000000110001000000110100000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000000000000000000001000001101100101100100000000
100000001110000000000000000001001011011010010000000001
000000000000010000000010100001001000111000010000000000
000000000000100000000100000000011101111000010000000101
000010000000000101100011100000000000010110100000000000
000001000000001101000000001111000000101001010000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000010100000000001001111000000000000
000000001110000000000100000000001110001111000000000000
000010100000000101000000000000000001001111000000000000
000000000000000000100000000000001001001111000000000000

.logic_tile 14 13
100010100000000000000000000000000000000000000110000000
000000000000000000000011100101000000000010000000000000
001010100000000000000000000000000000000000000100000000
100000000000000000000000001111000000000010000000000000
010000000000000011100000000000000001000000100100000000
010000000000000000100000000000001111000000000000100010
000000000000001000000010000000011100000100000100000000
000000000000000111000100000000010000000000000000000000
000000000000000000000000000000011100000100000100000000
000000100000000000000000000000010000000000000010000100
000000000000000000000111001000000000000000000100000000
000000000000000000000011110101000000000010000000000000
000000100000110000000111100000000000000000000100000100
000001000000110000000010001111000000000010000000000100
000010100000000000000011100000011010000100000100000000
000000000000000000000100000000010000000000000000000000

.logic_tile 15 13
100000000000000000000111100000011100000100000100000000
000000000000000000010100000000010000000000000000000010
001010000000000000000000010000011000000100000100100000
100000000000000000000011110000010000000000000001000000
110000000000000000000011100000000001000000100100000000
010000000000000000000000000000001110000000000000000001
000110100001010101100000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010110111000000000010000000000000
000010000000000000000111000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000111000111100000000000000000000100000101
000000101110000000100100001101000000000010000010000000
000000000001010011100000000000000000000000100100000000
000000000000000000100000000000001001000000000000000000

.logic_tile 16 13
000000000000000000000010100000000001000000001000000000
000000000000000000000110110000001000000000000000001000
000010000000000101000010100101111000001100111000000000
000001000000001101100000000000000000110011000000000000
000010000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000001001000001100111000000000
000000000100000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111000000000
000001000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000010100000001000000000000001001000001100111000000000
000001000000000111000000000000100000110011000000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000010110000001110110011000000100000

.logic_tile 17 13
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000001111100011010010000100000
000000000000000101000000000000011101011010010000000000
000000000000010000000110101000001101111000010000000000
000000000000100000000000000001011101110100100000000000
000000000000000101100000001000001010111000010000000000
000000000000000000000000000111011110110100100000000000
000000000000000000000110001000001000111000010000000000
000000001000000000000000000101011001110100100000000000
000000000000000000000000000001011010000011110000000000
000000000000000000000010001001100000111100000000100000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000001000001010011010010000000000
000000000000000111000000000111011110100101100000100000

.logic_tile 18 13
000000000000000000000000000011100000000000000100000000
000100000000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000100
000000000000000001000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110100111100000000000000100000100
000000000000100000000000000000100000000001000000000100

.logic_tile 19 13
000000000000000000000010110000001111011010010110000000
000000000000000000000011011011001001100101100000000000
001010100000000000000000000011011000001011010000000000
100001000000000101000010100000111110001011010000000000
010000000000000000000110001101100001001111000000000000
010000001010000101000100000101101000101001010000000000
000000000000011001100000010111000000001111000100000000
000000000000100001000010001001101101110000110010000000
000000000000000000000110011101100000001111000100000000
000000000000000000000010001011001011110000110010000000
000000000000010000000000010001111011011010010100000000
000000000000100000000010100000001011011010010010000000
000000000000001000000110000011001000000011110000000000
000000000000000001000100001111110000010110100000000000
010000000000000000000000001101011100011001100100000000
100001001100000000000000000101111010110011000000000000

.logic_tile 20 13
000000000000000101100000000001001010011010010110000000
000000000000000000000000000000001101011010010000000000
001000000000000000000000000011000000010110100000000000
100000000000000000000000000101101000110000110000000000
010000000000001001100111100000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111111010000001010000000100
000010100000000000000000000000010000000001010011000010
000000000000100000000000000000011011001011010000000000
000000000001010000000000000101011111000111100000000000
010000000000000111000110001111101010000011110100000000
100000000000000000000000001101100000111100000000100000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000001001100010110000000000000000000000000000
000000000000001001000010010000000000000000000000000000
001010100000000001100000001101111100111100010000000000
100001000000000111000000000111001011101000100000000000
010000000001000101000011100001011110101001110000000000
110000000000000000000010101111001001101000100000000001
000000000000001011100010101001001010001100000000000000
000000000000000001100000000001001100001101000010100000
000000000000000011100000000101100000010110100110000000
000000000000000000000000000000000000010110100000100110
000000000000001101100000010011100001001100110000000000
000000000000000011000010000000101010110011000000000000
000000000000000000000110100001000000000000000110000000
000000000000000000000000000000100000000001000010000010
010000000000001000000000001011111011111101110000000000
010000000000001011000000000011011110110100110000000100

.logic_tile 2 14
000000000000000001100011000011011100011010010000000000
000000000000000000100110110000101010011010010000000001
001000000000001000000000010011100001001111000000000000
100000001010000101000010001101101111110000110000000000
110000000000000001000110011000001011011010010000000000
110001000000000001000111111111001001100101100000000000
000000000000000000000000011011011000010100100100000000
000000000000000000000010101101001001010110110000000000
000000000000001000000110110101101001010100100100000000
000000000010000001000010000111111000101101010000000001
000000000000000101000000001001101100010001110100000000
000000000000000000000010101101011001000011110000000000
000000000000000101100111101111101010101001010000000000
000000000000000000000100001011110000111100000000000000
000000000000000000000010110001001010001110000000000000
000000000000000000000010100000111000001110000000000000

.logic_tile 3 14
000000100000000111000010100111011101001111110000000001
000000001000000000100110110101111111110000000000100000
000000000000000000000000000011001101011010010000000000
000000000000000000000000000000011010011010010000000000
000000000000000101000110000001011100111000010000000000
000001001100000000100000000000101110111000010000000000
000000000000000101000000001011001100101001010000000000
000000000000001101100000000101100000111100000000000000
000110100000001000000000010111100000001111000010000000
000001000000000101000010001001001111110000110000000000
000000000000000001100010100111001001111000010000000000
000010100000000000000000000000111110111000010000000000
000000000010000101100110111001000000101001010000000000
000000000000000000000010100101001011110000110000000000
000000000000001000000110101111000000001111000000000000
000000000000000101000000000011001001110000110010000000

.logic_tile 4 14
100000100100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
001000000000000000000110000000000000000000000100000000
100000000000000000000011101011000000000010000000000001
010000000000000111100110110000000001000000100100000000
110000000000000000000110000000001101000000000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000100000111000000000010000000000001
000000100001000000000010001001101010111000010000000000
000000001110100000000000001101111110110000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000010010111000000000010000001000000
000010100000000101000000000000000000000000000000000000
000000001000000001100000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000001000000000000100000000001000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110100111111011110101000100000000
100100000000000000000010101101101001001010110000100000
110000000000000000000000011101011001010110100000000000
100000000000000000000010100101111111001111110000000100
000000000000000101000010101000001111000001000000000000
000000000000000000100000001011011100000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000101000000000000000000000000000000000000
000000000000000001000010100001111010101001010000000000
000000000000000000100000000111110000111100000010000000
000000000000001000000010100011111100000010100001000100
000000000000101001000000001111100000000000000001000000
000000000000000000000010100000001100000011110000000000
000000000000000000000100000000000000000011110000100000

.logic_tile 6 14
100000000000000000000000000001101110101001010000000000
000000000000000000000000000101010000111100000000000000
001000000000000101100111000000011010000100000100000000
100000000001000000000100000000010000000000000011000000
010010100001010101000111000000000001000000100100000000
110001001010000000000000000000001111000000000001000001
000000000000000000000011100111100000000000000100000000
000000000000000000000100000000000000000001000001000000
000000000000100000000000000000000000000000000000000000
000000001001000101000010101011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000101
000000000000000101000000010000000000000000100110000000
000000000000000000000010010000001110000000000000000100
000000000000000101000111000000001100000100000100000000
000000000000000000000100000000000000000000000000000101

.logic_tile 7 14
000000000000101101100110100001101110100101100100000001
000000000000000101000000000000011110100101100000000000
001000000000000111100000000001000001101001010000000000
100000000000000000100000000001001101110000110000000000
110000000100000001100110000000001000111000010000000000
100010000000000000000000000101011101110100100000000001
000000000000000111000000000011100001101001010000000000
000000000000000111100000000011001010011001100000000000
000000000000000111000000010001000000110000110100000001
000000000000000000000010011011101010001111000000000000
000000000000001111000110000101101011101100010010000001
000000000000000011000100000000011100101100010011100000
000000000000000001100000011101101101000000000000000000
000000000000000000100011100011001110000101000010000000
000000000000000111000000000001000001110000110100000100
000000000000000000000000000001001101001111000000000000

.ramt_tile 8 14
000000000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 9 14
000000000000000011100010101000001110100101100100000001
000000000000000001100011101111011010011010010000000001
001000000000001111100111010111101010111000010000000000
100000000000000011000011100000101111111000010000000000
010000001110000001000010000001011000101001010000000000
010000000000000111100010100011110000111100000000000000
000000000001000000000000010001011001100101100100000000
000000000000100000000011010001001101001100110000000100
000000000000001000000000000000001010100101100110000000
000000000000001101000000000111011011011010010000000000
000000000000000000000010001001101111111001100000000000
000000000000000001000000000111111000110000010000000000
000000000000000101100110010001011000100101100100000000
000000000000000000100010000000111100100101100010000010
000000000001110000000010001000011100100101100100000010
000000000000111111000000001101001010011010010000000000

.logic_tile 10 14
000000000000000111100010001111011011111001100000000000
000000001100000101110111100101001000110000100000000000
001000000000000011100010110011000001110000110100000001
100000000000001001000011111011001001001111000000000000
010000000000001101000010100001000001110000110110000000
010000000000000001100010000001001100001111000000000001
000000000000001001000111000101011000110000010000000000
000000000000000101100110000111111010111001100000000000
000000000000001001000110100001000000100000010000000000
000000000000001101000100000101101111110110110001000000
000000000110000101100000001000011111100101100100000000
000000000000000001100000001101011000011010010000000001
000000000000000101100110000111101010100101100100000100
000000000000001111100000000000011110100101100000000000
000000000000000001000111001111111010100101100100000000
000000000000000001000000000011011100001100110000000001

.logic_tile 11 14
100000000110000111000000011111101100111000000000000001
000000000000001101000010001011001000010000000011100010
001000000000010001000000010000000000000000100100000000
100001000000100000100010000000001010000000000010000000
110010000000000000000000000000000001000000100100000000
110001001110000001000000000000001010000000000000000001
000000000000000011100000011001101100111001110000000000
000000000000000000100011110001111101101000000000000000
000000001111010111000010110000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000011000001000000000010000000000000
000000000000000000000011001101111001100001010000000000
000000000011010000000000000111101100111010100000000000
000010100000001111100000000000001000000011110000000000
000001000000000011000000000000010000000011110000100000

.logic_tile 12 14
100000100000000011100000010001000000000000000100000000
000001000000000000100011110000000000000001000000000000
001000000000000101000000000000001110000100000100100000
100000000000100101100000000000010000000000000000000001
010000000000000101000000010001100000100110010000000000
010001000000000000100010000101001100101001010000000000
000001000000000000000000000000001100000100000100000100
000010000000000111000000000000010000000000000000000001
000000000000001000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000001000000000000000000000000000001000000100100000000
000000100000100000000010000000001010000000000000000000
000000100000001000000010011101011110101001010010000000
000001000000010001000010011011110000101010100000100000
000000000000000000000000000000011000111000010000000000
000000000000000000000010011111001110110100100000000000

.logic_tile 13 14
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000001000000000000000000001011000000000010000100
000000000000000111000000011000000000000000000100000001
000000000000000000100010101001000000000010000000000001
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000000011000000000010000010000010

.logic_tile 14 14
000000000000000000000000000011001111011010010110000000
000000000000001101000000000000111111011010010000000100
001000000000000000000110010011111001000000010000000000
100000000000000000000111010000111111000000010010000010
110000000000000000000000001111100001010000100000000000
100000000000000000000000001001101101000000000000000000
000000000001011101000000001101111111110000000100000000
000000000000001001000000000101001001001111110001100000
000000000000000101000110110000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000010100000000000000000010000011110011110000000000000
000000000000000000000011011111011101101101000000000000
000000000001000000000000000000001100100101100100000000
000000000000100000000010100001001101011010010000100001
000000000000100101000110011111111011010111100000000000
000000000001000000000011110101001001001011110000000000

.logic_tile 15 14
100000000000000101000000010000000000000000000000000000
000000000000001101100010100000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000011110000100000110000000
010000000000000000000000000000010000000000000000000000
000000000001000000000011100101100000000000000100000000
000000000000011101000000000000100000000001000000000000
000010100000000000000000000000011010000011110000000000
000001001110000000000000000000000000000011110000000010
000000100000000000000000000001000000010110100000000000
000001000000000000000000000000000000010110100000000010
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000010100000000000000000010000000000000000000000000000
000000000100000000000011110000000000000000000000000000

.logic_tile 16 14
000000000000000000000110100101001000111000010000000000
000000000000000000000000000000111110111000010000000000
000001000000000000000000001101011111101001010000000000
000010100000000000000000000111001101110000000000000000
000000000000000101000000001000000000010110100000000000
000000000000000000000010101011000000101001010000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000010110111000000101001010000000000
000000000000000000000110000011000000010110100000000000
000000000000000000000110110000100000010110100000000000
000000000000000001100000000001001010011010010000000000
000000000000000000000000000000111110011010010000100010
000000000000001101000010100000000000000000000000000000
000000000000001001100100000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000001000000000000000000100000000
000000000000000000010000000101000000000010000000000000
001000000000000000000000000000000000010110100000000000
100000000000000000000000000101000000101001010000000000
010000000000001000000111100000011010000100000100000000
110000000000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000010000001010000100000100000000
000000000000000000000010000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000000000101100000000000000100000000
010001000000000101000000000000100000000001000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000010000000010000000011110000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000001011000000000000000000000000000100100000000
000000000000000001000000000000001111000000000000000000
000000000001000000000000011000000000010110100000000000
000000000000000000000010110011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000101100000000111100000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 20 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001111001110000000000
010000000000001101000000001011001010110110110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000100010

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000010000000000010100111011011010010110000000000
000000000000000000000000000000111001010010110000000010
001000000000001000000000010000000000000000000000000000
100000000000001011000010010000000000000000000000000000
010000000000000011100000000011001001111100010100000000
100000000000000000000000000000111000111100010000000100
000000000000000000000110000001101110111000110100000000
000000000000000000000011110000001001111000110000000000
000000100000000000000110010111100000001111000000000000
000000000000000000000010000111001010101001010000000000
000000000000000000000000000001111010101001010100000110
000000000110000000000000001001010000111110100000000001
000000100000000101100000000000000000000000000000000000
000001000000000000100010000000000000000000000000000000
000000000000001000000000000001101100101001010100000000
000000000000001101000000001001010000111110100000000001

.logic_tile 2 15
000000000000001001100000000101000000000000001000000000
000000000000000101100010100000000000000000000000001000
000000000000000000000000000000011011001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000001101000000000000001001001100111000100000
000000000000001001000000000000001011110011000000000000
000000000000001001000110000000001000001100111000000000
000000000000001001000100000000001000110011000000000010
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000100000
000010000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000001001000001100111000000000
000000000000000001000000000000000000110011000000100000

.logic_tile 3 15
000000000000000111000000000000000000000000001000000000
000000000000000000100000000000001110000000000000001000
000000000000000000000000000011001110001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011100000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000000010011101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000000000001000110011000010000000
000000000000000101000000000000001000110011000000000000

.logic_tile 4 15
100000000000000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
001000000000000000000000001000000000010110100000000000
100000000000000000000000001011000000101001010000000000
010000000000000000000110001000000000010110100000000000
110000000000000000000100001111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000001110000011110000000000
000000000000000000000010100000000000000011110000000000
000000000000000000000110000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000001001000000000000000011110000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000001101100110100000000001000000100100000000
000000000000000101000000000000001011000000000000000000

.logic_tile 5 15
100000001110000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000111000010000011100000010110100000000000
100000000000001111100111110000100000010110100001000000
010000000000000000000010100000000001000000100100000000
110000000000100000000000000000001001000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010100000001001000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 6 15
100000000000000000000010100111000000000000000100000000
000000000000100000000111110000000000000001000000000001
001000000000000101000000001000000000000000000000000000
100000000000000111100000000101000000000010000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000001001000000000010000001000001
000000000000001001000010100101111101010110000000100001
000000000000000101000100001001001000010101000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000111000000000000000000000001000000000011
000000000000001101100110010000001110000100000100000000
000010000000000101000111000000010000000000000000000000
000000000000000000000000001101111000101001010000000000
000000000000000111000000000111100000101011110000000011

.logic_tile 7 15
000000000000000111000011100101100000110110110000000000
000000000000000000000100001111001011100000010010000011
000000000000001000000010000001101101111000100000100000
000000000000001111000111110000011101111000100001000011
000001000001000000000111101001011011110000000000100001
000000000000100000000000001001101010110010100010000000
000000000000001011100000000001111110001110010000000000
000000000000001111100000000000111000001110010000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000001000000110001000011001101011000000000001
000000000000000011000000001001001111010111000010100010
000000100000100000000110001001000001101111010000000000
000001000000000000000000000011001001110000110000000000
000000000000000000000111010001111110011100000000000000
000000000000000000000010000000111000011100000000000000

.ramb_tile 8 15
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000101000011110001001100100101100110000000
000000000000000000000010000000001100100101100000000000
001000000000000111000111110000000001100000010000000000
100000000000000000000111111001001011010000100000000000
010000000110000011100111000001001100101001010000000000
110000000000000000100100000011000000111100000000000000
000000101110100111100010111101111011101100010000000000
000001000000010000100011101101101001101100100000000000
000000000000000001000000000001000001100000010000000000
000010100000000001000000000000101001100000010000000000
000010100001010000000110110011101011100101100100000100
000010100000000000000110000000101101100101100000000001
000000000000000000000000000001111110101001010000000000
000010000000000000000000001001010000111100000000000000
000000000000000000000000001001000001110000110100000000
000000000000000000000010000001101111001111000000000001

.logic_tile 10 15
000000000000000111100111001001011010010111100000000000
000000000000000000100110111111011010000111010000000000
000000000000100011100111001111001001101000100000000000
000000000001001111000100000001011110111100100000000000
000000000000000111000110000011111111010111100000000000
000000000000000000000011110101101010001011100000000000
000010000000011111100011111011011001100000010000000000
000000000000000101000011101111101001111101010000000000
000001000010001000000010011001001000110000010000000000
000010100000000001000111100111011011111001100000000000
000000000000001011000010001101111010010111100000000000
000000000000000001000000000011011101000111010000000000
000001001110001001000000011101101010010000100000000000
000010000000001011000011000101011100000000100000000000
000000000000000001000010000011101110100000010010000000
000000000000001111000010001111001110010000010000100100

.logic_tile 11 15
000010000000001000000000000011111010110000010000000000
000001000000001001000011101001011110111001100000000000
001000000000001011100111001001101001101000110000000000
100000000000000111100000001001011101011000110000000000
110001000000000111000111101101011000010111100000000000
100010001110000001000110010111101111000111010000000000
000000000000001001000000010101011100010111100000000000
000000000000001011100010001101111100001011100000000100
000000000110001001000000010001101111100100010000000000
000010100000001101100011001001011111111000110000000000
000000000000101001000111111101011101100000000010000000
000000000001010011000110000111001111110100000010100000
000000000000001001100010000101000000110000110100000000
000000000000000101000010000001001100001111000000000000
000000100001011011100110000011011011101001000000000000
000001000000100001100011100111101010111001100000000000

.logic_tile 12 15
000000000000000111000111011000011110011010010110000000
000000000001010000100011000101001010100101100000000000
001000000000001101000010101101111001101010000000000000
100000000000001001000011101101111010101011010000000000
110000000000000111100111011001001110110101010000000000
100000000000000000000010001001011101111000000000000000
000000000001001111010111010001111101100101100100000000
000000000000001011100110000000011111100101100000000100
000010001110000101000000010001111000111100000100000000
000001000000000000000011100111010000000011110000000001
000000000001000001100000000001111110111001110000000000
000000000000100000100010001101111100010100000000000000
000000100000000001000000000011100000110000110100000000
000001000000000000000011101001001011001111000000000000
000000000000001001100010010111101000101001010000000000
000010000010000101100011111001010000111100000000000000

.logic_tile 13 15
100000000000000000000000010101011101111000010000000000
000000000000000000000010010000011000111000010000000000
001001000000000000010000000011001111111000010000000000
100000100100000101000000000000011010111000010000000000
010010100000001000000000000011000000000000000100100000
010011000000000111000011100000100000000001000000000000
000001000000000001100000000000011100000100000110000000
000000100000000001100011110000010000000000000000000000
000010000000001000000011100000000001000000100000000000
000001100100000001000100000000001010000000000000000000
000000000000000001100010000000000000000000000100000100
000000000000000000100011111111000000000010000000100000
000000000000000000000110010101100000000000000100000000
000000000000000000000011110000100000000001000000000001
000000001101100000000110000111100001101001010000000000
000000000000110000000100001101101100110000110000000000

.logic_tile 14 15
000000000000000000000000001111111000101001010000000000
000000000000000000000000001011000000000011110000000000
001010000100000101000000000011100000000000000100000000
100000000000010000000000000000000000000001000000000000
010010100000000000000011110000011010000100000100000000
110001000000000000000010010000010000000000000000000000
000000000010000000000000010000000000000000100100000000
000000000110000000000011010000001101000000000000000000
000000000000000000000110100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000000000000000010000001110000100000100000000
000000000000000001000010100000010000000000000000000000
000000000000001101100010000111001010111000010000000000
000000000000000001000000000000011110111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 15 15
100000000000000000000111100111000000000000000100000000
000000000000000000000000000000100000000001000001000000
001000000000000000000000000000000000000000000100000000
100000000100000000000000001011000000000010000000000000
110000000000000000000000010000001010000100000100000000
110000000000000000000011100000010000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011100001000000000000000100000000
000000001100000111000100000000100000000001000000000000
000000000000000000000111101000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000001000000000000011110000000000000000000100000000
000000001101010000000011110011000000000010000001000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000010

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000101000110000001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000001000000001000000000
000000000000000000000010010000001101000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000001101000000000000001101000000000000000000
000000000000000000000110110101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 18 15
000000000000000000000000000000000000010110100000000000
000000000000000101000000000001000000101001010000000000
001010000001010101000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000001101000010010000000000000000000000000000
110000000000000011100011110000000000000000000000000000
000000000000000000000000001101001010000111000000000001
000000000000000000000000001001101011000001000000000000
000000000000000000000000000101000000000000000110000100
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000101100000001000000000010110100000000000
000000000000000000000000000001000000101001010000000000

.logic_tile 19 15
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000001100000000000011100000011110000100000000000000
110000000000000000000010110000010000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001001000001000000000000
000000000000000000000010001011111000010110000000100000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 20 15
000000000000000111100000010000000001001111000000000000
000000000000000000100011100000001011001111000000000001
001000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000111000000110110110000000000
000000000000100000000000000000001000110110110010000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000010111100000000000001000000000
000000000100000000000010000000100000000000000000001000
001000001110001101000000000111011100001100111100000000
100000000000000001100000000000010000110011000000000000
010000000000000000000000000000001000001100111100100000
100000000000000000000010100000001001110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000011000000001101110011000000000000
000000000000000000000110010000001001001100110100000000
000000000000000000000010100000001000110011000000000000
000000000000000001000000011000001100011110000000000000
000000000000000000000010000001011011101101000000000000
000000000000000001100000000111100000010110100100000000
000000000000000000000000000000100000010110100000100000
110000000000000101100000011111011111111111100000000000
100000000000000000000010000011001011101001000000000000

.logic_tile 2 16
000000000000000001100110110000001000001100110000100000
000000000000000000000010100000001100110011000000010000
001000000000001011100110110000001011000000100000000000
100000000000000101000010001001001010000000010000000000
110000000000000101100110100111101101010010110000000000
110000000000010000000000000000011100010010110000000000
000000000000001111000000010001111011001001010000100001
000000000000000101100010100111101101001010100000000000
000000000001011000000110000011011111011010010100000000
000000001000001001000100000000101100011010010000000000
000000000000001000000110001001001111001001000000000000
000000000000001001000000001101101000000010100000000000
000000000000000001000110000001111001111110000000000000
000000000000000001000000001101101000110100000000000000
110000000000001000000000001001000000010000100000000000
100000000000000001000000001101101000000000000000000000

.logic_tile 3 16
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000011100000000000000001000000100100000000
100000000000000000100000000000001000000000000000000000
010000000000001000000000000000011010000100000100000000
010000000000001111000000000000000000000000000000000100
000000000000000000000110100000011100000100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000001011110000000000000001
000000000000000000000000000000001011110000000000100100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001100000000000000000010

.logic_tile 4 16
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000000000
110000000000000000000000000000011010000100000100000000
010000000000000111000000000000010000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011010000001000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 5 16
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000111000000001011011010010110000000
100000000000001011000100000101011110100101100000000000
110001000000000011100111001000001010100101100110000000
100000100000000101100110100101011010011010010000000001
000000000000000001100010100101011010101001010000000000
000000000000000000000000001101000000111100000000000000
000000000000000000000000001000011001010010110000000000
000000000000000001000010001101011000100001110000000000
000000000000000000000000000000001011101101000000000000
000000000000000000000000000101011110011110000000000000
000000000000000000000000001001100001001111000110000001
000000000000000000000000001101101000110000110000000000
000000000000001000000000000011001100100101100110000000
000000000000000001000000000000101000100101100000000100

.logic_tile 6 16
000000000000000101000010100111000000000000001000000000
000000000000000000100100000000100000000000000000001000
001000000000000000000000000000000001000000001000000000
100000000000000000000010100000001111000000000000000000
110000000000000000000110110000001001111100001000000000
100000000000000000000010000000001101111100000000000000
000000000000000000000000000111101000111000000000000000
000000000000001101000011111001001000100000000000000000
000001000000000000000000000000011101111000010000000000
000000000000000000000000001101001001110100100000000000
000000000010000001000000000000000001010000100000000000
000000000000000000000010001101001011100000010000000000
000000100001000011100000000011100001110000110100000000
000001000000100000100010111101001001001111000000100001
000000000000000101000000001111011110000010100000000000
000000000000000000000010110101001000000110000000000000

.logic_tile 7 16
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000001111001110111100000100000001
100000000000000000000000000101010000000011110000000001
110001000100000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100011100000011010111000010000000000
000000000000000000100100000111001111110100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 16
000001001100000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000001101000000010101111100000001010000000000
000000000000000001000010001001110000010110100000000000
000000000000000001100111011101101010000110100000000000
000000000000001101000011011001111111001111110000000000
000000100000001111100111100111011101010111100000000000
000001000000001111000000000101001111001011100000000000
000000100000010011100111001111111010000001010000000000
000001000000000111000111101111000000101001010000000000
000000100000001111000110000001101100110001010010000000
000010001010000101100000000000001100110001010000000000
000000000000000001000011100001111101111101010000000000
000000000000000000000111110101011100100000010000000000
000000000000000001100000000101111001010111100000000000
000000000000000001000011001101011001000111010000000000
000000000000000101100111000001001110001000000000000000
000000000000000000000110001011001000000000000000000000

.logic_tile 10 16
100000000000000000000110000011011100101000010000000000
000000000000001111000010010001111111101010110000000000
001000000001010101000110111000000000100000010000000000
100000000000101001000011010011001110010000100000000000
000000000000000111000111100011011101110101010000000000
000000000100000000100111101101011110110100000000000000
000000000000000011100010110001111011010111100000000000
000000000000000000000110101111001110001011100000000000
000000000000000111100110001111101010000110100000000000
000000000000000000100100001001111001001111110000000000
000010000001011011000010001101000000001001000000000000
000000000000100001000000000001001011010110100000000000
000001000000001000000111001111111000110111110101000000
000000100010000111000010001111011111101011110000000000
000000000000000001000010011011111010100000000000000000
000000000000000001000111101101011001000000000010000000

.logic_tile 11 16
100000000000001000000000001111011010001001010000000000
000010001100000001000011100001111111000000000000000000
001000000000001011100010100011001010011111110100000000
100000000000000001000100000000011011011111110010000000
000000000000000000000110001000011010101000000000000000
000000001100001101000010100011000000010100000000000000
000010000000000000000110011001011010001000000000000000
000000000000000111000011010001011100101000000000000000
000000000000011111000011110111101110000000000000000000
000000001110101011100110001011101001001001010000000000
000000000000000000000111111000001110101000000000000000
000000000000000001000110010111000000010100000000000000
000000000001000001000010011101001100010111110110000000
000000000000100001000010011011010000111111110000000000
000000000000001000000010001111100001001001000000000000
000000000000000111000010111001101101010110100000000000

.logic_tile 12 16
000010000010010011100000010001001100101101000100000000
000001001100000000100010000000011001101101000001000000
001000000000000101100010100111001101010111100000000000
100000000000000000000010101111001010000111010000000000
110000000000010111000000010001101011111000010000000000
100000000000100000100011010000111010111000010000000000
000010100000000011100110010101101101111000010000000000
000001001110100101100111010000111011111000010000000100
000000000001010101100010011101011000111100000100000000
000000001100100001000010110101110000000011110000000100
000000000000100011100000000000001000100101100110000000
000000000001000001000000001011011000011010010010000000
000000000001011111100000001111011001000000100000000000
000000000000101011000010000011001111000000110000000000
000010100000000000000110000001101011010111100000000000
000001000000000000000000000011101100000111010000000000

.logic_tile 13 16
000000000000000000000010101101011000111100000100000000
000000000000000101000010101011100000000011110000000001
001000001100000111100111010001000000110000110100000000
100000000000000111000110010011001001001111000000000000
110000001000000101000000010111100000101001010010000000
100000000000000111000011111001101010110000110000000000
000000000000000000000010110101001001100101100100000000
000000000000000000000011010000011111100101100000000000
000000000001000001000000001001101010101001010000000000
000000000000100000000000001011010000111100000000000100
000010100000000000000000011001111010111100000100000000
000000000000000000000010001001010000000011110000000000
000000000000100000000000001101011010101001010000000000
000000000000000000000000001001010000111100000000000000
000001000000100000000000011001100000110000110100000000
000000100111010000000010101101101010001111000010000100

.logic_tile 14 16
000000000000000101000000010000001110000011110000000000
000000000000000000000011010000010000000011110000000000
001001000010001000000000000000000000001111000000000000
100000001010000011000000000000001000001111000000000000
010000000000000000000010100000000001000000100100000000
010000000000000000000010100000001000000000000000000000
000000000000001101000000000101000000010110100000000000
000000000000011001000000000000100000010110100000000000
000001000000000000000000001000000000010110100000000000
000000100000000000000000000111000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000010101100000000000000000000000
000000000000000000000010000000000000000001000000000000
000000000000000101100000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000

.logic_tile 15 16
000010000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000100100000000
000001000100000000000000000000001110000000000000000000
000000001010001000000000000000000000000000100100000000
000000000000001101000000000000001001000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000

.logic_tile 16 16
000000000000000000000000010000001100000011110000000000
000000000000000000000011100000000000000011110000000000
001001100000000011100110001011011101110001100100000001
100001000110000000100100001001011000001101100000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001111001101000010000000000
000000000000000000000000000011101101110100000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000111001000001100111000000000
000000000000000000000010010000000000110011000000010000
001000000000000101000000000000001000001100111000000000
100000000000000000100010110000001011110011000000000000
010100001000000000000010100000001000001100111000000000
010110000000000000000110110000001101110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000100000110011000000000100
000000001010000000000010000001101000001100111000000100
000000000000000000000010110000000000110011000000000000
000000000000000000000000000101001000001100111000000100
000000000000000000000000000000100000110011000000000100
000001000000001101000000000000001001001100111000000000
000000000000000101100000000000001001110011000000000000
000000000000000000000000000111001001110011000100000000
000000000000000000000011101011001111001100110000000101

.logic_tile 18 16
000000000000000111100110110000000001001111000000000000
000000000000000000100111110000001000001111000000000000
001000000000000000000000001000011100101100010000000000
100000000000000101000000000111011001011100100000000000
010010100000000000000111000101000000000000000100000000
110000000000000111000000000000000000000001000000000000
000000000000000001100000001000000000000000000100000000
000000000000001011000000001011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000000000000111110000000000000000000100000000
000000000000000000000110000001000000000010000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011011010111101010000000000
000000000000000001000000001001100000101000000000000000

.logic_tile 19 16
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111011000000000000000000100000000
100000000000000000000110001001000000000010000000000000
010000000000000000000111100001011011110001010000000000
110000000000000000000000000000001001110001010000000000
000000000000001000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000100000000000000000001001011010101001010000000000
000000000000000000000000001101100000010101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000011110000100000100000000
000000000000010000000000000000000000000000000000100000
000000000000001000000000000000001110000100000100000000
000000000000001011000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000010011011110101010100000100000
000000000000000000000011100000010000101010100000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001011101010011110000000100000
000000000000000000000000001111101100100100000000000000
000000000000000001000000000011011111000001110100000000
000000000000000000100000000101011101010100100000100000
000000000000001000000000010000011100000011110000000000
000000000000001011000011100000000000000011110010000000
000000000000000000000000000011011110000000000000000001
000000000000000000000000000101010000010100000010100000
000000001110000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 0 17
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000101000010101111000001001111000100000000
000000000000000000100110111111001010110000110010000000
001000000000000101000010100001101110000011110100000000
100000000000000000100110110101100000111100000000000000
010000000000000000000110010000001000011010010100000000
110000000000001101000110011001011101100101100000000000
000000000000001101000110001001001100000100010100000000
000000000000001011000000000001111001111011100000000000
000000000000000000000000011111100000001111000100000000
000000000000000000000010001101001111110000110010000000
000000000000000000000000010111100001001111000100000000
000000000000000000000010001101001010110000110010000000
000000000000001001100010000001011001011010010100000000
000000000000000001000000000000011101011010010000000000
110000000000001001100010000111111010010110100000000000
100000000000000001000000000111100000111100000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000010100000010000000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000101000010100000000000000000000000000000
110000000001000000000000001000000000000000000000000000
010000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011001001000000000010000000000000
000000000000001000000000000000001110000011110000000000
000000000000001001000000000000010000000011110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000

.logic_tile 4 17
000000000000000101000000001000000000010110100000000000
000000000000000000000010101101000000101001010000000000
001000000000000000000110100000000000010110100000000000
100000000000000000000000000001000000101001010000000000
110000000000000000000010101000000000000000000100000001
110000000000000000000000000111000000000010000001000001
000000000000000000000010100000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000001000000100000000000001000000000000000000100000001
000000000001010000000000001111000000000010000000000000
000000000000000111100000000000000001000000100110000101
000000000000000000000000000000001100000000000000000001
000000000000000000000110000000000000001111000000000000
000000000000000000000100000000001001001111000000000000
000000000000000111100111100000000001000000100100000001
000000000000000000100100000000001001000000000000100000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000110000000000111100000001010000011110000000000
110001000000001101000100000000000000000011110000000000
000000000000000000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110001101111100110101000111000000
000000000000001011000000000001101111000101110000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000010000000100000010110100000000000
000000000000000000000000000000000001100110010000000000
000000000000000000000000000101001010011001100000000000

.logic_tile 6 17
000000001101000000000000011011001110000110100000100100
000000000000010000000010100011001101011110100010000010
000000000000000001100110100000001110101100010000000000
000000000000100000000000000011011110011100100000000000
000000000001010000000010000011111000110001010000000000
000000000000010000000010110000001111110001010000000000
000000000000000000000110001001001010001100110000000000
000000000000000000000000000001110000110011000000000000
000000000000000111000000011101001111000010000000000000
000000001000000000000010001101101100101001010000000000
000000000000000101100000000101000001001100110000000000
000000000000001101000000000111101001110011000000000000
000000000000000000000011100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000001010000110011000000000000

.logic_tile 7 17
000000000000101111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000011100000010000001010111000010000000000
100000000000000000100011000101001011110100100000000000
110001000000100011110000010000000000000000000000000000
100000000101010001100011010000000000000000000000000000
000000000000000000000000000000001010100101100100000001
000000000000000000000010100101001011011010010000000000
000001000011010000000000001001111010101001010100000001
000000001010010000000000001001010000000011110000000100
000000000000000000000000000001000000011111100000000000
000000000000000000000000000111001000001001000000000100
000000001010000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000000000000000001000011001100101100100000001
000000000000000000000000001101011000011010010000000000

.ramb_tile 8 17
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000010000011000000000001101101011100100000000100
000000000000101001000010111011011000011100010000000000
001000000000001111100000000001011000100001010000000000
100000000000000111000011100111001100100000000000000000
110000000000000101000110010011101101000110100000000000
100000000000000111100010000101011110000100000000000000
000000000000001000000000010001101001101000000000000000
000010001000000111000011100001111010011000000000000000
000000000000000001000011111111011010111001100000000000
000000000000000000000111100001111111110000010000000000
000000000000000011100111111101001110101001010000000000
000000000000000000100011011011101011010100100001100000
000000100000000001100011110111101011101101000100000010
000000000000100111000111000000101101101101000000000000
000000000000000101100000011000011100100101100100000000
000000000000000000000011001111011010011010010000000001

.logic_tile 10 17
000000001000000011100000000111011010010100000000000000
000000000000000000110011000101001011001000000010000000
000000000000000011000111011111101110101000100000100000
000000000000001111000111101101011101111100100000000000
000011000001010101000111110001001010010111100000000000
000010001010000111000111110011001001000111010000000000
000000000000001011100000000111101101111001100000000000
000000000000000001000010011101011111110000100000000000
000000000001011011000111101001111111010111100000000000
000000000110100111000110000011101001001011100000000000
000000000000000011100111110001111100010111000000000000
000000000000001111100011010000011100010111000000000000
000000001100001001000110001011111101010111100000000000
000000000000101111100000001001011010001011100000000000
000001000000001001000000011101101111010111100000000000
000010000000001011100011101101001000001011100000000000

.logic_tile 11 17
000000000001010000000111110111101111010100000000000000
000000000000100000000011011001111000000100000000000000
000000000000000011100011110011100000100000010000000000
000000000000001001000111000000101110100000010000000000
000000000000000101000011001011011001000110100000000000
000001000110000000100010001111101110001111110000000000
000000000000001111100000011101111101101000100000000000
000000000000001111100011000011001001111100010000100000
000001001001000001000010001001011100111001010000000000
000010100100000000100000001001101011010001010000000000
000000000000001111000000001000001011100010110000000000
000000000000000001000010000011001110010001110001000000
000010000000010111100000010101011010101000000000000000
000000000001010001000010000000100000101000000000000000
000000000000001001000010010101001111010111100000000000
000000000000000101100010000011101011000111010000000000

.logic_tile 12 17
000001000001010101100110000001011110000000000000000000
000000001000000000000110011011001011000110100000000000
000001000000001001100111010001111000100001010000000000
000010000000001011100111110101101111110101010000000000
000000000110001001100111101111101110010111100000000000
000000001010001001000111100101101100001011100000000000
000000000001010111100010101101011001101001110000000000
000010100000101111100111110001001011101000100000000000
000000100000000111000110011001011011110001010000000000
000001100110000001100010000111101011110001100000000000
000000000000101001100000000111011001100001010000000000
000000000001000111000000001101101001111010100000000000
000010000001000001000010011011101100111101010000000000
000000000100100001000011100001001110100000010000000000
000000000000001011100000001011101000101000000010000001
000000000000000011000010000101011101100000010000000100

.logic_tile 13 17
100000000000000001100010101001000000101001010000000000
000000001010000111000000000101100000000000000000000000
001000000000000101000011100001001101000001000000000000
100000000001000000000100000111001110000010100000000000
000000000000001101000010101101111110011111110100000000
000000000000000101100100001011011110111111110000000010
000001001000001111100010011101111111010000100000000000
000000100000001011000010001101111100000000010000000000
000000000101001000000000000000001011011111110110000000
000000000100100001000000001101001110101111110000000000
000001001010000011100000010000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000001000001100110000001111000101000000000000000
000000000000101101100000000000100000101000000000000000
000001000000100111100111110111001010010111110100000100
000000100001000001000111010001100000111111110000000000

.logic_tile 14 17
000000000000000000000000000000000000000000001000000000
000000000000000101010000000000001000000000000000001000
000000000000000000000010100101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000100101000010100000000001000000001000000000
000001000001000000000000000000001011000000000000000000
000000001100000101000110000000000001000000001000000000
000000000000000101000100000000001001000000000000000000
000011000000000000000000000000000000000000001000000000
000011100110000000000000000000001011000000000000000000
000000000000100000000000000101100000000000001000000000
000000000001000000000000000000000000000000000000000000
000000000000000101100000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000111001000001100111000000001
000000000001000000000000000000000000110011000000000000

.logic_tile 15 17
000000000000000000000111001000011000100101100100000000
000000000000000000010110110011001001011010010010000000
001000000000000011100000000000000001001111000000000000
100000000000000000000010110000001011001111000000000000
010000000000000101000111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000001100000000000000010101001111010111000010000000000
000011000000000001000110110101111100110000000000000000
000000000000000101100000000000001000111000010000000000
000000000001010000100000001111011010110100100000000000
000010000000101000000000000101001110111100000110000000
000000000000000001000000001001010000000011110001000000
000000000000000000000110001011011011110000000110000000
000000000000000000000000001101001001001111110001000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000010101101010101001010000000000
000000000000000000000010010101110000111100000000000000
001010001100011101000000011000011001111000010000000000
100000000000100111100010010101011000110100100000000000
010000000000001001100011100000000000001111000000000000
110000000000000001100111110000001100001111000000000000
000000000000001000000000000001011000111000010000000000
000000000000001111000010100000101010111000010000000001
000000000000001000000000001001111010111100000100000000
000000000000000101000000001001000000000011110010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011100101100100100000
000000000000000000000000001001001000011010010000000000
000000000000100000000000000000001011100101100100100000
000000000000010000000000001101001011011010010000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001000000000000101000010100111100000000000000100000000
100000000000000000100100000000100000000001000000000000
010000000000000000000111101000000000010110100000000000
110001000000000000000100000011000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000001101000000000101000000101001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010101000000000010110100000000000
000000000000000101000000001001000000101001010000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000001010000000110101000000000010110100000000000
000000000000110000000000000001000000101001010000000000

.logic_tile 18 17
000000000000000000000111000000001000000100000100000001
000000000000000000000100000000010000000000000000000101
001000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000100100000001
110000000000100001000000000000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001100000000000001000010
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000010100000

.logic_tile 19 17
000000000001010000000000001000000000000000000100000001
000000000000100000000011100101000000000010000000000001
001000100000000000000000010000000000000000000000000000
100001000000000000000010010000000000000000000000000000
010000000000000000000000001000000000000000000000000000
010000000000000000000000001001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000100
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000010000000000010
000000110000000000
000000000000000000
000000000000000001
000000000000001110
000000000000011100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000001000000010110101101011111100010100000000
000000000000000001000010000000111110111100010000000000
001000000000000000000111000101011100011110000000000000
100000000000000101000010100000011110011110000000000000
010000000000001101000000000101011011111001010100000000
100000000000000011000011100000011111111001010000000000
000000000000000000000010100000011001001011010000000000
000000000000000000000010110011011101000111100000000000
000000000000000001100000000101101010111100010100000000
000000000000000000000000000000111001111100010000000000
000000000000001000000110010000011100001100110000000000
000000000000000001000010000000001001001100110000000000
000000000000001000000000001001100001001111000000000000
000000000000000001000000001101101000010110100000000000
000000000000000101100110000001000001101001010100000000
000000000000000000100000001101001011110110110000000000

.logic_tile 2 18
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000011110101011110000000001
100000000000000000000000000101000000010111110000000000
010000000000000000000000000000011101001100000000000100
010000000000000001000000000000011101001100000000100010
000000000000000000000000001000000000000000000110000001
000000000000000000000000001111000000000010000000000000
000000000100000001100000010011000000000000000100000001
000000000000000000100010000000000000000001000010000000
000000000000000000000010000011100001111001110000000100
000000000000000000000110110000101101111001110000000000
000000000000000000000110000000000000000000000100000001
000000000000000000000100001111000000000010000000000010
000000000000000001100000010011000000101001010000000000
000000000000000000000010010101100000111111110000100000

.logic_tile 3 18
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
100000000000000101000000000000001010000000000000000000
010000000000001000000010100000001100000011110000000000
110000000000001111000100000000000000000011110000000000
000000000000001000000010010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000001100000000101000000001001000000000000
000000000000000000000000000000001000001001000000000001
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000

.logic_tile 4 18
000000001110000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000110100101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001000001000101000010110101000000000000001000000000
000000100000100101000010100000000000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000010000000

.logic_tile 5 18
000001000000000000000000000000001010000100000100000000
000010100000000011000000000000010000000000000001000010
001000000000000000000000001011011011101001010000000000
100000000000000000000010111011011010110000000000000000
110000000000000000000000001011101110101001010000000000
110000000000000000000010101111010000111100000000000000
000000000000001000000110100011000000000000000000000000
000000000010000111000010100000100000000001000000000000
000000001010100001100000010101100000000000000100000000
000000000001001101000010010000100000000001000001000010
000000000000000001100110001000000000000000000000000000
000000000000001001100100000111000000000010000000000000
000000000000000101000111000011111011101000010000000001
000000000000000000100110110001101001110000010000000000
110000000000001000000110001000001110111000010000000000
010000000000001001000000000111001100110100100000000000

.logic_tile 6 18
000000000000000111100000000111000000000000001000000000
000000000000000000100000000000100000000000000000001000
001000000000000101100111000011100000000000001000000000
100000000000000000000100000000101000000000000000000000
010000000000100101100011110000001000111100001000000000
110010100001000000000110100000000000111100000000000000
000000000000000111100110101000011011100101100100000000
000000000000000000100000000111011101011010010000000001
000000000000000000000000000101001111100101100101000000
000000001110000000000000000000101010100101100010000000
000000000000000000000111011111001111110001100100000001
000000000000100001000110011111101001001101100000000001
000000000000000111000011110001100001110000110101000000
000000000000000001100110010101001100001111000010000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000

.logic_tile 7 18
000000000000000101000000000001011011110100100100000001
000000000000000000000000000000001001110100100000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001110000110110000000
000000000000000001000010110001101010001111000010000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000001101000000000000000000100000

.ramt_tile 8 18
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000001000000111000010010001011001111000000000000000
000000000000000000100011110101101010010000000000000000
000000000000001101000111000000001100010011100000000000
000000000000000111100010100001001001100011010000000000
000001000000000001000010001000000000001001000000000000
000010000000001101000100000001001001000110000000000000
000000001010000111000000001001101011010000100000000000
000000000000001111000011111001111000100000100000000000
000000000000001001000000010101101100101000010000000000
000000000000001111000010001011101011000100000000000000
000000000000000000000000001111011000010110000010000000
000000001000000001000000001111101010000000000000000000
000000000000001000000110000001011011001001000000000000
000000000000000001000000001011101110000010100000000000
000000000000001001000111011111111100101001010000000000
000000000000000001000110000111101110101000010010000010

.logic_tile 10 18
000000000001010111100000000101111111010111100000000000
000000000000100111000010101101101000000111010000000000
000000000000000011100111100111011010111000110000000000
000000000000001001100000001101101110011000100000000000
000000100001011001100011110111100000100000010000000000
000000000000000001000111010000101000100000010000000000
000000000000000111100000011001011110000000010000000001
000000000010000011000011100101111010100000010000000000
000000000000001001000111000011001011010111100000000000
000000000000000101100000000011011110000111010000000001
000010000000000000000110010011111111010111100000000000
000000000000000111000110100001101001000111010000000000
000000000000000011100111000111011001010111100010000000
000001000000001111100011100111101100000111010000000000
000000000000001111000011100011001011111000000000000000
000000000000000011100011111011001101110101010000000000

.logic_tile 11 18
000000000000001000000010010001101000100101100100000000
000000000000001111000010100000011000100101100000000000
001000000000001111100000000111111001110010100000000000
100000001100001011100011100101101111110010010000000000
110000000000000000000011011101000001110000110100000000
100000000010000001000011001011101110001111000000000000
000000000000000111000000001101011010101000010000000100
000000000000000000000010010011101110011101100000000000
000000000000000000000000001011111010000110000000000000
000000000000000000000011110011111001000010000000100000
000000000000000101100110000011111110110100100100000000
000000000000000001000010000000101011110100100000000000
000001000000001000000000000001101000100001110110000000
000010100000001011000000000000011000100001110000000000
000000000001000101100111100001101100101000000000000000
000000000000000000100110110000110000101000000000000000

.logic_tile 12 18
000000000000000001100111101111111001010111100000000000
000010101100000111000010010101011011001011100000000000
000000000000000101000011100001001100010111100000000000
000000000000000000100010100011011110001011100000000000
000001000110011111000011100101111111010111100000000000
000010000000000011000110000101111100001011100000000000
000010100000100001000010001111111001100000010000100001
000001000001001111100111110011011000101000000000000000
000000000000000111000000000001001011000001000000000000
000010101100000000000010001001001101001001000000000000
000001000000001011100011110101001111111001010000000000
000010100000001011000010001101101010011001000000000000
000010100000001001000000000001011100101000000000000000
000001001001000011000000000000110000101000000000000000
000010000000001001000000011101001101100000010000000000
000001000000000101100010110011111001111101010000000000

.logic_tile 13 18
000000000000000101000000000111111110000110100000000000
000000001010000000100000000111101010001111110000000000
001001000000100000000000001000011000100000000000000000
100010000001000000000010110101011011010000000000000000
110000000001001111000000011011101010111100000110000000
100000000000100011000010101101000000000011110000000000
000000000000001111100111000101101100100000000000000000
000000000000000101000000000011001000000000000000000000
000000000000001111100000001000000000000000000000000000
000000000000000001000000000011000000000010000000000000
000000000000100001000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000100000000000001000000001011101010101001010100000000
000100000010100000000000001101000000000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010010000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000111001000001100111000000000
000000000000001001010000000000000000110011000000010000
001000000000000000000000000000001001001100111000000000
100000000000000000000000000000001110110011000000000000
110000000000001000000010100000001000001100111000000000
010000000000000111000100000000001111110011000000000000
000001000000100000000000000001001000001100111000000000
000010101010000000000000000000000000110011000000000000
000000000000001001000000000000001001001100111000000000
000000000000011011000010000000001100110011000000000000
000010000000101000000000000011001000001100111000000000
000000000000000011000000000000000000110011000000000100
000000000001001000000110100111001000001100111000000100
000000000000000101000011100000100000110011000000000000
000000001000001000000000000101001000110011000100000000
000000000000000101000000000011101010001100110000100100

.logic_tile 15 18
000000000000000011100000001000000000010110100000000000
000000000000000000000011111101000000101001010000000000
001000001000000000000000001000000000000000000100000000
100000000000000101000000001111000000000010000000000000
010000000000000000000000010000001010000100000100000000
010000000000000111000011000000000000000000000000000000
000000000000000000000110000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000001100000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000001100000101001010000000001
000000000000000000000000001111001010110000110000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000010000000000000000100100000000
000000000001000000000010110000001000000000000000000000

.logic_tile 16 18
000000000000000001100000010001101010101001010000000000
000000000000001101100011100011000000111100000000000000
001000000000001111100000001000001111100101100100000000
100000000000001111100000000101001101011010010001000000
010000000000001000000011100001101010111100000100000000
010000000000001001000010000011000000000011110000000110
000000000000000111100000001101001110110000000110100000
000000000000000011000011110011111000001111110000000000
000000000000001000000000000111111110111100000100000000
000000000000000101000010101011100000000011110001000000
000000000000000011100111001001000000101001010000000000
000000000000000000100100001111001011110000110000000000
000000000000001101100011110101101111100101100100000000
000000000000000001000110100000111010100101100011000000
000000000100001101110000000111111000100101100110000000
000000000000000101000010010000001110100101100001000000

.logic_tile 17 18
000000000000000101000000010001111110111000010000000000
000000000000000000000011100000001010111000010000000000
001000000000001001100000001101111010101001010000000000
100000000000001111100000000011011000110000000000000000
010000000000001001100000001101101010101001010000000000
010000000000001001000010111011010000111100000000000000
000000000000001001000110011000000000000000000100000000
000000000000000001000110011011000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001000000000001000010000000000000000000000100000000
000000001100000000000011100101000000000010000000000000
000000000000000000000000011111011010101001010000000000
000000000000000000000010001111110000111100000000000000
000000000000001000000110100000011000000100000100000000
000000000000000101000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000100000000001000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000001000110001001000000010110100000000000
000000000000000000100000000011100000000000000010000000
001000000000000111000000000000011100010100000000000000
100000000000000000000000001001000000101000000000000000
110000000001001000000000000001011000111101010000000000
010000000000001011000000000011000000101000000000000000
000000000000000011100000000000001110000100000100100000
000000000000000000000000000000000000000000001000000000
000000000000001000000000010000001010000011110100000000
000000000000000001000010000000000000000011110000000010
000000000000001000000000001111000000101001010000000000
000000000000000001000000000001000000000000000011000000
000000000000000001100000000001011001100000000010000100
000000000000000000000000000000101100100000000000100100
010000001000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100000011110000000000
100000000000000000000000000000010000000011110000100000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000011101110011000000100000
000000000000000000100000000000001111110011000000000100
000000000000000001100000001111011111001010010000000000
000000000000000000000000000101111100001001010000100000
000000000000001000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000010000001100000100000100100000
000000000000000000000010100000000000000000000000100010
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 2 19
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000100000000000000000000001000000100100000000
110000000000000000000000000000001001000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000011000000000010110100000000000
000100000000001001000010101101000000101001010010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000000000010100001001000000000000000000100
000000000000000000000100000101010000010100000000100010
000001000000001000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000010
000000000000000000000000000000000000000001000000000000

.logic_tile 4 19
000000000000000000000111100000001000001100111000000000
000000000000000000000100000000001111110011000001010000
001000000000000000000000000000001000001100111010000000
100000000000000000000000000000001111110011000000000000
110000000000000000000000000000001000001100111010000000
010000000000000000000000000000001110110011000000000000
000000000000000000000000010000001000001100111010000000
000000000000000000000011100000001101110011000010000000
000000001100000000000010110111101000001100111000000000
000000000000000000000011100000100000110011000010000000
000000000000000101100000000111101000001100111000000000
000000000000000000000000000000000000110011000010000000
000000000000000101100110110101101000001100111000000000
000000000000000000000010100000100000110011000010000000
000000000000000101000110100111101001110011000110000000
000000000000000000000010101001101100001100110001000000

.logic_tile 5 19
000000000000000101000000010011100000000000000100000000
000000000000000000100011110000000000000001000010100000
001000000000000000000111010000000000001111000000000000
100000000000000000000010100000001000001111000000000000
010001000000000011100000001000000000010110100000000000
010000100000000000000000000011000000101001010000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001011001111000000000000
000000001110001000000000000000000000000000000101000000
000000000000000101000000000101000000000010000000000000
000000000000001111100000000001101101111000010000000000
000000000000000001000000000000101100111000010000000000
000000000000000000000000000001100000000000000100000000
000000000001000000000000000000100000000001000000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000011110000001111000000000000000000

.logic_tile 6 19
000001000001011000000000010011111000111000010000000000
000000100000100001000011100000101101111000010000000000
001000000000000001100110001001001010111100000100000000
100000000000000000000000000111010000000011110010000000
010001000000001000000011100000000000000000000000000000
010010001010000101000100000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010001000000
000000000000000000000000010111011001100101100100000000
000000100000000000000011100000011110100101100010000000
000000000000000000000111100000011111111000010000000000
000000000000000000000100000111001001110100100000000000
000000001000001000000110010001111100111100000101000000
000000000000000111000110011011010000000011110010000000
000000000000001111000000001000001110111000010000000000
000000000000000111000011111111011111110100100000000000

.logic_tile 7 19
000001000100000000000111100000000000000000000000000000
000000101110000000000110000000000000000000000000000000
001000000000011000000010101111101011000111000010000000
100001000000101111000100001001111010000010000000000000
010000000001010001000111100011000001100000010010000000
010000000000100000000010110000101011100000010000000100
000000000000000000000010100000000000010110100100100000
000000000000001101000000001011000000101001010000000001
000000000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000011011110001100110110000001
000001000000000000000000000000110000110011000000100000
010000000000000000000110010101000000010110100000000000
010000000000000000000010001001001011100110010000000000

.ramb_tile 8 19
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000010000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000100011100111001011011100101111010000000000
000000001110010011000010011011011010000001010000000000
001000000000001011100000000001000001110000110100100000
100000000000001111100011110001001111001111000000000000
010000000110001111100011100101001000010111100000000000
110000001100000111100011100011011110000111010000000000
000000000001001111000110010011101000000110100000000000
000000000000000001000111100111011011001111110000000000
000001000000000101000000000001011110111000010000000000
000010000000000001000000000000011000111000010000000000
000000000000000101000010001000011000101000000010000000
000000000000000001000010001101000000010100000000000010
000000000000000011100000001000011011100101100100000000
000000001000000011000000001001001010011010010000100010
000000000000000000000000001101100001101111010010000000
000000000000000000000010000001101100001001000000000000

.logic_tile 10 19
100010000000000111000110110111101101000110100010000000
000001001111001001000010100111011000001111110000000000
001000000000000101000000000101011100100000000000000000
100000000000000011000011111001101111000000000000000000
000000001010001001100110001111101101000110100000000000
000000000000000111000010111001111011001111110000000000
000000000000001001100111111011101100000110100000000000
000000000000000111100011011011111000001111110000000000
000000000001000101000111011011101110010111100000000000
000000000000001111100011100101001000000111010000000000
000000000000001111100011101101001000011111110100000000
000000000000000001000110000001011011111111110001000000
000001000000001101000011110101101100010001100000000000
000010100000000111100110000011001111110010110000000000
000000000000001000000000001101100000011111100000000000
000000000000000011000011111101001010000110000001000000

.logic_tile 11 19
000000000000001001000110001011111000101000010000000000
000000001100000001100010100011111001101010110000000000
000000000000001001100111010001001111101000000000100000
000000000000001111000111111001011100011000000001100001
000001001010000000000000001000001010101000000000000000
000010100000000001000010011101010000010100000000000000
000000000000001000000111101101111001110000010000000000
000000000000000001000010011001111010111001100000000000
000000101000000000000000011101011000100001010000000000
000000000000100001000010001011011100111010100000000000
000000000000001111100110011011001000010111100000000000
000000000000000111000011101101011111001011100000000000
000000000000000000000111011001011000000100000000000000
000000000000000000000011110011001101001100000000000000
000000000000000000000000001001111101101100010000000000
000000000000001001000000000111011001101100100000000000

.logic_tile 12 19
000000000000000001100010100001001110010111100000000000
000001000010001101000100000001111111000111010000000000
000000000000001111100000001001111111111001010000000000
000000000000000011000011111101101010010001010000000000
000000000000001111100110010101101101010111100000000000
000000001010001111100010001011001100000111010000000000
000000000000001101000000011111111001110101010000000000
000000000000001111100011100001011100110100000000000000
000001000000000001000010010011101010110000010000000000
000010000000000000100111000111101011110110010000000010
000001001110100101100010010111111100100100010000000000
000010100001011111100010001111001000110100110000000000
000010100000001111100010011101101100000110100000000000
000000000000000001100010100001111010001111110000000000
000000000000000001000000000011111010100000000000000000
000000000000000000000000000111101011000000000000000001

.logic_tile 13 19
000000100000000000000110000001011100100101100100000000
000001000000000000000100000000111010100101100001000000
001000001100001000000111100111111010010111100000000000
100000000000001111000100001011101110000111010000000000
010010000000010001000111000001111010111100000100000000
110000000010100000000110111111100000000011110000000000
000000000000001101000110101000001010111000010000000000
000000000000001001100100001011001001110100100000000000
000000001110000011100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000100011100110101111000001101001010000000000
000000000001010000000000000101101001110000110000000000
000000000000001000000110001011001011000110100000000000
000000000000000001000010001101011111001111110000000000
000000000000000000000010100111111001000110100000000000
000000000000000000000100001111101100001111110000100000

.logic_tile 14 19
000000000000000101000000010101000001110000110100000000
000000000000001101000011110101101110001111000001000100
001000000000000101100000000101101110101000010000000000
100000000000000000010010100111111010110000100000000000
010000000000000001000000000111001011110101000100000000
010000000000000101000010101111001011000101110001000000
000000000000000101000010000001011001111000010000000000
000000100000000000000000000000011100111000010000000000
000000000000000001100000001001101110111100000100000000
000000000000000000000000000101010000000011110001000000
000000000000000101100000000011100000101001010000000000
000010100000010000100010000001101100110000110000000000
000000000000000000000010001001001100111100000100000100
000000000000000001000010001011000000000011110000000100
000000000000100001100000000111101010111000010000000000
000000000001000000000000000000001011111000010000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000111100000010001000001101001010000000000
000000001000000000000011101111001010110000110000000000
001001000000000111000111100000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000010001001100000110000110111000000
010000000000000000000000001101001100001111000000000000
000000000000000001000010001000001011111000010000000000
000000000000000000000000001011011001110100100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001001000000110000110100000000
000000000000000000000000000101001111001111000010000000
000000000010000000000000001101000001110000110100000000
000010100000000000000000001011101001001111000001000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010101001111010101001010000000000
010000000000000000000010001101100000111100000000000000
000000000000001101000110000101000001110000110100000000
000000000000001111000010101101101011001111000001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001111011100101100100000000
000000000000001001000000000000101011100101100010000000
000000000000000000000000000101101100101001010000000000
000000000000000000000000000111000000111100000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111101000010000000000101
000000000000000000000010110011011101000010100000100001
000000000000000000000000001011111101010100110000000000
000000000000000000000000001001011101100100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
100000000000000000000000010011000001010110100000000000
000000001110000000000010101001101001100000010000100000
001000000000001000000010110000000000000000000000000000
100000000000011011000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000001000000001000110000000000000
000000000000000001000010111001001011001001000000000000
000000000000000000000110001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000011011000000110000000000
000000000000000000000000000000001000000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000100000000000000000001000000000010000100000000000
000000000000000000000000001001001011100000010010000000
001000000000000001100000000000000001000000100100000000
100000000000000000000010110000001000000000000010000000
110000000000000000000010110000000000000000000000000000
110000000000000000000110010000000000000000000000000000
000000000000000000000011100101011011100010010000000000
000000000000000000000110111101111011000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010101000000000000000
000000001100000000000000000000110000101000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001100000010000000001
000000000000000000000000001101001000010000100000000011

.logic_tile 2 20
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000110000101011000001100111100000000
100000000000001001000000000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000000001100000010000001000001100111100000000
000000000000001001000010000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 3 20
000000000000001101100000011011101111011001000000000000
000000000000000111000011100011111001011111000000000000
001000000000001000000000010011001100101000000000000001
100000000000000001000010000000100000101000000001000000
010000001100101000000110110011100001010000100000000001
010000000001000001000010000000101001010000100000000000
000000000000001101100000001101101010000010000000000000
000000000000000101000000000101011000000000000000000000
000000001110000101100000010011100001100110010000000000
000000000000001111000010010000101001100110010000000000
000000000000000000000110000001000000000000000000000000
000000000000000001000000000101000000010110100010000000
000000000000100001000000000011000000000000000100000000
000000000001000000000011110000000000000001000000000000
010000000000000000000000000000001110000001010100000000
010000000000000000000000001101000000000010101000000000

.logic_tile 4 20
000000001110000000000000001101111001010101000000000000
000000000000000000000010011101111111000001000000000001
001000000000000000000110111000000001010000100000000000
100000000000000000000010101101001001100000010000000000
010000000000000111000110010001111011000010000000000000
010000000000000000000010100000101001000010000000000000
000000000000001000000011110101011001000110100000000000
000000000000001011000110100111011001000001010010000000
000000000000000000000000001111001010001001010000000000
000000000000000000000000001111111010001101010001000000
000000000000000000000000000111100000000000000111000010
000000000000000000000000000000000000000001000001000100
000000000000001000000000010101001111111100010000000010
000000000000000001000010000101111111010100000000000000
000000000000000101000111100101000000001001000000000000
000000000000000000000000000000101111001001000000100000

.logic_tile 5 20
000000000000001000000000010000000000100000010000000000
000000000000000011000011110101001001010000100001000000
001000000000001000000110010001100000000000000100000000
100000000000000001000011000000100000000001000010000000
110000000000000101100000000000011100000100000100000000
110000000000000000000000000000010000000000000010000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000010000000000000000000101000000
000010100000000000000010000001000000000010000000000000
000000000000000000000011101000000000010110100000000000
000000000000000000000100001001000000101001010000000000
000000000001110000000111100000000000001111000000000000
000000000001110000000000000000001101001111000000000000
000000000000001000000000000000000001000000100100000000
000000000000000011000000000000001110000000000010000000

.logic_tile 6 20
000000000000001000000110000101000000000000001000000000
000000000000000101000100000000000000000000000000001000
001000000000001000000000000000000000000000001000000000
100000000000000001000000000000001010000000000000000000
010000000000000000000111101000001001101010000000100000
110000000000001101000100001011001000010110000000000000
000000000000000000000000000000011110010011100000100000
000000000000000000000000001001011010100011010000000000
000000000001011000000110101101000001000001110000000000
000000000000101111000000001111001100000000100000000000
000000000000001000000110010001000001010000100000000000
000000000000000101000110100101001111110000110000000010
000000000000100000000000000011011100100101100110000000
000000000001010000000000000000111100100101100010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000001100000000000001000000000
000010100000000000000010100000100000000000000000001000
001000000000000000000110000011100000000000001000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000111000000001000001100110110100101
110010100000001111000110110000001101110011000000000111
000000000000000000000000000001100000101001010000000000
000000000000000000000010100101001101110000110000000000
000000000000000000000111111000011000001100110110000001
000000000000001101000010000011010000110011000010100011
000000000000001000000111001011001000000010100000000000
000000000000000001000100001011110000000011110001000000
000000000000000000000000000101011010010111110000000000
000000000000000000000000000011110000000010100000000000
110000000000000011100000000000000001001111000100000001
110000000000000000100000000000001001001111000010100001

.ramt_tile 8 20
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000010000000010000000000000001100000110000110100000000
000001000001110011000011111111101101001111000010000000
001000000000000000000011110001111011100101100100000000
100000000000000101000111110000111101100101100000000000
010000000000000111000000010000001100111000010000000000
010000000010000000000011000001011010110100100000000000
000000000000001000000110000000011001111000010000000000
000000000000000111000000001101001010110100100000000000
000010000111010000000110010011000000110000110100000000
000001001111111111000010000001101010001111000000000010
000000000000000000000111000011000001110000110100000000
000000000000000000000000000111001111001111000010000000
000000000000000000000011101011100001101001010010000000
000000000000000111000100001101101001110000110000000000
000000000000000000000000011111001100101001010000000000
000000000000000000000010001001110000111100000000000000

.logic_tile 10 20
000001000000001111100011110001001111000001010000000000
000010100010001011000111000101101010101111010000000000
000000000000001101100110010011011110001001100000000000
000000000000000101100011101001111000010110110000000000
000010100000001111100111100101111001010100000000000000
000001101000001111000000001111011101001000000000000000
000000000000001101100011110001000000101001010000000000
000000000000000111000111110101100000000000000000000000
000001000000001000000000010000000000000000000000000000
000010000000000001000011100000000000000000000000000000
000000000000000000000000011001001100110110000000000000
000000000000000000000011000111001000110101000000000000
000000001100011000000110001001001001010101000000000000
000000100000100111000000001101011000111101000000100000
000000000000001000000011101101011001010111100000000000
000000000000000011000100001101111000000111010000000000

.logic_tile 11 20
100000000001011111000010000111101111010000100000000000
000000000000100111000000000111001001000000010000000000
001000000000001000000111010101101100101000000000000000
100000000000000001000110000000100000101000000000000000
000000000000001101100110010111101110010111100000000000
000000000010000001100010001111111010000111010000000000
000000000000000111100111101001011101000110100000000000
000000000000000001000110101011001010001111110000000000
000000000000011011100111001001001010100000000000000000
000000000000100101000110100111011011000000000000000000
000000000000001000000110111101101100000110100000000000
000000000000000101000010101001011100001111110000000000
000000000000000001100110111011001001010111100000000000
000001000000000001000011101111111101001011100000000000
000000000000000001100010101001100000011111100110000000
000000000000000101000010101101001010111111110000000000

.logic_tile 12 20
000000000000000000000000001101101101000000000000100000
000000000000000000000000001001011101001000000001000010
000000000000000000000000001111011110001001100000100000
000000000000000000000010011111101100010110110000000000
000000000000000011100000001011011011000000000010000100
000000000000000000100000001011101001100000000001100010
000000000000000000000010100011111001001000000010100000
000000000000001001000110111011111010000000000001000010
000000000000000111100010101011011011000000000000000000
000000000000000000000000001001101101000001000001100110
000000000000100111100000001101011011010111100000000000
000000000000010000000010101101011100000111010000000000
000000000000000000000110101011011011000010000010000000
000000000000000000000000001011101001000000000000100010
000000000110000111100000001011111000010000000000000000
000000000000000000000011110101111101000000000001100000

.logic_tile 13 20
000000000001011000000000010000011100100101100110000000
000000000000100111000011010011011011011010010001000000
001000000000001111100111111111100000110000110111000000
100000000000000111100111110101101010001111000000000000
010000000000000000000010000000011111100101100100000000
010000000000001101000000000001011000011010010000000100
000000000000001111100000011000011101100101100100000000
000000000000001111000011101001001011011010010000000010
000000000000010000000000001000011001111000010000000000
000000000000100101000000001001001010110100100000000000
000000000000001000000110000101111001100101100100000000
000000000000000001000000000000011000100101100001000000
000001000000000000000000001101111000101001010000000000
000010000000000000000000000011110000111100000000000000
000000000000000000000010110001011001111000010000000000
000000000000000000000010000000001111111000010000000000

.logic_tile 14 20
000000000000000000000000011000011100111000010000000000
000000000000001101000011001011001001110100100000000000
001000000000000000000000000001000000010110100000000000
100000000000000000000000000000000000010110100000100000
110000000000000000000000000000001100000011110000100000
110000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110001000000110110000000000001111000000000000
000000000000000101000010110000001100001111000000100000
000000000000000001100110100000000001001111000000000000
000000000000000000100010000000001101001111000000000010
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000001000001100100101100101000100
000000000000010000000000000101011110011010010000000000

.logic_tile 15 20
000000000000000000000000010000011010000100000100000000
000000000000000000000011110000010000000000000001000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010011000000000000000100000000
000000000000000000000011010000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010111111000000000010000001000000

.logic_tile 16 20
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001001000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000101000000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000001101000010110000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000110110111100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000101100010111011101101010000000000000000
000000000000000000000010001111111101110000010000000110

.logic_tile 19 20
100000000000000000000000000001100001011111100000000000
000000001100000000000000000000101001011111100000000100
001000000000000000000110011000000000010110100000000000
100000000000000000000010001001000000101001010000000010
010000000000000000000111100000011001001100000000000000
110000000000000000000000000000011001001100000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000001011000000000010000000000000
110000000000000111100000000011000000000000000100000000
110000000000000000100000000000100000000001001000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000000001001111000110100000
000000000000000000000011010000001011001111000010000000
000000000000000000000110000111101100000010100000000000
000000000000000000000011100000110000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001000000000001010100000
010000000000000000000000011011101100101101010000000000
010000000000000000000010001111011101101000010000000000

.logic_tile 2 21
000000000000101001100000000000001000001100111100000000
000000000001000001000000000000001000110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 3 21
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
001000000000001001100111111011111011011000000100100000
100000000000000101100111100001001111011110000000000000
110000000000000000000010100001101001000010000000000000
010000000000000000000010111001111000000000000000000000
000000000000000011100111101001011100000010000000000000
000000000000000000100000001011011000000000000000000000
000000000000000000000000010111011101100000000000000000
000000000000000000000010101111101111000000000000000000
000000000000001101000110010001101011010000000000000000
000000000000000111100110011101111110000000000010000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000010100000011010000011110000000000
000000000000000001000111110000010000000011110000000000

.logic_tile 4 21
000000000000100000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000000000000
110000000000000000000000001101000000000010000000000000
000000000000000000000110100000001100000100000100000010
000000000000000000000000000000010000000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000110000001
000000000000000000000000000000100000000001000010000010
000000000000001000000000000000000001001111000000000000
000000000000001001000000000000001001001111000001000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000011101011101101010101100000
000000001110000000000000000000101100101101010011000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000010000000000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000001000
001000000000001000000000000101100000000000001000000000
100000000000001011000000000000000000000000000000000000
010001000000000000000011010101001000001100110100100000
110010000000000000000010000000100000110011000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 8 21
000000000001010000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000001010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000111101100000000100000100000
000000000000000000000000001111111101000000000000100001
000000000000000000000000000111001101000000000000100000
000000000000000000000000001011111111000000010001000010
000000000000100000000000000011011110000000000010100000
000000000000010000000000001111111101000000100001000010
000000000000000000000000000111011100000000000010100000
000000000000000000000000001011111111000100000000000010
000000000000000000000110100111101100000000010000000000
000000000000000000000010101011111111000000000000100110
000000000000000000000000010111011100000100000010000001
000000000000000000000010101011111111000000000000100110
000000000000000000000010101011001110000000100010000000
000000000000000000000010101011111111000000000000000000
000000000000000000000000010011101110000000000010000000
000000000000000000000010101011111111000000010000000010

.logic_tile 13 21
000000000000000000000110000111000001101001010000000000
000000000000000000000000000111001011110000110000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
110000000000000000000110110000000000000000000000000000
000000000000000000000010100001100000001100110100000000
000000000000000000000000001001100000110011000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000101011000000000000010000000
000000000000000101000000001001111011010000000000100110
000000000000001001000011101000000000010110100100000000
000000000000000101000100001001000000101001010000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000100000

.logic_tile 15 21
000000000000000000000000001011000000100000010000000000
000000000000000000000011101111001010000110000010100000
000000000000000000000000001101101000101001010000000000
000000000000000000000000001111011100000110100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011100010111110010000000
000000000000000000000010100011010000101011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 16 21
000000000000000101100000010000000001000110000000000000
000000000000000000000011100111001101001001000010000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001000000000001000000000
010000000001001111100000001000000000000000000000000000
010000000000000111100000000011000000000010000000000000
000000000000000011100000010011101010000110000000000000
000000000000000000000010000011101010010111110000000000
000000000000100001100000000011011011001000000001000000
000000000000010000000000000101011111011100000000000000
000000000000001000000110011111001011110000110000000000
000000000000000001000010001101001101110000010010000000
000000000000000001100000000000001101001100110100000000
000000000000000000000000000000001101001100110000000000
010000000000000000000110100011111110111000100000000000
110000000000000000000000000011111010111111110000000000

.logic_tile 17 21
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001001100010100000000001000000001000000000
100000000000000001000100000000001011000000000000000000
010000000000100000000110100000001000001100111100000000
110000000000010000000100000000001001110011000000000000
000000000000000111000000000000001000001100111100000000
000000000000000000100010110000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001001001100110100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000011011011100000000000000000
000000000000000000000000001001111000000000000000000000
010000000000000000000000001011100001100000010000000000
110000000000000000000000000001101001000000000000000000

.logic_tile 18 21
100000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101100000010110100000000000
100000000000000000000000000000000000010110100000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010100000001101001111000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
110000000000001001000000010000000000000000000000000000
110000000000000101000010100000000000000000000000000000

.logic_tile 19 21
100000000000001000000000010001100000000000001000000000
000000000000000011000011000000000000000000000000001000
001000000000000101100000000011100000000000001000000000
100000000000000000000000000000101010000000000000000000
010000000000001000000000010101001000001100111100000000
010000000000000011000010000000101000110011000000000000
000000000010000111000000000001001000001100111100000000
000000000000000000000000000000001101110011001000000000
000000000000000000000110000101001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000010111101000001100110100000000
000000000000000001000010000000001010110011000000000000
000000000000000000000000000001100001001100110100000000
000000000000000000000000000001001101110011001000000000
010000000000000001100000000000000000010110100000000000
110000000000000000000000001011000000101001010000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000001000000000000101001000001100111100000000
100000000000001011000000000000000000110011000000000000
000000000000000001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000010100000001000001100111100000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000001000001000001100110100000000
000000000000000000000000000011000000110011000000000000
000000000000001000000000001101011010000010000000000000
000000000000000001000000001101011110000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001111100000000000000000000
000000000000000000000000001001001011000001000000000000

.logic_tile 3 22
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100100000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111001101100000000010000000
000000000000000000000010101101111001000000000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000010110101100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001000000000000000000000000000001000000000
100000000000001001000000000000001001000000000000000000
110000000000000000000000000000001000001100111100100000
010000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100100000
000000000000000000000010100000001101110011000000000000
000000000000000000000110010000001001001100110110000000
000000000000000000000011100000001100110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011011001100110100000000
000000000000000000000000000000011011110011000000000000
010000000000000000000000000000011010000011110100000000
110000000000000000000000000000010000000011110000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000010000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 4 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 6 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 8 fft_block.start_calc_$glb_ce
.sym 291 fft_block.reg_stage.c_map.state[0]
.sym 293 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 299 $PACKER_VCC_NET
.sym 321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 526 fft_block.reg_stage.w_cms_reg[7]
.sym 562 fft_block.fill_regs_SB_LUT4_I2_O
.sym 565 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 676 fft_block.reg_stage.w_cms_in[7]
.sym 687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 1095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 1107 fft_block.reg_stage.w_cms_reg[1]
.sym 1126 fft_block.reg_stage.w_cms_reg[0]
.sym 1205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 1318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 1319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 1320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 1321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 1322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 1373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 1396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 1432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 1433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 1434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 1435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 1436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 1437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 1438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 1545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 1547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 1548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 1549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 1552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 1560 fft_block.reg_stage.w_c_reg[3]
.sym 1578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 1582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 1586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 1588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 1659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 1660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 1661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 1662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 1663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 1665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 1773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 1774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 1775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[15]
.sym 1776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 1777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 1778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 1779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 1856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 1871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 1886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 1887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 1889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 1890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[15]
.sym 1891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 1892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 1936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 2001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 2003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 2004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 2006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 2114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 2115 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 2117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 2119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 2121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 2133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 2157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 2231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 2232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R
.sym 2234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 2235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 2345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 2375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 2377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 3704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 3708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 3887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 3888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 3889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 3890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 3892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 3893 fft_block.reg_stage.w_cms_reg[34]
.sym 3894 fft_block.reg_stage.w_cps_reg[34]
.sym 3900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 3903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 3910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 3919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 3935 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 4060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 4061 fft_block.reg_stage.w_cps_reg[31]
.sym 4063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 4064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 4065 fft_block.reg_stage.w_cps_reg[27]
.sym 4069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 4075 fft_block.reg_stage.w_c_reg[25]
.sym 4076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 4078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 4081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 4083 fft_block.reg_stage.w_cps_in[0]
.sym 4087 fft_block.reg_stage.w_c_reg[25]
.sym 4194 fft_block.fill_regs_SB_LUT4_I2_O
.sym 4195 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4196 fft_block.reg_stage.w_we_c_map
.sym 4203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 4205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 4208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 4210 fft_block.reg_stage.w_cps_reg[27]
.sym 4216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 4221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4225 fft_block.stage[0]
.sym 4227 fft_block.stage[1]
.sym 4254 fft_block.reg_stage.c_map.state[0]
.sym 4256 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4264 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4282 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4294 fft_block.reg_stage.c_map.state[0]
.sym 4325 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4328 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 4329 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 4332 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 4333 fft_block.reg_stage.w_cps_in[8]
.sym 4335 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4346 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4359 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 4362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4463 fft_block.reg_stage.w_cps_reg[4]
.sym 4464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 4465 fft_block.reg_stage.w_cps_reg[8]
.sym 4466 fft_block.reg_stage.w_cps_reg[7]
.sym 4467 fft_block.reg_stage.w_cps_reg[0]
.sym 4468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 4469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4470 fft_block.reg_stage.w_c_reg[1]
.sym 4472 fft_block.reg_stage.w_cms_in[0]
.sym 4474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4480 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4509 $PACKER_VCC_NET
.sym 4516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 4525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4527 $PACKER_VCC_NET
.sym 4529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4532 fft_block.reg_stage.w_cps_reg[4]
.sym 4535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 4538 fft_block.reg_stage.w_cms_in[7]
.sym 4539 fft_block.reg_stage.w_c_reg[1]
.sym 4540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 4543 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4544 fft_block.reg_stage.w_cps_reg[0]
.sym 4545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4548 $nextpnr_ICESTORM_LC_13$O
.sym 4550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4554 $nextpnr_ICESTORM_LC_14$I3
.sym 4556 $PACKER_VCC_NET
.sym 4557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4560 $nextpnr_ICESTORM_LC_14$COUT
.sym 4563 $PACKER_VCC_NET
.sym 4564 $nextpnr_ICESTORM_LC_14$I3
.sym 4567 fft_block.reg_stage.w_c_reg[1]
.sym 4568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4570 $nextpnr_ICESTORM_LC_14$COUT
.sym 4573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 4574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 4579 fft_block.reg_stage.w_cps_reg[0]
.sym 4581 fft_block.reg_stage.w_c_reg[1]
.sym 4582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4585 fft_block.reg_stage.w_cps_reg[4]
.sym 4586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 4594 fft_block.reg_stage.w_cms_in[7]
.sym 4595 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4596 CLK$SB_IO_IN_$glb_clk
.sym 4598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 4599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 4600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 4602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 4603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 4604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 4605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 4613 $PACKER_VCC_NET
.sym 4616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 4617 fft_block.reg_stage.w_cps_reg[4]
.sym 4621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4622 fft_block.reg_stage.w_cps_reg[8]
.sym 4623 fft_block.reg_stage.w_cps_in[0]
.sym 4630 fft_block.reg_stage.w_c_reg[7]
.sym 4632 fft_block.reg_stage.w_c_reg[1]
.sym 4634 $PACKER_VCC_NET
.sym 4638 fft_block.reg_stage.w_cps_reg[4]
.sym 4639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 4644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4654 fft_block.reg_stage.w_cps_reg[7]
.sym 4655 fft_block.reg_stage.w_cps_reg[0]
.sym 4657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 4658 fft_block.reg_stage.w_cms_reg[7]
.sym 4659 fft_block.reg_stage.w_cps_reg[4]
.sym 4660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 4663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 4664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4666 fft_block.reg_stage.w_c_reg[1]
.sym 4668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4671 $PACKER_VCC_NET
.sym 4674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 4675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 4680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 4682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 4685 fft_block.reg_stage.w_cms_reg[7]
.sym 4687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 4692 fft_block.reg_stage.w_cps_reg[4]
.sym 4693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 4697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4698 $PACKER_VCC_NET
.sym 4699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 4703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 4704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 4705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 4708 fft_block.reg_stage.w_c_reg[1]
.sym 4709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 4710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 4711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4714 fft_block.reg_stage.w_cps_reg[7]
.sym 4715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4717 fft_block.reg_stage.w_c_reg[1]
.sym 4720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4721 fft_block.reg_stage.w_cms_reg[7]
.sym 4722 fft_block.reg_stage.w_c_reg[1]
.sym 4723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 4728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4729 fft_block.reg_stage.w_cps_reg[0]
.sym 4733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 4734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 4735 fft_block.reg_stage.w_c_reg[7]
.sym 4736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 4739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 4740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 4751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 4759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 4761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 4789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 4790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 4791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 4799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4800 $PACKER_VCC_NET
.sym 4806 fft_block.reg_stage.w_cps_reg[8]
.sym 4808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 4813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 4814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 4818 $nextpnr_ICESTORM_LC_32$O
.sym 4821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4824 $nextpnr_ICESTORM_LC_33$I3
.sym 4826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4827 $PACKER_VCC_NET
.sym 4830 $nextpnr_ICESTORM_LC_33$COUT
.sym 4832 $PACKER_VCC_NET
.sym 4834 $nextpnr_ICESTORM_LC_33$I3
.sym 4836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 4839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 4844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 4845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 4850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4852 fft_block.reg_stage.w_cps_reg[8]
.sym 4855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4857 fft_block.reg_stage.w_cps_reg[8]
.sym 4858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 4861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 4862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 4863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 4864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 4865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 4874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 4875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 4878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 4885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 4886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 4894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 4901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 4921 fft_block.reg_stage.w_cps_reg[4]
.sym 4922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 4928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 4935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 4939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4940 fft_block.reg_stage.w_c_reg[1]
.sym 4945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 4951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 4955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 4961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 4972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 4973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 4974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 4975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 4978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 4979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 4984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 4985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 4986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 4987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4990 fft_block.reg_stage.w_cps_reg[4]
.sym 4991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4993 fft_block.reg_stage.w_c_reg[1]
.sym 4996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 4997 fft_block.reg_stage.w_cps_reg[4]
.sym 4998 fft_block.reg_stage.w_c_reg[1]
.sym 5003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 5005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 5006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 5008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[1]
.sym 5009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 5010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5018 $PACKER_VCC_NET
.sym 5024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 5028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 5030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 5032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 5035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 5037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 5046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 5056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 5061 fft_block.reg_stage.w_cms_reg[1]
.sym 5064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5065 $PACKER_VCC_NET
.sym 5066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 5067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 5069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 5072 fft_block.reg_stage.w_cms_reg[0]
.sym 5075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 5076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 5086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5102 fft_block.reg_stage.w_cms_reg[1]
.sym 5103 fft_block.reg_stage.w_cms_reg[0]
.sym 5104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 5108 $PACKER_VCC_NET
.sym 5110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 5114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 5119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 5122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 5125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 5126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 5128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 5132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 5134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 5135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 5136 CLK$SB_IO_IN_$glb_clk
.sym 5139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 5141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 5142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 5144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 5145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5151 $PACKER_VCC_NET
.sym 5160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5165 fft_block.reg_stage.w_c_reg[1]
.sym 5166 fft_block.reg_stage.w_c_reg[7]
.sym 5172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 5206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 5218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 5260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 5262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 5266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 5267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 5270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 5273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 5274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 5278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 5280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 5297 fft_block.reg_stage.w_c_reg[0]
.sym 5299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5303 fft_block.reg_stage.w_input_regs[4]
.sym 5304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 5309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 5310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 5316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 5317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 5348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 5353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 5371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 5372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 5373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 5406 CLK$SB_IO_IN_$glb_clk
.sym 5407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 5408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 5409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 5410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 5412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 5413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 5414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 5415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 5427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 5432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 5433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 5440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 5443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 5444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 5451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 5467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5471 fft_block.reg_stage.w_c_reg[1]
.sym 5473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 5475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 5483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 5501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 5502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 5503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5509 fft_block.reg_stage.w_c_reg[1]
.sym 5512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5519 fft_block.reg_stage.w_c_reg[1]
.sym 5520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5524 fft_block.reg_stage.w_c_reg[1]
.sym 5526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5536 fft_block.reg_stage.w_c_reg[1]
.sym 5537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 5544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 5548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 5549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 5567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 5568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 5569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 5571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 5573 fft_block.reg_stage.w_input_regs[15]
.sym 5574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 5576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 5597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 5600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 5605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 5606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 5607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 5608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 5611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 5613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 5617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 5618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 5637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 5638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 5641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 5642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 5644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 5648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 5649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 5654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 5661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 5666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 5671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 5672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 5673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 5675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 5676 CLK$SB_IO_IN_$glb_clk
.sym 5677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 5680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 5681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 5682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 5683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 5684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 5685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 5690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5699 fft_block.reg_stage.w_input_regs[14]
.sym 5703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 5715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 5734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 5745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 5746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 5749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 5750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 5756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 5757 fft_block.reg_stage.w_input_regs[15]
.sym 5759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5765 fft_block.reg_stage.w_input_regs[15]
.sym 5766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 5777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 5778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 5788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 5789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 5794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 5806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 5810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 5811 CLK$SB_IO_IN_$glb_clk
.sym 5813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 5814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 5815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 5817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 5818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 5820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 5826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 5833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 5837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 5844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 5848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 5855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 5858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 5868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 5870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 5871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 5876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 5880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 5887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5898 $nextpnr_ICESTORM_LC_56$O
.sym 5900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 5914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 5920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 5926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 5931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 5932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 5941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 5942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 5943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 5944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 5945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 5946 CLK$SB_IO_IN_$glb_clk
.sym 5947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 5952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 5954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 5973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 5974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 5980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 5984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 5985 fft_block.start_calc
.sym 5990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 6002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 6004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 6006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 6007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 6009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 6011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 6013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 6014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 6023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 6025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 6026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 6028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 6029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 6030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 6032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 6034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 6035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 6036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 6041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 6046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 6048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 6049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 6052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 6053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 6054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 6055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 6058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 6060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 6064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 6066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 6071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 6073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 6076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 6077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 6079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 6081 CLK$SB_IO_IN_$glb_clk
.sym 6082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 6084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 6085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 6086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 6087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 6088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 6089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 6090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 6095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 6096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 6097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 6105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 6108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 6126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 6138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 6139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[15]
.sym 6140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 6142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 6143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 6144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 6146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 6151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[15]
.sym 6158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 6160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 6165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 6167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 6170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 6171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 6172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 6177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 6178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 6184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 6187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 6190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 6194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 6195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 6196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[15]
.sym 6202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[15]
.sym 6205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 6206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 6207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 6211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 6213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 6215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 6216 CLK$SB_IO_IN_$glb_clk
.sym 6220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 6233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 6245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 6248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 6254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 6284 fft_block.start_calc
.sym 6288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 6291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 6297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 6324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6328 fft_block.start_calc
.sym 6329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 6350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 6351 CLK$SB_IO_IN_$glb_clk
.sym 6354 count[1]
.sym 6355 count[2]
.sym 6356 count[3]
.sym 6357 count[4]
.sym 6358 count[5]
.sym 6359 count[6]
.sym 6360 count[7]
.sym 6368 w_fft_out[79]
.sym 6377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 6411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 6412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6421 fft_block.start_calc
.sym 6433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 6439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 6457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6460 fft_block.start_calc
.sym 6470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 6485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_E
.sym 6486 CLK$SB_IO_IN_$glb_clk
.sym 6488 count[8]
.sym 6489 count[9]
.sym 6490 count[10]
.sym 6491 count[11]
.sym 6492 count[12]
.sym 6493 count[13]
.sym 6494 count[14]
.sym 6495 count[15]
.sym 6500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 6502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 6504 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 6507 fft_block.sel_in_SB_DFFE_Q_E
.sym 6509 fft_block.start_calc
.sym 6512 count[2]
.sym 6516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 6530 fft_block.start_calc
.sym 6541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 6545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R
.sym 6552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6559 fft_block.start_calc
.sym 6560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 6599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 6616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 6617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 6618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6619 fft_block.start_calc
.sym 6620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6621 CLK$SB_IO_IN_$glb_clk
.sym 6622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_R
.sym 6623 count[16]
.sym 6624 count[17]
.sym 6625 count[18]
.sym 6626 count[19]
.sym 6627 count[20]
.sym 6628 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 6630 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 6643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 6683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 6727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 8221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 8223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 8224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 8225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 8227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 8228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8237 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8270 fft_block.reg_stage.w_cps_reg[34]
.sym 8272 fft_block.reg_stage.w_c_reg[25]
.sym 8275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8278 fft_block.reg_stage.w_cps_reg[31]
.sym 8280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8283 fft_block.reg_stage.w_cps_reg[35]
.sym 8292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 8296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 8305 fft_block.reg_stage.w_cps_reg[35]
.sym 8327 fft_block.reg_stage.w_c_reg[25]
.sym 8328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8329 fft_block.reg_stage.w_cps_reg[31]
.sym 8339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8340 fft_block.reg_stage.w_cps_reg[34]
.sym 8341 fft_block.reg_stage.w_c_reg[25]
.sym 8351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 8354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 8355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 8356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 8372 fft_block.reg_stage.w_c_reg[25]
.sym 8390 fft_block.reg_stage.w_cms_in[7]
.sym 8394 fft_block.reg_stage.w_cps_in[7]
.sym 8395 $PACKER_VCC_NET
.sym 8397 fft_block.reg_stage.w_cps_in[8]
.sym 8398 fft_block.reg_stage.w_cps_reg[31]
.sym 8403 fft_block.reg_stage.w_cps_reg[35]
.sym 8405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 8410 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 8427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8432 fft_block.reg_stage.w_c_reg[25]
.sym 8433 fft_block.reg_stage.w_cps_reg[34]
.sym 8435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8437 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 8440 fft_block.reg_stage.w_cms_reg[34]
.sym 8441 fft_block.reg_stage.w_cps_reg[27]
.sym 8443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8447 fft_block.reg_stage.w_cms_in[7]
.sym 8448 fft_block.reg_stage.w_cps_reg[35]
.sym 8451 fft_block.reg_stage.w_cps_in[7]
.sym 8453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8459 fft_block.reg_stage.w_c_reg[25]
.sym 8460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8462 fft_block.reg_stage.w_cms_reg[34]
.sym 8465 fft_block.reg_stage.w_cps_reg[34]
.sym 8467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8468 fft_block.reg_stage.w_c_reg[25]
.sym 8471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 8478 fft_block.reg_stage.w_cps_reg[35]
.sym 8479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 8484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8486 fft_block.reg_stage.w_cms_reg[34]
.sym 8489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 8491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8492 fft_block.reg_stage.w_cps_reg[27]
.sym 8498 fft_block.reg_stage.w_cms_in[7]
.sym 8504 fft_block.reg_stage.w_cps_in[7]
.sym 8505 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8506 CLK$SB_IO_IN_$glb_clk
.sym 8510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 8513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8514 fft_block.reg_stage.w_cps_reg[35]
.sym 8515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 8522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 8524 fft_block.reg_stage.w_c_reg[25]
.sym 8526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 8534 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8535 fft_block.reg_stage.w_cps_in[4]
.sym 8537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 8539 fft_block.fill_regs_SB_LUT4_I2_O
.sym 8540 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8542 fft_block.fill_regs
.sym 8551 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 8555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8559 fft_block.reg_stage.w_cps_in[4]
.sym 8560 fft_block.reg_stage.w_cps_reg[31]
.sym 8561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 8563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 8573 fft_block.reg_stage.w_cps_in[0]
.sym 8577 fft_block.reg_stage.w_c_reg[25]
.sym 8578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8581 $nextpnr_ICESTORM_LC_72$O
.sym 8584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 8587 $nextpnr_ICESTORM_LC_73$I3
.sym 8589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 8597 $nextpnr_ICESTORM_LC_73$I3
.sym 8602 fft_block.reg_stage.w_cps_in[4]
.sym 8612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 8613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 8614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 8615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 8618 fft_block.reg_stage.w_cps_reg[31]
.sym 8619 fft_block.reg_stage.w_c_reg[25]
.sym 8620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 8621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 8624 fft_block.reg_stage.w_cps_in[0]
.sym 8628 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8629 CLK$SB_IO_IN_$glb_clk
.sym 8631 fft_block.reg_stage.w_c_map_addr[0]
.sym 8632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 8633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 8634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 8636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 8637 fft_block.reg_stage.w_c_map_addr[1]
.sym 8638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 8648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 8649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 8653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 8655 fft_block.reg_stage.w_cms_in[7]
.sym 8660 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 8663 fft_block.reg_stage.w_cms_reg[0]
.sym 8664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 8665 fft_block.fill_regs_SB_LUT4_I2_O
.sym 8672 fft_block.reg_stage.c_map.state[0]
.sym 8674 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 8694 fft_block.reg_stage.w_c_map_addr[1]
.sym 8696 fft_block.reg_stage.w_c_map_addr[0]
.sym 8702 fft_block.fill_regs
.sym 8711 fft_block.fill_regs
.sym 8712 fft_block.reg_stage.c_map.state[0]
.sym 8713 fft_block.reg_stage.w_c_map_addr[0]
.sym 8714 fft_block.reg_stage.w_c_map_addr[1]
.sym 8717 fft_block.reg_stage.c_map.state[0]
.sym 8718 fft_block.reg_stage.w_c_map_addr[0]
.sym 8719 fft_block.reg_stage.w_c_map_addr[1]
.sym 8720 fft_block.fill_regs
.sym 8725 fft_block.fill_regs
.sym 8751 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8754 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 8755 fft_block.reg_stage.w_cps_in[4]
.sym 8756 fft_block.reg_stage.w_cms_reg[0]
.sym 8757 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 8758 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 8759 fft_block.reg_stage.w_cms_reg[1]
.sym 8760 fft_block.reg_stage.w_cms_in[7]
.sym 8761 fft_block.reg_stage.w_c_in[1]
.sym 8778 fft_block.reg_stage.w_cps_in[7]
.sym 8780 fft_block.reg_stage.w_cps_in[8]
.sym 8783 fft_block.reg_stage.w_cms_in[7]
.sym 8786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 8795 fft_block.reg_stage.w_c_map_addr[0]
.sym 8799 fft_block.stage[0]
.sym 8801 fft_block.stage[1]
.sym 8806 fft_block.reg_stage.w_we_c_map
.sym 8809 fft_block.reg_stage.w_c_map_addr[1]
.sym 8811 fft_block.reg_stage.c_map.state[0]
.sym 8812 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8822 fft_block.fill_regs_SB_LUT4_I2_O
.sym 8824 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8828 fft_block.stage[0]
.sym 8831 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8835 fft_block.stage[1]
.sym 8837 fft_block.reg_stage.c_map.state[0]
.sym 8852 fft_block.reg_stage.w_we_c_map
.sym 8854 fft_block.reg_stage.w_c_map_addr[0]
.sym 8855 fft_block.reg_stage.w_c_map_addr[1]
.sym 8859 fft_block.reg_stage.w_c_map_addr[0]
.sym 8860 fft_block.reg_stage.w_c_map_addr[1]
.sym 8861 fft_block.stage[0]
.sym 8871 fft_block.reg_stage.w_c_map_addr[0]
.sym 8872 fft_block.reg_stage.w_c_map_addr[1]
.sym 8873 fft_block.reg_stage.w_we_c_map
.sym 8874 fft_block.fill_regs_SB_LUT4_I2_O
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8876 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 8881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 8882 fft_block.reg_stage.w_c_in[7]
.sym 8883 fft_block.reg_stage.w_cps_in[7]
.sym 8884 fft_block.reg_stage.c_map.stage_data[0]
.sym 8889 fft_block.reg_stage.w_cps_in[0]
.sym 8891 fft_block.reg_stage.w_cps_in[8]
.sym 8892 fft_block.reg_stage.w_c_reg[25]
.sym 8894 fft_block.reg_stage.w_c_in[1]
.sym 8897 fft_block.reg_stage.w_cms_in[0]
.sym 8899 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8904 fft_block.reg_stage.w_c_in[7]
.sym 8905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8906 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 8912 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 8918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 8925 fft_block.reg_stage.w_c_in[1]
.sym 8927 fft_block.reg_stage.w_cps_in[4]
.sym 8928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 8929 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 8931 fft_block.reg_stage.w_cps_in[8]
.sym 8933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 8936 fft_block.reg_stage.w_cps_reg[8]
.sym 8939 fft_block.reg_stage.w_cps_in[0]
.sym 8940 fft_block.reg_stage.w_cps_in[7]
.sym 8941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 8949 fft_block.reg_stage.w_c_reg[1]
.sym 8951 fft_block.reg_stage.w_cps_in[4]
.sym 8957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 8958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 8959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8960 fft_block.reg_stage.w_c_reg[1]
.sym 8965 fft_block.reg_stage.w_cps_in[8]
.sym 8972 fft_block.reg_stage.w_cps_in[7]
.sym 8976 fft_block.reg_stage.w_cps_in[0]
.sym 8981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 8982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 8983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 8984 fft_block.reg_stage.w_cps_reg[8]
.sym 8987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 8988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 8990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 8993 fft_block.reg_stage.w_c_in[1]
.sym 8997 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 8998 CLK$SB_IO_IN_$glb_clk
.sym 9000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 9001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 9002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 9003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 9004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 9005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 9006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 9007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9013 fft_block.reg_stage.w_cps_in[7]
.sym 9014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9015 fft_block.stage[1]
.sym 9018 fft_block.stage[0]
.sym 9027 $PACKER_VCC_NET
.sym 9029 fft_block.reg_stage.w_cps_reg[0]
.sym 9034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 9035 fft_block.reg_stage.w_cms_reg[1]
.sym 9041 fft_block.reg_stage.w_cps_reg[4]
.sym 9042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9043 fft_block.reg_stage.w_cps_reg[8]
.sym 9045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 9048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9052 fft_block.reg_stage.w_cps_reg[7]
.sym 9053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 9055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9056 fft_block.reg_stage.w_c_reg[1]
.sym 9058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 9072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 9074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 9076 fft_block.reg_stage.w_cps_reg[4]
.sym 9077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 9080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 9082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9083 fft_block.reg_stage.w_cps_reg[8]
.sym 9086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 9095 fft_block.reg_stage.w_c_reg[1]
.sym 9098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 9099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9100 fft_block.reg_stage.w_cps_reg[8]
.sym 9101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 9104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 9105 fft_block.reg_stage.w_cps_reg[8]
.sym 9106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 9110 fft_block.reg_stage.w_cps_reg[4]
.sym 9111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 9112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 9116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9117 fft_block.reg_stage.w_cps_reg[7]
.sym 9119 fft_block.reg_stage.w_c_reg[1]
.sym 9123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 9124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 9126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 9128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 9129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 9130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 9139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 9148 fft_block.reg_stage.w_cms_reg[0]
.sym 9149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 9150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9151 fft_block.reg_stage.w_cms_reg[0]
.sym 9152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 9171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 9174 fft_block.reg_stage.w_c_in[7]
.sym 9177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 9178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 9180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 9181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9182 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 9186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9187 $PACKER_VCC_NET
.sym 9188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 9189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 9193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 9199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 9200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9203 $PACKER_VCC_NET
.sym 9206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 9212 fft_block.reg_stage.w_c_in[7]
.sym 9215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 9216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 9217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 9218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 9221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 9230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 9235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 9236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 9240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9241 $PACKER_VCC_NET
.sym 9242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9243 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 9249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 9250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 9252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 9253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 9257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 9258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 9268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 9270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 9272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 9276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 9297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 9300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 9306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 9309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 9319 $nextpnr_ICESTORM_LC_31$O
.sym 9321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 9328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 9350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 9351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 9352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 9353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 9357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 9359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 9362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 9363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 9364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 9367 CLK$SB_IO_IN_$glb_clk
.sym 9370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 9373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 9375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 9376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 9393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 9395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 9402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 9403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 9411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 9415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 9416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 9419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 9422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 9424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 9425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 9429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 9432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 9437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[1]
.sym 9440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 9443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[1]
.sym 9444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 9445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 9446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 9449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 9450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 9451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 9452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[1]
.sym 9456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 9457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 9461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 9469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 9474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 9479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 9488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 9489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 9490 CLK$SB_IO_IN_$glb_clk
.sym 9491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 9495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 9505 fft_block.reg_stage.w_c_reg[0]
.sym 9508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 9521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 9523 fft_block.reg_stage.w_cms_reg[1]
.sym 9527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 9536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 9538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 9553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 9561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 9572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 9575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 9584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 9586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 9593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 9603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 9608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 9615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 9620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 9634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9639 fft_block.reg_stage.w_input_regs[13]
.sym 9640 fft_block.reg_stage.w_input_regs[15]
.sym 9641 fft_block.reg_stage.w_input_regs[5]
.sym 9644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 9656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9660 fft_block.reg_stage.w_input_regs[7]
.sym 9661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 9663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 9695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9710 fft_block.reg_stage.w_input_regs[7]
.sym 9714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9715 fft_block.reg_stage.w_input_regs[7]
.sym 9716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 9734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 9745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9756 fft_block.reg_stage.w_input_regs[7]
.sym 9757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 9758 fft_block.reg_stage.w_input_regs[6]
.sym 9760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 9766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 9779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9781 fft_block.reg_stage.w_input_regs[4]
.sym 9783 fft_block.reg_stage.w_c_reg[0]
.sym 9784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 9790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 9791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 9792 fft_block.reg_stage.w_c_reg[7]
.sym 9793 fft_block.reg_stage.w_cms_reg[1]
.sym 9794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 9795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 9801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 9813 fft_block.reg_stage.w_cms_reg[1]
.sym 9814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 9819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9826 fft_block.reg_stage.w_c_reg[0]
.sym 9827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 9832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9833 fft_block.reg_stage.w_input_regs[4]
.sym 9836 fft_block.reg_stage.w_c_reg[7]
.sym 9837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 9844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 9856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9857 fft_block.reg_stage.w_input_regs[4]
.sym 9858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 9903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 9905 fft_block.reg_stage.w_c_reg[3]
.sym 9906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9910 fft_block.reg_stage.w_input_regs[15]
.sym 9911 fft_block.reg_stage.w_input_regs[13]
.sym 9912 fft_block.reg_stage.w_input_regs[14]
.sym 9913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 9924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 9927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 9932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 9936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9937 fft_block.reg_stage.w_input_regs[13]
.sym 9938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 9941 fft_block.reg_stage.w_input_regs[14]
.sym 9942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 9943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 9949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9950 fft_block.reg_stage.w_input_regs[15]
.sym 9953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9955 fft_block.reg_stage.w_c_reg[3]
.sym 9956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9962 fft_block.reg_stage.w_c_reg[3]
.sym 9965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 9966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 9967 fft_block.reg_stage.w_c_reg[3]
.sym 9968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 9972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9974 fft_block.reg_stage.w_input_regs[14]
.sym 9978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 9979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 9980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 9986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 9987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 9988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 9989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 9990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 9991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 10000 fft_block.reg_stage.w_input_regs[4]
.sym 10001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 10007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 10012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 10019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 10026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 10027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 10033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 10037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 10038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 10053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 10057 $nextpnr_ICESTORM_LC_54$O
.sym 10059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 10066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 10067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 10072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 10073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 10075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 10078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 10079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 10081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 10083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 10085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 10087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 10089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 10091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 10093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 10096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 10097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 10099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 10101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 10103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 10108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 10109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 10110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 10132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 10143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 10149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 10150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 10151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 10152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 10153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 10154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 10155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 10157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 10160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 10161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 10162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 10164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 10167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 10168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 10172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 10175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 10184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 10187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 10189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 10190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 10199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 10201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 10202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 10206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 10207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 10212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 10213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 10214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 10217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 10218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 10219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 10220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 10223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 10224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 10225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 10227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 10232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 10234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 10235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 10237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 10249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 10251 fft_block.reg_stage.w_input_regs[15]
.sym 10254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 10255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 10261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 10265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 10281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 10283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 10289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 10341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 10350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10351 CLK$SB_IO_IN_$glb_clk
.sym 10354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 10355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 10357 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 10358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 10359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 10360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 10369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 10377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 10381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 10382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 10387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 10396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 10412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 10416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 10417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[15]
.sym 10423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 10424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 10433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 10441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 10442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 10452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 10458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 10459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[15]
.sym 10469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 10473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 10474 CLK$SB_IO_IN_$glb_clk
.sym 10476 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 10483 fft_block.fill_regs
.sym 10489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 10495 fft_block.stage[1]
.sym 10497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 10503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 10544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 10564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 10596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 10597 CLK$SB_IO_IN_$glb_clk
.sym 10599 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 10600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 10601 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10602 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 10603 fft_block.state_SB_DFFESR_Q_R
.sym 10604 fft_block.state_SB_DFFESR_Q_E
.sym 10605 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 10606 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 10611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 10613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 10619 w_fft_out[79]
.sym 10621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 10624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 10628 count[0]
.sym 10644 count[0]
.sym 10647 count[7]
.sym 10649 count[1]
.sym 10652 count[0]
.sym 10653 count[5]
.sym 10654 count[6]
.sym 10659 count[3]
.sym 10660 count[4]
.sym 10666 count[2]
.sym 10672 $nextpnr_ICESTORM_LC_69$O
.sym 10674 count[0]
.sym 10678 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10680 count[1]
.sym 10682 count[0]
.sym 10684 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 10686 count[2]
.sym 10688 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10690 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 10693 count[3]
.sym 10694 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 10696 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 10699 count[4]
.sym 10700 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 10702 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 10704 count[5]
.sym 10706 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 10708 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 10710 count[6]
.sym 10712 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 10714 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 10717 count[7]
.sym 10718 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 10720 CLK$SB_IO_IN_$glb_clk
.sym 10723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 10724 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 10725 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 10726 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 10727 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 10738 fft_block.start_calc
.sym 10758 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 10763 count[8]
.sym 10764 count[9]
.sym 10773 count[10]
.sym 10775 count[12]
.sym 10777 count[14]
.sym 10782 count[11]
.sym 10784 count[13]
.sym 10794 count[15]
.sym 10795 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 10798 count[8]
.sym 10799 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 10801 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 10804 count[9]
.sym 10805 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 10807 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 10809 count[10]
.sym 10811 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 10813 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 10816 count[11]
.sym 10817 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 10819 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 10821 count[12]
.sym 10823 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 10825 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 10828 count[13]
.sym 10829 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 10831 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 10833 count[14]
.sym 10835 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 10837 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 10839 count[15]
.sym 10841 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 10843 CLK$SB_IO_IN_$glb_clk
.sym 10847 count[0]
.sym 10853 insert_data
.sym 10859 count[13]
.sym 10861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 10862 insert_data
.sym 10866 fft_block.stage_SB_DFFESR_Q_R
.sym 10881 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 10889 count[19]
.sym 10890 count[2]
.sym 10895 count[17]
.sym 10896 count[18]
.sym 10900 count[14]
.sym 10901 count[15]
.sym 10906 count[20]
.sym 10910 count[16]
.sym 10918 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 10920 count[16]
.sym 10922 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 10924 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 10926 count[17]
.sym 10928 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 10930 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 10932 count[18]
.sym 10934 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 10936 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 10939 count[19]
.sym 10940 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 10943 count[20]
.sym 10946 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 10949 count[14]
.sym 10950 count[17]
.sym 10951 count[16]
.sym 10952 count[15]
.sym 10961 count[19]
.sym 10962 count[2]
.sym 10963 count[18]
.sym 10964 count[20]
.sym 10966 CLK$SB_IO_IN_$glb_clk
.sym 12300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 12302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 12304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 12316 fft_block.reg_stage.w_cms_reg[1]
.sym 12341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 12344 fft_block.reg_stage.w_c_reg[25]
.sym 12347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12352 fft_block.reg_stage.w_c_reg[25]
.sym 12353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 12356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 12361 fft_block.reg_stage.w_cps_reg[35]
.sym 12368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 12369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 12371 fft_block.reg_stage.w_cps_reg[31]
.sym 12373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12379 fft_block.reg_stage.w_cps_reg[35]
.sym 12381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 12385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 12386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 12387 fft_block.reg_stage.w_c_reg[25]
.sym 12388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 12391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 12392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 12393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 12397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 12400 fft_block.reg_stage.w_cps_reg[35]
.sym 12403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 12404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 12406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12410 fft_block.reg_stage.w_cps_reg[35]
.sym 12411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 12412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12415 fft_block.reg_stage.w_c_reg[25]
.sym 12416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12418 fft_block.reg_stage.w_cps_reg[31]
.sym 12426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 12427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 12428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 12431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 12433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 12440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 12450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12481 fft_block.reg_stage.w_cps_reg[35]
.sym 12487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 12488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 12493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12503 $PACKER_VCC_NET
.sym 12507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 12510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 12512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 12515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 12516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12517 fft_block.reg_stage.w_cps_reg[35]
.sym 12518 fft_block.reg_stage.w_c_reg[25]
.sym 12521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12522 fft_block.reg_stage.w_cps_reg[31]
.sym 12524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12530 fft_block.reg_stage.w_cps_reg[31]
.sym 12531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 12532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12535 $nextpnr_ICESTORM_LC_6$O
.sym 12537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12541 $nextpnr_ICESTORM_LC_7$I3
.sym 12543 $PACKER_VCC_NET
.sym 12544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12547 $nextpnr_ICESTORM_LC_7$COUT
.sym 12550 $PACKER_VCC_NET
.sym 12551 $nextpnr_ICESTORM_LC_7$I3
.sym 12554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 12555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12556 fft_block.reg_stage.w_cps_reg[31]
.sym 12557 $nextpnr_ICESTORM_LC_7$COUT
.sym 12560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 12562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12563 fft_block.reg_stage.w_cps_reg[35]
.sym 12566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 12567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12569 fft_block.reg_stage.w_cps_reg[31]
.sym 12572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 12574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 12579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 12580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 12581 fft_block.reg_stage.w_c_reg[25]
.sym 12585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 12586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 12587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 12588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 12592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 12595 fft_block.fill_regs
.sym 12599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 12601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 12604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 12610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12611 fft_block.reg_stage.w_c_reg[25]
.sym 12612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 12619 $PACKER_VCC_NET
.sym 12626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12628 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 12629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 12632 fft_block.reg_stage.w_cps_in[8]
.sym 12633 $PACKER_VCC_NET
.sym 12634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12641 fft_block.reg_stage.w_cps_reg[27]
.sym 12645 fft_block.reg_stage.w_c_reg[25]
.sym 12655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 12658 $nextpnr_ICESTORM_LC_19$O
.sym 12660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12664 $nextpnr_ICESTORM_LC_20$I3
.sym 12667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12670 $nextpnr_ICESTORM_LC_20$COUT
.sym 12672 $PACKER_VCC_NET
.sym 12674 $nextpnr_ICESTORM_LC_20$I3
.sym 12676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 12679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 12684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 12685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 12689 fft_block.reg_stage.w_c_reg[25]
.sym 12690 fft_block.reg_stage.w_cps_reg[27]
.sym 12691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12697 fft_block.reg_stage.w_cps_in[8]
.sym 12701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12703 $PACKER_VCC_NET
.sym 12705 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 12706 CLK$SB_IO_IN_$glb_clk
.sym 12708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 12709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12711 fft_block.reg_stage.w_c_reg[25]
.sym 12713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 12715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 12722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 12725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 12726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 12727 $PACKER_VCC_NET
.sym 12728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 12730 fft_block.reg_stage.w_cps_in[8]
.sym 12743 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 12751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 12752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12755 fft_block.reg_stage.w_cps_reg[35]
.sym 12757 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 12759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 12760 fft_block.fill_regs_SB_LUT4_I2_O
.sym 12762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12763 fft_block.reg_stage.w_c_map_addr[1]
.sym 12766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12768 fft_block.reg_stage.w_cps_reg[31]
.sym 12769 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 12771 fft_block.reg_stage.w_c_reg[25]
.sym 12773 fft_block.reg_stage.w_c_map_addr[0]
.sym 12774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12779 $PACKER_VCC_NET
.sym 12780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 12785 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 12789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 12791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 12796 fft_block.reg_stage.w_c_reg[25]
.sym 12801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 12802 $PACKER_VCC_NET
.sym 12806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12808 fft_block.reg_stage.w_cps_reg[35]
.sym 12809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 12812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 12813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 12814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 12819 fft_block.reg_stage.w_c_map_addr[1]
.sym 12821 fft_block.reg_stage.w_c_map_addr[0]
.sym 12824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 12825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 12826 fft_block.reg_stage.w_cps_reg[31]
.sym 12827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 12828 fft_block.fill_regs_SB_LUT4_I2_O
.sym 12829 CLK$SB_IO_IN_$glb_clk
.sym 12830 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12835 fft_block.reg_stage.w_cps_in[0]
.sym 12836 fft_block.reg_stage.w_cms_in[1]
.sym 12838 fft_block.reg_stage.w_cms_in[0]
.sym 12847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 12855 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12856 fft_block.reg_stage.w_cps_in[0]
.sym 12857 fft_block.reg_stage.w_cms_reg[1]
.sym 12859 fft_block.reg_stage.w_cms_in[7]
.sym 12872 fft_block.reg_stage.w_c_map_addr[0]
.sym 12877 fft_block.reg_stage.w_cps_in[8]
.sym 12886 fft_block.reg_stage.w_c_map_addr[1]
.sym 12887 fft_block.reg_stage.c_map.stage_data[0]
.sym 12891 fft_block.reg_stage.w_we_c_map
.sym 12893 fft_block.reg_stage.w_cms_in[1]
.sym 12899 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 12903 fft_block.reg_stage.w_cms_in[0]
.sym 12905 fft_block.reg_stage.w_c_map_addr[0]
.sym 12911 fft_block.reg_stage.w_cps_in[8]
.sym 12912 fft_block.reg_stage.c_map.stage_data[0]
.sym 12917 fft_block.reg_stage.w_cms_in[0]
.sym 12923 fft_block.reg_stage.w_we_c_map
.sym 12924 fft_block.reg_stage.w_c_map_addr[0]
.sym 12925 fft_block.reg_stage.w_c_map_addr[1]
.sym 12930 fft_block.reg_stage.w_we_c_map
.sym 12931 fft_block.reg_stage.w_c_map_addr[0]
.sym 12932 fft_block.reg_stage.w_c_map_addr[1]
.sym 12937 fft_block.reg_stage.w_cms_in[1]
.sym 12943 fft_block.reg_stage.c_map.stage_data[0]
.sym 12944 fft_block.reg_stage.w_cps_in[8]
.sym 12947 fft_block.reg_stage.w_cps_in[8]
.sym 12948 fft_block.reg_stage.c_map.stage_data[0]
.sym 12951 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 12956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 12957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 12959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 12960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 12961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 12962 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12968 fft_block.reg_stage.w_cms_reg[1]
.sym 12970 fft_block.reg_stage.w_cps_in[4]
.sym 12971 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 12973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 12974 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 12976 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 12979 fft_block.reg_stage.w_cms_reg[0]
.sym 12980 fft_block.reg_stage.w_c_in[7]
.sym 12981 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 12982 fft_block.reg_stage.w_cps_in[7]
.sym 12983 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 12995 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 12999 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 13006 fft_block.fill_regs_SB_LUT4_I2_O
.sym 13007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13015 $PACKER_VCC_NET
.sym 13018 fft_block.reg_stage.c_map.stage_data[0]
.sym 13024 fft_block.reg_stage.w_cps_in[8]
.sym 13027 $nextpnr_ICESTORM_LC_4$O
.sym 13030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13033 $nextpnr_ICESTORM_LC_5$I3
.sym 13036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13039 $nextpnr_ICESTORM_LC_5$COUT
.sym 13042 $PACKER_VCC_NET
.sym 13043 $nextpnr_ICESTORM_LC_5$I3
.sym 13045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 13047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 13058 fft_block.reg_stage.c_map.stage_data[0]
.sym 13061 fft_block.reg_stage.w_cps_in[8]
.sym 13066 fft_block.reg_stage.w_cps_in[8]
.sym 13067 fft_block.reg_stage.c_map.stage_data[0]
.sym 13071 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 13074 fft_block.fill_regs_SB_LUT4_I2_O
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13076 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 13079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 13081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 13082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 13084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 13087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 13091 fft_block.reg_stage.w_c_in[7]
.sym 13095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 13101 $PACKER_VCC_NET
.sym 13105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13108 $PACKER_VCC_NET
.sym 13109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 13111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 13119 $PACKER_VCC_NET
.sym 13120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 13121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 13122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 13123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 13127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 13128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 13129 fft_block.reg_stage.w_cms_reg[1]
.sym 13130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 13131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 13135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 13137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 13139 fft_block.reg_stage.w_cms_reg[0]
.sym 13140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 13141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 13146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 13147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 13151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 13152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 13153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 13154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 13157 fft_block.reg_stage.w_cms_reg[0]
.sym 13158 fft_block.reg_stage.w_cms_reg[1]
.sym 13159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 13164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 13169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 13171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 13172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 13176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 13177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 13178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 13181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 13183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 13184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 13188 $PACKER_VCC_NET
.sym 13190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 13195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 13198 CLK$SB_IO_IN_$glb_clk
.sym 13200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 13201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 13203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 13204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 13205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 13206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 13207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 13208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 13211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 13212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 13217 fft_block.reg_stage.w_cps_in[8]
.sym 13223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13229 fft_block.start_calc
.sym 13235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13242 fft_block.reg_stage.w_cps_reg[0]
.sym 13243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 13248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 13249 fft_block.reg_stage.w_cms_reg[0]
.sym 13250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 13253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 13255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 13256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 13258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 13263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 13264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 13271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 13275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 13276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 13277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 13280 fft_block.reg_stage.w_cms_reg[0]
.sym 13282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 13283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 13288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 13292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 13294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 13295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 13298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 13300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 13301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 13305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 13307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 13311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 13312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 13316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13318 fft_block.reg_stage.w_cps_reg[0]
.sym 13319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 13320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 13321 CLK$SB_IO_IN_$glb_clk
.sym 13322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 13324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 13327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 13328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 13337 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 13341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 13342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 13353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 13369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 13371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13372 fft_block.reg_stage.w_cms_reg[0]
.sym 13373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 13380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13382 fft_block.reg_stage.w_cms_reg[1]
.sym 13386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 13395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 13398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 13399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 13400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 13404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 13405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13409 fft_block.reg_stage.w_cms_reg[1]
.sym 13410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13412 fft_block.reg_stage.w_cms_reg[0]
.sym 13416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 13422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 13424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 13429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 13433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 13442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 13443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 13449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 13452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 13460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 13462 $PACKER_VCC_NET
.sym 13466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 13470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13492 fft_block.reg_stage.w_cms_reg[0]
.sym 13494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 13502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 13526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 13527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 13545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13562 fft_block.reg_stage.w_cms_reg[0]
.sym 13563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 13571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 13572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 13573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 13574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 13575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 13576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 13579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 13592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 13595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 13596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 13604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 13618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 13697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 13698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13711 fft_block.reg_stage.w_input_regs[71]
.sym 13716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13717 fft_block.w_fft_in[2]
.sym 13718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 13722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 13723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13725 fft_block.start_calc
.sym 13727 fft_block.reg_stage.w_input_regs[4]
.sym 13733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13736 fft_block.reg_stage.w_input_regs[6]
.sym 13739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 13741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 13747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 13750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13760 fft_block.reg_stage.w_input_regs[5]
.sym 13763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 13767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 13769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 13779 fft_block.reg_stage.w_input_regs[6]
.sym 13781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13784 fft_block.reg_stage.w_input_regs[6]
.sym 13785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 13786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 13796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13797 fft_block.reg_stage.w_input_regs[5]
.sym 13799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 13802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 13804 fft_block.reg_stage.w_input_regs[5]
.sym 13805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 13812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13815 fft_block.reg_stage.w_input_regs[66]
.sym 13818 fft_block.reg_stage.w_input_regs[64]
.sym 13819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 13821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13831 w_fft_out[0]
.sym 13844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13849 fft_block.w_fft_in[8]
.sym 13858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 13865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 13875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 13878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 13879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 13886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13887 fft_block.reg_stage.w_input_regs[4]
.sym 13889 fft_block.reg_stage.w_input_regs[4]
.sym 13890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 13892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 13896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 13901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 13904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 13910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 13931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 13933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 13935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13938 fft_block.reg_stage.w_input_regs[12]
.sym 13939 fft_block.reg_stage.w_input_regs[11]
.sym 13940 fft_block.reg_stage.w_input_regs[9]
.sym 13941 fft_block.reg_stage.w_input_regs[10]
.sym 13942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13943 fft_block.reg_stage.w_input_regs[14]
.sym 13945 fft_block.reg_stage.w_input_regs[8]
.sym 13967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 13970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 13980 fft_block.reg_stage.w_input_regs[13]
.sym 13981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 13982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 13988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 13990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 13992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 13995 fft_block.reg_stage.w_input_regs[12]
.sym 13997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14002 fft_block.reg_stage.w_input_regs[72]
.sym 14004 fft_block.reg_stage.w_input_regs[11]
.sym 14005 fft_block.reg_stage.w_input_regs[9]
.sym 14006 fft_block.reg_stage.w_input_regs[10]
.sym 14007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 14010 fft_block.reg_stage.w_input_regs[8]
.sym 14012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 14013 fft_block.reg_stage.w_input_regs[9]
.sym 14014 fft_block.reg_stage.w_input_regs[8]
.sym 14015 fft_block.reg_stage.w_input_regs[72]
.sym 14019 fft_block.reg_stage.w_input_regs[12]
.sym 14020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 14021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 14026 fft_block.reg_stage.w_input_regs[11]
.sym 14027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 14031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14033 fft_block.reg_stage.w_input_regs[12]
.sym 14036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 14037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 14038 fft_block.reg_stage.w_input_regs[10]
.sym 14043 fft_block.reg_stage.w_input_regs[10]
.sym 14044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 14045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 14048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 14049 fft_block.reg_stage.w_input_regs[13]
.sym 14050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14055 fft_block.reg_stage.w_input_regs[11]
.sym 14056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 14061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 14067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14068 fft_block.reg_stage.w_input_regs[72]
.sym 14069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14071 fft_block.fill_regs
.sym 14074 fft_block.reg_stage.w_input_regs[13]
.sym 14075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 14078 fft_block.reg_stage.w_input_regs[5]
.sym 14082 fft_block.reg_stage.w_input_regs[15]
.sym 14087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 14088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 14089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 14103 fft_block.reg_stage.w_input_regs[79]
.sym 14112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 14118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 14124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14134 $nextpnr_ICESTORM_LC_52$O
.sym 14137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 14142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 14149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 14152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 14155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 14158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 14160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 14162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 14164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 14167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 14168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 14170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 14173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 14179 fft_block.reg_stage.w_input_regs[79]
.sym 14180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 14185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 14186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 14187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 14191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 14197 fft_block.reg_stage.w_input_regs[79]
.sym 14198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 14208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 14212 fft_block.start_calc
.sym 14214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 14227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 14233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 14237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 14240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 14242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 14245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 14273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 14279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 14285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 14302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 14304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14305 CLK$SB_IO_IN_$glb_clk
.sym 14307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 14310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 14311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 14312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 14313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 14323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14325 w_fft_out[9]
.sym 14327 w_fft_out[1]
.sym 14337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 14352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 14366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 14368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 14374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 14375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 14393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 14401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 14405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 14414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 14424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 14427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 14446 w_fft_out[64]
.sym 14460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 14471 fft_block.stage[0]
.sym 14475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 14479 fft_block.stage[1]
.sym 14482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 14483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 14485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 14486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 14488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 14512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 14519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 14529 fft_block.stage[1]
.sym 14530 fft_block.stage[0]
.sym 14535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 14540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 14546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 14550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 14554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 14555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 14556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 14557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 14558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 14559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 14560 w_fft_out[79]
.sym 14570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 14575 fft_block.stage[0]
.sym 14577 insert_data
.sym 14579 fft_block.fill_regs_SB_DFFE_Q_E
.sym 14582 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 14584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 14586 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 14587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 14594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 14596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 14602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 14605 fft_block.fill_regs_SB_DFFE_Q_E
.sym 14609 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 14610 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14627 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 14645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 14646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 14648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 14670 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14673 fft_block.fill_regs_SB_DFFE_Q_E
.sym 14674 CLK$SB_IO_IN_$glb_clk
.sym 14676 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 14677 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 14678 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 14679 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 14680 fft_block.sel_in_SB_DFFE_Q_E
.sym 14681 fft_block.start_calc
.sym 14682 fft_block.fft_finish_SB_DFFE_Q_E
.sym 14683 fft_block.fill_regs_SB_DFFE_Q_E
.sym 14688 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 14690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 14691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 14693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 14696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 14697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 14699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 14703 fft_block.start_calc
.sym 14717 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[1]
.sym 14718 count[1]
.sym 14719 fft_block.state_SB_DFFESR_Q_E
.sym 14721 fft_block.state_SB_DFFESR_Q_R
.sym 14723 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 14725 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 14727 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 14728 count[3]
.sym 14729 count[4]
.sym 14730 count[5]
.sym 14733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 14734 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 14735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 14737 insert_data
.sym 14740 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 14742 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 14743 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 14750 insert_data
.sym 14751 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 14752 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 14753 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 14757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 14759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 14763 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 14764 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 14768 count[4]
.sym 14769 count[5]
.sym 14770 count[1]
.sym 14771 count[3]
.sym 14775 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 14776 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 14780 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 14781 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[1]
.sym 14787 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 14792 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 14795 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 14796 fft_block.state_SB_DFFESR_Q_E
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14798 fft_block.state_SB_DFFESR_Q_R
.sym 14801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 14802 PIN_21$SB_IO_OUT
.sym 14808 fft_block.start_calc
.sym 14813 fft_block.state_SB_DFFESR_Q_E
.sym 14814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 14817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 14818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 14820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 14821 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[1]
.sym 14840 count[8]
.sym 14841 count[9]
.sym 14842 count[10]
.sym 14843 count[11]
.sym 14844 count[12]
.sym 14845 fft_block.start_calc
.sym 14846 insert_data
.sym 14847 count[13]
.sym 14850 count[0]
.sym 14851 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 14853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 14855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 14860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 14861 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 14862 count[6]
.sym 14863 count[7]
.sym 14866 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14867 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14868 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 14871 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14879 fft_block.start_calc
.sym 14880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 14881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 14882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 14885 count[10]
.sym 14886 count[13]
.sym 14887 count[12]
.sym 14888 count[11]
.sym 14891 count[7]
.sym 14892 count[8]
.sym 14893 count[9]
.sym 14894 count[6]
.sym 14897 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14898 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14899 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14900 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 14903 count[0]
.sym 14904 insert_data
.sym 14905 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14906 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 14918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 14919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 14920 CLK$SB_IO_IN_$glb_clk
.sym 14934 fft_block.sel_in
.sym 14936 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 14965 count[0]
.sym 15010 count[0]
.sym 15043 CLK$SB_IO_IN_$glb_clk
.sym 16377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[1]
.sym 16380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 16381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 16417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 16419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16427 $PACKER_VCC_NET
.sym 16428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 16429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 16449 $nextpnr_ICESTORM_LC_42$O
.sym 16452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16455 $nextpnr_ICESTORM_LC_43$I3
.sym 16457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16458 $PACKER_VCC_NET
.sym 16461 $nextpnr_ICESTORM_LC_43$COUT
.sym 16463 $PACKER_VCC_NET
.sym 16465 $nextpnr_ICESTORM_LC_43$I3
.sym 16467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 16469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 16475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 16486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 16494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 16503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 16505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 16506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 16507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 16508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 16509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16513 fft_block.start_calc
.sym 16517 $PACKER_VCC_NET
.sym 16519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 16532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16533 fft_block.reg_stage.w_c_reg[25]
.sym 16537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 16545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 16552 $PACKER_VCC_NET
.sym 16560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 16564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 16583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 16585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 16590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 16591 fft_block.reg_stage.w_c_reg[25]
.sym 16593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 16597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16606 $PACKER_VCC_NET
.sym 16607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 16609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 16611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 16613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 16614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 16615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 16616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 16622 fft_block.reg_stage.w_c_reg[25]
.sym 16626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 16628 $PACKER_VCC_NET
.sym 16631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 16638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16640 $PACKER_VCC_NET
.sym 16643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 16649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 16656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 16659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16660 CLK$SB_IO_IN_$glb_clk
.sym 16662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 16663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 16666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 16667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 16668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 16669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 16677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 16679 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 16682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 16705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 16707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 16708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 16713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 16715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 16716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 16717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 16718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 16721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 16722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 16724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 16727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 16733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 16736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 16737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 16738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 16739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 16742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 16744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 16745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 16749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 16751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 16754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 16756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 16757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 16760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 16761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 16762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 16763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 16768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 16769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 16772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 16773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 16774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 16778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 16781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 16782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16783 CLK$SB_IO_IN_$glb_clk
.sym 16785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 16786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 16787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 16790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 16791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 16792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I2[1]
.sym 16797 fft_block.reg_stage.w_cps_in[0]
.sym 16798 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 16799 fft_block.reg_stage.w_cms_in[7]
.sym 16811 fft_block.reg_stage.w_c_reg[25]
.sym 16814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 16841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 16843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 16845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 16847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 16848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 16850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 16851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16857 fft_block.reg_stage.w_c_reg[25]
.sym 16859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 16861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 16862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 16865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 16866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 16867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 16871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16880 fft_block.reg_stage.w_c_reg[25]
.sym 16889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 16890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 16891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 16892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 16901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 16902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 16903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 16904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 16908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 16909 fft_block.reg_stage.w_cms_reg[27]
.sym 16912 fft_block.reg_stage.w_cms_reg[28]
.sym 16913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16915 fft_block.reg_stage.w_c_reg[25]
.sym 16919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 16922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 16926 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 16927 fft_block.reg_stage.w_cps_in[7]
.sym 16932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 16935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 16936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 16937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 16940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 16951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 16958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 16965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16978 fft_block.reg_stage.w_c_in[7]
.sym 16980 fft_block.reg_stage.c_map.stage_data[0]
.sym 16982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 16984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 16991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 17008 fft_block.reg_stage.c_map.stage_data[0]
.sym 17013 fft_block.reg_stage.w_c_in[7]
.sym 17027 fft_block.reg_stage.c_map.stage_data[0]
.sym 17028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 17031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17039 fft_block.reg_stage.w_cps_in[0]
.sym 17043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 17045 fft_block.reg_stage.w_cms_in[1]
.sym 17048 fft_block.reg_stage.w_c_reg[25]
.sym 17051 $PACKER_VCC_NET
.sym 17058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 17066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 17073 fft_block.start_calc
.sym 17074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 17085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 17086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 17087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 17094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 17096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 17099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 17102 fft_block.start_calc
.sym 17111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 17112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 17113 fft_block.start_calc
.sym 17117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 17118 fft_block.start_calc
.sym 17119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 17120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 17124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 17136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 17138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 17141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 17143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 17149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 17151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 17154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 17158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 17161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17177 fft_block.start_calc
.sym 17184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 17185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 17202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 17203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 17204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 17215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 17218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 17221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 17223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17225 $PACKER_VCC_NET
.sym 17226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 17227 $nextpnr_ICESTORM_LC_46$O
.sym 17229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17233 $nextpnr_ICESTORM_LC_47$I3
.sym 17235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 17239 $nextpnr_ICESTORM_LC_47$COUT
.sym 17241 $PACKER_VCC_NET
.sym 17243 $nextpnr_ICESTORM_LC_47$I3
.sym 17247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 17248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 17249 $nextpnr_ICESTORM_LC_47$COUT
.sym 17252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 17253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 17259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 17265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 17267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 17270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 17272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 17274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 17279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 17280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17281 fft_block.reg_stage.w_c_reg[0]
.sym 17282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17283 fft_block.reg_stage.w_c_reg[3]
.sym 17284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 17303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 17304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17307 fft_block.reg_stage.w_input_regs[119]
.sym 17310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 17319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 17320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 17326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 17330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 17332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 17333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 17334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 17335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 17340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 17342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 17344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 17349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 17353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 17354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 17358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 17359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 17363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 17365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 17369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 17370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 17371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 17375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 17376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 17377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 17378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 17381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 17384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 17388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 17389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 17390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 17393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 17394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 17395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 17396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 17397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 17402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 17403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 17404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 17405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 17407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 17417 fft_block.reg_stage.w_c_in[7]
.sym 17418 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 17420 fft_block.reg_stage.w_c_in[3]
.sym 17422 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 17446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 17449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 17453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 17456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 17459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 17460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 17464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 17470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 17472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 17480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 17481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 17482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 17483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 17486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 17487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 17492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 17493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 17494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 17499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 17500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 17501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 17504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 17505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 17506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 17507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 17520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 17526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17536 $PACKER_VCC_NET
.sym 17550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 17566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 17567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 17576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 17617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 17634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 17643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17646 fft_block.reg_stage.w_input_regs[118]
.sym 17648 fft_block.reg_stage.w_input_regs[115]
.sym 17649 fft_block.reg_stage.w_input_regs[117]
.sym 17662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 17665 fft_block.w_fft_in[12]
.sym 17670 fft_block.reg_stage.w_input_regs[66]
.sym 17695 fft_block.reg_stage.w_input_regs[71]
.sym 17698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17719 $nextpnr_ICESTORM_LC_53$O
.sym 17722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17762 fft_block.reg_stage.w_input_regs[71]
.sym 17765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17774 w_fft_out[0]
.sym 17775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17786 fft_block.w_fft_in[4]
.sym 17788 fft_block.w_fft_in[5]
.sym 17790 fft_block.w_fft_in[6]
.sym 17796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 17799 fft_block.w_fft_in[2]
.sym 17803 fft_block.w_fft_in[11]
.sym 17810 fft_block.reg_stage.w_input_regs[66]
.sym 17811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 17812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 17819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 17821 fft_block.reg_stage.w_input_regs[64]
.sym 17822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17833 fft_block.reg_stage.w_input_regs[2]
.sym 17834 fft_block.reg_stage.w_input_regs[0]
.sym 17835 fft_block.reg_stage.w_input_regs[1]
.sym 17843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 17844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17845 fft_block.reg_stage.w_input_regs[1]
.sym 17846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17849 fft_block.reg_stage.w_input_regs[2]
.sym 17851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 17856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 17857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 17858 fft_block.reg_stage.w_input_regs[2]
.sym 17867 fft_block.reg_stage.w_input_regs[64]
.sym 17868 fft_block.reg_stage.w_input_regs[0]
.sym 17873 fft_block.reg_stage.w_input_regs[0]
.sym 17874 fft_block.reg_stage.w_input_regs[64]
.sym 17875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 17876 fft_block.reg_stage.w_input_regs[1]
.sym 17881 fft_block.reg_stage.w_input_regs[66]
.sym 17888 fft_block.reg_stage.w_input_regs[64]
.sym 17892 fft_block.reg_stage.w_input_regs[0]
.sym 17893 fft_block.reg_stage.w_input_regs[1]
.sym 17894 fft_block.reg_stage.w_input_regs[3]
.sym 17898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17899 fft_block.reg_stage.w_input_regs[2]
.sym 17918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17920 fft_block.w_fft_in[10]
.sym 17922 w_fft_out[8]
.sym 17924 fft_block.w_fft_in[14]
.sym 17935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 17945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 17946 fft_block.w_fft_in[2]
.sym 17947 fft_block.w_fft_in[0]
.sym 17949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17951 fft_block.reg_stage.w_input_regs[3]
.sym 17956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 17958 fft_block.reg_stage.w_input_regs[1]
.sym 17960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17966 fft_block.w_fft_in[2]
.sym 17984 fft_block.w_fft_in[0]
.sym 17990 fft_block.reg_stage.w_input_regs[3]
.sym 17991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 17992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 18004 fft_block.reg_stage.w_input_regs[1]
.sym 18005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 18009 fft_block.reg_stage.w_input_regs[3]
.sym 18011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 18012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18016 w_fft_out[8]
.sym 18017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18025 fft_block.start_calc
.sym 18032 fft_block.w_fft_in[3]
.sym 18035 fft_block.w_fft_in[0]
.sym 18041 fft_block.reg_stage.w_input_regs[14]
.sym 18047 fft_block.reg_stage.w_input_regs[12]
.sym 18049 fft_block.reg_stage.w_input_regs[11]
.sym 18062 fft_block.w_fft_in[8]
.sym 18063 fft_block.reg_stage.w_input_regs[8]
.sym 18065 fft_block.w_fft_in[12]
.sym 18066 fft_block.reg_stage.w_input_regs[9]
.sym 18067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18071 fft_block.reg_stage.w_input_regs[72]
.sym 18075 fft_block.w_fft_in[11]
.sym 18078 fft_block.w_fft_in[9]
.sym 18080 fft_block.w_fft_in[10]
.sym 18081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 18084 fft_block.w_fft_in[14]
.sym 18089 fft_block.w_fft_in[12]
.sym 18095 fft_block.w_fft_in[11]
.sym 18103 fft_block.w_fft_in[9]
.sym 18107 fft_block.w_fft_in[10]
.sym 18113 fft_block.reg_stage.w_input_regs[72]
.sym 18114 fft_block.reg_stage.w_input_regs[8]
.sym 18115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 18116 fft_block.reg_stage.w_input_regs[9]
.sym 18119 fft_block.w_fft_in[14]
.sym 18132 fft_block.w_fft_in[8]
.sym 18135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18138 fft_block.reg_stage.w_input_regs[75]
.sym 18139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18140 fft_block.reg_stage.w_input_regs[76]
.sym 18142 fft_block.reg_stage.w_input_regs[78]
.sym 18143 fft_block.reg_stage.w_input_regs[73]
.sym 18145 fft_block.reg_stage.w_input_regs[74]
.sym 18149 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18152 fft_block.reg_stage.w_input_regs[4]
.sym 18156 fft_block.reg_stage.w_input_regs[7]
.sym 18159 fft_block.w_fft_in[2]
.sym 18161 fft_block.w_fft_in[12]
.sym 18162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18164 fft_block.w_fft_in[9]
.sym 18165 fft_block.reg_stage.w_input_regs[10]
.sym 18167 fft_block.reg_stage.w_input_regs[66]
.sym 18170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18193 fft_block.w_fft_in[8]
.sym 18197 fft_block.reg_stage.w_input_regs[76]
.sym 18202 fft_block.reg_stage.w_input_regs[72]
.sym 18203 fft_block.reg_stage.w_input_regs[75]
.sym 18207 fft_block.reg_stage.w_input_regs[78]
.sym 18208 fft_block.reg_stage.w_input_regs[73]
.sym 18210 fft_block.reg_stage.w_input_regs[74]
.sym 18212 fft_block.reg_stage.w_input_regs[73]
.sym 18218 fft_block.reg_stage.w_input_regs[72]
.sym 18224 fft_block.reg_stage.w_input_regs[74]
.sym 18239 fft_block.reg_stage.w_input_regs[75]
.sym 18245 fft_block.reg_stage.w_input_regs[76]
.sym 18251 fft_block.reg_stage.w_input_regs[78]
.sym 18256 fft_block.w_fft_in[8]
.sym 18258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18262 w_fft_out[10]
.sym 18263 w_fft_out[11]
.sym 18264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18267 w_fft_out[9]
.sym 18268 w_fft_out[1]
.sym 18273 fft_block.w_fft_in[11]
.sym 18281 fft_block.w_fft_in[8]
.sym 18292 w_fft_out[1]
.sym 18294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 18303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 18310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 18316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 18318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 18320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 18342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 18350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 18355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 18377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 18381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 18382 CLK$SB_IO_IN_$glb_clk
.sym 18386 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 18389 w_fft_out[64]
.sym 18390 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 18391 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_I3[1]
.sym 18405 w_fft_out[10]
.sym 18407 w_fft_out[11]
.sym 18408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 18410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 18414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 18426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 18427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 18432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 18436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 18440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 18446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 18452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 18456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 18458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 18464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 18470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 18479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 18482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 18490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 18496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 18502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 18504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18507 fft_block.stage[0]
.sym 18508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 18511 fft_block.stage[1]
.sym 18512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 18513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18516 w_fft_out[64]
.sym 18527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 18529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 18531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 18532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 18535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 18538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 18541 fft_block.sel_in_SB_DFFE_Q_E
.sym 18555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 18556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 18559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18580 $nextpnr_ICESTORM_LC_8$O
.sym 18582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 18586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 18588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 18594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 18601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 18606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 18612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 18625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 18626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 18631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 18632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 18633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 18634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 18635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 18636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 18637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[15]
.sym 18638 w_fft_out[73]
.sym 18643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 18647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 18666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 18674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 18685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 18689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 18690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 18692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 18696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 18697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 18698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 18700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 18701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 18702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[15]
.sym 18703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 18706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 18707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 18709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 18712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 18713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 18715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 18718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 18719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 18721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 18724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 18725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 18727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 18729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 18731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 18733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 18735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 18737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 18739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 18741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 18743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 18746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 18747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[15]
.sym 18748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 18749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 18750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18753 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[1]
.sym 18754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 18755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 18756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 18757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 18758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 18759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 18760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 18761 w_fft_out[77]
.sym 18767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 18773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 18774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 18775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 18782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 18785 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 18796 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 18800 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 18801 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 18803 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 18804 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18805 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 18806 insert_data
.sym 18808 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 18809 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18818 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 18820 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18823 fft_block.stage_SB_DFFESR_Q_R
.sym 18825 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18827 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18828 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 18829 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18830 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 18833 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 18835 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 18840 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 18841 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 18842 insert_data
.sym 18845 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 18846 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 18847 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 18848 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 18851 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18852 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18853 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 18854 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18858 fft_block.stage_SB_DFFESR_Q_R
.sym 18863 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 18864 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18865 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 18866 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18870 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 18871 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18873 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18879 fft_block.sel_in_SB_DFFE_Q_E
.sym 18880 fft_block.sel_in
.sym 18881 fft_block.stage_SB_DFFESR_Q_R
.sym 18886 PIN_21$SB_IO_OUT
.sym 18889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 18893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 18894 w_fft_out[71]
.sym 18896 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 18897 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 18935 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18944 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 18971 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 18996 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 19015 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 19019 PIN_21$SB_IO_OUT
.sym 19021 insert_data
.sym 20357 PIN_21$SB_IO_OUT
.sym 20422 CLK$SB_IO_IN
.sym 20452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 20453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 20454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 20455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 20456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 20457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 20458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 20495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 20501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 20502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 20520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[1]
.sym 20526 $nextpnr_ICESTORM_LC_21$O
.sym 20528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 20535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 20557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 20564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[1]
.sym 20565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 20566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 20580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 20582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 20584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 20585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 20587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 20593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 20597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 20602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 20632 $PACKER_VCC_NET
.sym 20635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 20657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 20669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 20672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 20676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 20677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 20685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20688 $PACKER_VCC_NET
.sym 20691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20697 $PACKER_VCC_NET
.sym 20698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 20709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 20716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 20720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 20721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 20722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 20723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 20727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 20728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 20733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 20736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20737 CLK$SB_IO_IN_$glb_clk
.sym 20739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 20740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 20742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 20744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 20746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 20750 fft_block.reg_stage.w_c_reg[3]
.sym 20753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 20754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 20763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20765 fft_block.reg_stage.w_cms_reg[27]
.sym 20771 fft_block.reg_stage.w_cms_reg[28]
.sym 20781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 20782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 20784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 20785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 20788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 20789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 20790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20791 fft_block.reg_stage.w_cps_reg[27]
.sym 20792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 20793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 20795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I2[1]
.sym 20797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 20802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 20805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 20806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 20809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 20810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 20813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 20816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 20820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 20821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 20826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 20827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 20828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 20831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 20832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 20833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 20834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 20837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 20838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 20839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 20846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I2[1]
.sym 20850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20851 fft_block.reg_stage.w_cps_reg[27]
.sym 20855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 20856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 20859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20860 CLK$SB_IO_IN_$glb_clk
.sym 20861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 20862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 20863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 20867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 20868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 20869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20879 fft_block.reg_stage.w_cps_reg[27]
.sym 20880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20883 $PACKER_VCC_NET
.sym 20885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 20886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20889 fft_block.reg_stage.w_c_reg[25]
.sym 20897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 20904 fft_block.reg_stage.w_cms_reg[27]
.sym 20905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 20911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20915 fft_block.reg_stage.w_cms_reg[28]
.sym 20916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 20922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20942 fft_block.reg_stage.w_cms_reg[27]
.sym 20943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20944 fft_block.reg_stage.w_cms_reg[28]
.sym 20948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 20949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 20950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 20951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 20954 fft_block.reg_stage.w_cms_reg[27]
.sym 20955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20956 fft_block.reg_stage.w_cms_reg[28]
.sym 20961 fft_block.reg_stage.w_cms_reg[27]
.sym 20962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 20966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20978 fft_block.reg_stage.w_cms_reg[27]
.sym 20980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 20985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20986 fft_block.reg_stage.w_c_reg[24]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 20988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20989 fft_block.reg_stage.w_c_reg[31]
.sym 20990 fft_block.reg_stage.w_c_reg[27]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 21006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 21010 fft_block.reg_stage.w_input_regs[55]
.sym 21011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 21013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21014 fft_block.reg_stage.w_input_regs[52]
.sym 21016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 21031 fft_block.reg_stage.w_cms_in[1]
.sym 21033 fft_block.reg_stage.w_cms_in[0]
.sym 21035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21038 fft_block.reg_stage.w_input_regs[52]
.sym 21045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 21053 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21056 fft_block.reg_stage.w_c_in[1]
.sym 21057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 21059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 21060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 21061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21062 fft_block.reg_stage.w_input_regs[52]
.sym 21067 fft_block.reg_stage.w_cms_in[0]
.sym 21086 fft_block.reg_stage.w_cms_in[1]
.sym 21089 fft_block.reg_stage.w_input_regs[52]
.sym 21090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 21092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 21101 fft_block.reg_stage.w_c_in[1]
.sym 21105 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 21110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 21111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 21112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 21113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 21114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 21132 fft_block.reg_stage.w_input_regs[51]
.sym 21133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21136 fft_block.start_calc
.sym 21137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 21161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 21169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 21170 fft_block.reg_stage.w_input_regs[55]
.sym 21180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21183 fft_block.reg_stage.w_input_regs[55]
.sym 21184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 21188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 21190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 21196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21197 fft_block.reg_stage.w_input_regs[55]
.sym 21201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 21218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 21219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 21232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 21234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 21235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 21236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 21238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 21253 $PACKER_VCC_NET
.sym 21255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21261 fft_block.reg_stage.w_c_in[0]
.sym 21265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 21277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 21283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 21286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 21291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 21294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 21303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 21305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 21317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 21318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 21326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 21330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 21341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 21344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 21347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 21350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 21360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 21370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 21372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 21373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 21374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 21377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 21378 fft_block.reg_stage.w_c_reg[0]
.sym 21379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 21381 fft_block.reg_stage.w_input_regs[59]
.sym 21382 fft_block.stage[1]
.sym 21383 fft_block.stage[0]
.sym 21387 fft_block.w_fft_in[0]
.sym 21397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 21398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 21399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 21404 fft_block.reg_stage.w_input_regs[51]
.sym 21405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 21406 fft_block.reg_stage.w_c_in[3]
.sym 21411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21413 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 21414 fft_block.reg_stage.w_input_regs[50]
.sym 21415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21421 fft_block.reg_stage.w_c_in[0]
.sym 21424 fft_block.reg_stage.w_input_regs[52]
.sym 21428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21429 fft_block.reg_stage.w_input_regs[50]
.sym 21430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 21436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 21437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 21440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21442 fft_block.reg_stage.w_input_regs[51]
.sym 21443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 21447 fft_block.reg_stage.w_input_regs[51]
.sym 21449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21453 fft_block.reg_stage.w_c_in[0]
.sym 21458 fft_block.reg_stage.w_input_regs[50]
.sym 21459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 21461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21464 fft_block.reg_stage.w_c_in[3]
.sym 21471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 21472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 21473 fft_block.reg_stage.w_input_regs[52]
.sym 21474 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 21475 CLK$SB_IO_IN_$glb_clk
.sym 21477 fft_block.reg_stage.w_input_regs[56]
.sym 21478 fft_block.reg_stage.w_input_regs[49]
.sym 21479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21480 fft_block.reg_stage.w_input_regs[50]
.sym 21481 fft_block.reg_stage.w_input_regs[48]
.sym 21482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21483 fft_block.reg_stage.w_input_regs[57]
.sym 21484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21502 fft_block.reg_stage.w_input_regs[55]
.sym 21503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21504 fft_block.reg_stage.w_index_out[0]
.sym 21505 fft_block.w_fft_in[15]
.sym 21506 fft_block.reg_stage.w_input_regs[62]
.sym 21510 fft_block.reg_stage.w_input_regs[52]
.sym 21512 fft_block.reg_stage.w_input_regs[54]
.sym 21520 fft_block.reg_stage.w_input_regs[119]
.sym 21522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21550 $nextpnr_ICESTORM_LC_62$O
.sym 21553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21594 fft_block.reg_stage.w_input_regs[119]
.sym 21596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21601 fft_block.reg_stage.w_input_regs[59]
.sym 21604 fft_block.reg_stage.w_input_regs[60]
.sym 21605 fft_block.reg_stage.w_input_regs[58]
.sym 21606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21613 fft_block.reg_stage.w_input_regs[57]
.sym 21614 fft_block.w_fft_in[9]
.sym 21615 $PACKER_VCC_NET
.sym 21624 fft_block.reg_stage.w_input_regs[51]
.sym 21627 fft_block.start_calc
.sym 21629 fft_block.reg_stage.w_input_regs[118]
.sym 21633 fft_block.reg_stage.w_input_regs[115]
.sym 21641 fft_block.reg_stage.w_input_regs[118]
.sym 21651 fft_block.reg_stage.w_input_regs[115]
.sym 21652 fft_block.reg_stage.w_input_regs[117]
.sym 21693 fft_block.reg_stage.w_input_regs[118]
.sym 21700 fft_block.reg_stage.w_input_regs[117]
.sym 21713 fft_block.reg_stage.w_input_regs[115]
.sym 21723 fft_block.reg_stage.w_input_regs[55]
.sym 21724 fft_block.reg_stage.w_input_regs[53]
.sym 21725 fft_block.reg_stage.w_input_regs[62]
.sym 21726 fft_block.reg_stage.w_input_regs[63]
.sym 21727 fft_block.reg_stage.w_input_regs[52]
.sym 21728 fft_block.reg_stage.w_input_regs[54]
.sym 21729 fft_block.reg_stage.w_input_regs[51]
.sym 21730 fft_block.reg_stage.w_input_regs[61]
.sym 21735 fft_block.reg_stage.w_input_regs[125]
.sym 21737 $PACKER_VCC_NET
.sym 21739 fft_block.reg_stage.w_input_regs[119]
.sym 21740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21743 fft_block.reg_stage.w_input_regs[127]
.sym 21752 fft_block.w_fft_in[0]
.sym 21755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21756 fft_block.w_fft_in[3]
.sym 21764 fft_block.w_fft_in[5]
.sym 21774 fft_block.w_fft_in[6]
.sym 21775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21780 fft_block.w_fft_in[3]
.sym 21800 fft_block.w_fft_in[6]
.sym 21811 fft_block.w_fft_in[3]
.sym 21816 fft_block.w_fft_in[5]
.sym 21843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21847 w_fft_out[52]
.sym 21849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21860 fft_block.w_fft_in[13]
.sym 21865 fft_block.reg_stage.w_input_regs[55]
.sym 21872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21874 fft_block.stage[1]
.sym 21875 fft_block.stage[0]
.sym 21876 fft_block.w_fft_in[4]
.sym 21879 fft_block.reg_stage.w_input_regs[3]
.sym 21888 fft_block.reg_stage.w_input_regs[1]
.sym 21891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 21909 fft_block.reg_stage.w_input_regs[65]
.sym 21910 fft_block.reg_stage.w_input_regs[68]
.sym 21912 fft_block.reg_stage.w_input_regs[67]
.sym 21913 fft_block.reg_stage.w_input_regs[69]
.sym 21933 fft_block.reg_stage.w_input_regs[68]
.sym 21947 fft_block.reg_stage.w_input_regs[69]
.sym 21951 fft_block.reg_stage.w_input_regs[65]
.sym 21952 fft_block.reg_stage.w_input_regs[1]
.sym 21953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 21956 fft_block.reg_stage.w_input_regs[65]
.sym 21965 fft_block.reg_stage.w_input_regs[67]
.sym 21966 fft_block.start_calc_$glb_ce
.sym 21967 CLK$SB_IO_IN_$glb_clk
.sym 21970 fft_block.reg_stage.w_input_regs[67]
.sym 21971 fft_block.reg_stage.w_input_regs[69]
.sym 21975 fft_block.reg_stage.w_input_regs[65]
.sym 21976 fft_block.reg_stage.w_input_regs[68]
.sym 21981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21983 w_fft_out[0]
.sym 21990 w_fft_out[52]
.sym 21996 fft_block.w_fft_in[15]
.sym 22000 fft_block.reg_stage.w_index_out[0]
.sym 22012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22016 fft_block.w_fft_in[3]
.sym 22020 fft_block.w_fft_in[2]
.sym 22022 fft_block.w_fft_in[0]
.sym 22027 fft_block.reg_stage.w_input_regs[1]
.sym 22030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22038 fft_block.w_fft_in[1]
.sym 22040 fft_block.reg_stage.w_input_regs[65]
.sym 22046 fft_block.w_fft_in[0]
.sym 22049 fft_block.w_fft_in[1]
.sym 22055 fft_block.w_fft_in[3]
.sym 22080 fft_block.reg_stage.w_input_regs[65]
.sym 22081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 22082 fft_block.reg_stage.w_input_regs[1]
.sym 22085 fft_block.w_fft_in[2]
.sym 22089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22090 CLK$SB_IO_IN_$glb_clk
.sym 22092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22093 fft_block.reg_stage.w_input_regs[4]
.sym 22094 fft_block.reg_stage.w_input_regs[13]
.sym 22095 fft_block.reg_stage.w_input_regs[5]
.sym 22096 fft_block.w_fft_in[1]
.sym 22097 fft_block.reg_stage.w_input_regs[15]
.sym 22098 fft_block.reg_stage.w_input_regs[7]
.sym 22099 fft_block.reg_stage.w_input_regs[6]
.sym 22108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22119 fft_block.reg_stage.w_input_regs[15]
.sym 22121 fft_block.reg_stage.w_input_regs[7]
.sym 22123 fft_block.reg_stage.w_input_regs[6]
.sym 22124 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 22125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22126 fft_block.start_calc
.sym 22127 fft_block.reg_stage.w_input_regs[2]
.sym 22139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22140 fft_block.reg_stage.w_input_regs[8]
.sym 22143 fft_block.reg_stage.w_input_regs[9]
.sym 22146 fft_block.reg_stage.w_input_regs[73]
.sym 22148 fft_block.reg_stage.w_input_regs[2]
.sym 22149 fft_block.reg_stage.w_input_regs[70]
.sym 22154 fft_block.reg_stage.w_index_out[1]
.sym 22156 fft_block.reg_stage.w_index_out[2]
.sym 22157 fft_block.reg_stage.w_input_regs[66]
.sym 22160 fft_block.reg_stage.w_index_out[0]
.sym 22164 fft_block.reg_stage.w_input_regs[72]
.sym 22172 fft_block.reg_stage.w_input_regs[9]
.sym 22173 fft_block.reg_stage.w_input_regs[72]
.sym 22174 fft_block.reg_stage.w_input_regs[8]
.sym 22175 fft_block.reg_stage.w_input_regs[73]
.sym 22178 fft_block.reg_stage.w_input_regs[73]
.sym 22179 fft_block.reg_stage.w_input_regs[9]
.sym 22180 fft_block.reg_stage.w_input_regs[72]
.sym 22181 fft_block.reg_stage.w_input_regs[8]
.sym 22184 fft_block.reg_stage.w_index_out[2]
.sym 22186 fft_block.reg_stage.w_index_out[1]
.sym 22187 fft_block.reg_stage.w_index_out[0]
.sym 22196 fft_block.reg_stage.w_input_regs[66]
.sym 22197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22199 fft_block.reg_stage.w_input_regs[2]
.sym 22202 fft_block.reg_stage.w_index_out[0]
.sym 22203 fft_block.reg_stage.w_index_out[2]
.sym 22205 fft_block.reg_stage.w_index_out[1]
.sym 22211 fft_block.reg_stage.w_input_regs[70]
.sym 22212 fft_block.start_calc_$glb_ce
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22215 fft_block.reg_stage.w_input_regs[70]
.sym 22216 fft_block.reg_stage.w_input_regs[78]
.sym 22217 fft_block.reg_stage.w_input_regs[79]
.sym 22218 fft_block.reg_stage.w_index_out[0]
.sym 22220 fft_block.reg_stage.w_input_regs[71]
.sym 22221 fft_block.reg_stage.w_input_regs[77]
.sym 22222 fft_block.reg_stage.w_index_out[2]
.sym 22229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22230 fft_block.w_fft_in[11]
.sym 22231 fft_block.w_fft_in[2]
.sym 22239 w_fft_out[12]
.sym 22240 fft_block.reg_stage.w_index_out[1]
.sym 22242 fft_block.w_fft_in[13]
.sym 22243 fft_block.sel_in
.sym 22245 fft_block.w_fft_in[9]
.sym 22260 fft_block.w_fft_in[14]
.sym 22261 fft_block.w_fft_in[10]
.sym 22262 fft_block.w_fft_in[12]
.sym 22263 fft_block.w_fft_in[9]
.sym 22267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22269 fft_block.w_fft_in[11]
.sym 22278 fft_block.reg_stage.w_input_regs[77]
.sym 22289 fft_block.w_fft_in[11]
.sym 22296 fft_block.reg_stage.w_input_regs[77]
.sym 22303 fft_block.w_fft_in[12]
.sym 22315 fft_block.w_fft_in[14]
.sym 22321 fft_block.w_fft_in[9]
.sym 22333 fft_block.w_fft_in[10]
.sym 22335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22340 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 22341 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[1]
.sym 22342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22343 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[0]
.sym 22344 w_fft_out[12]
.sym 22345 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 22351 w_fft_out[8]
.sym 22352 fft_block.w_fft_in[7]
.sym 22356 fft_block.w_fft_in[14]
.sym 22357 fft_block.w_fft_in[10]
.sym 22358 fft_block.w_fft_in[12]
.sym 22362 fft_block.stage[0]
.sym 22366 w_fft_out[9]
.sym 22368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 22370 fft_block.stage[1]
.sym 22380 fft_block.reg_stage.w_input_regs[66]
.sym 22383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22386 fft_block.reg_stage.w_input_regs[10]
.sym 22387 fft_block.reg_stage.w_input_regs[75]
.sym 22388 fft_block.reg_stage.w_input_regs[12]
.sym 22389 fft_block.reg_stage.w_input_regs[76]
.sym 22390 fft_block.reg_stage.w_input_regs[11]
.sym 22392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22394 fft_block.reg_stage.w_input_regs[74]
.sym 22395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22397 fft_block.reg_stage.w_input_regs[2]
.sym 22407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22418 fft_block.reg_stage.w_input_regs[75]
.sym 22420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22421 fft_block.reg_stage.w_input_regs[11]
.sym 22424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22426 fft_block.reg_stage.w_input_regs[12]
.sym 22427 fft_block.reg_stage.w_input_regs[76]
.sym 22430 fft_block.reg_stage.w_input_regs[76]
.sym 22431 fft_block.reg_stage.w_input_regs[12]
.sym 22433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22436 fft_block.reg_stage.w_input_regs[74]
.sym 22438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22439 fft_block.reg_stage.w_input_regs[10]
.sym 22442 fft_block.reg_stage.w_input_regs[75]
.sym 22444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22445 fft_block.reg_stage.w_input_regs[11]
.sym 22448 fft_block.reg_stage.w_input_regs[74]
.sym 22449 fft_block.reg_stage.w_input_regs[10]
.sym 22450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22455 fft_block.reg_stage.w_input_regs[2]
.sym 22456 fft_block.reg_stage.w_input_regs[66]
.sym 22457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22458 fft_block.start_calc_$glb_ce
.sym 22459 CLK$SB_IO_IN_$glb_clk
.sym 22461 fft_block.reg_stage.w_index_out[1]
.sym 22462 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I2[1]
.sym 22463 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 22464 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 22465 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 22466 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 22468 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 22478 fft_block.reg_stage.w_input_regs[14]
.sym 22486 w_fft_out[11]
.sym 22488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 22490 fft_block.sel_in
.sym 22507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 22510 fft_block.stage[0]
.sym 22513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 22514 fft_block.stage[1]
.sym 22517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 22525 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_I3[1]
.sym 22528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 22550 fft_block.stage[0]
.sym 22565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 22566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 22568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 22572 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_I3[1]
.sym 22577 fft_block.stage[0]
.sym 22579 fft_block.stage[1]
.sym 22581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22586 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 22587 w_fft_out[74]
.sym 22588 w_fft_out[75]
.sym 22589 w_fft_out[72]
.sym 22590 w_fft_out[73]
.sym 22593 w_fft_out[105]
.sym 22601 fft_block.w_fft_in[9]
.sym 22602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 22612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22613 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 22615 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 22617 fft_block.start_calc
.sym 22625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 22631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 22635 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 22637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 22639 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 22640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 22641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 22642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 22645 fft_block.stage_SB_DFFESR_Q_R
.sym 22646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 22651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 22652 fft_block.sel_in_SB_DFFE_Q_E
.sym 22653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22661 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 22664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 22666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 22667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 22670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 22677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 22683 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 22688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 22695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 22697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 22700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 22704 fft_block.sel_in_SB_DFFE_Q_E
.sym 22705 CLK$SB_IO_IN_$glb_clk
.sym 22706 fft_block.stage_SB_DFFESR_Q_R
.sym 22707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22708 w_fft_out[78]
.sym 22710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 22711 w_fft_out[76]
.sym 22712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22713 w_fft_out[77]
.sym 22714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22719 w_fft_out[1]
.sym 22720 w_fft_out[73]
.sym 22725 $PACKER_VCC_NET
.sym 22728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 22729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 22731 fft_block.stage_SB_DFFESR_Q_R
.sym 22732 insert_data
.sym 22734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22739 fft_block.sel_in
.sym 22749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 22750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 22754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 22755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 22764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 22769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 22778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 22782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 22789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 22793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 22801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 22805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 22813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 22814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 22825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 22827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 22828 CLK$SB_IO_IN_$glb_clk
.sym 22832 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 22833 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 22834 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 22835 fft_block.counter_N_SB_DFFESR_Q_E
.sym 22836 w_fft_out[71]
.sym 22838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 22842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 22843 w_fft_out[77]
.sym 22845 w_fft_out[79]
.sym 22847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22848 addr_count[1]
.sym 22851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 22863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 22871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 22873 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 22875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 22877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 22880 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 22889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 22894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 22898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 22899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 22904 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 22906 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 22911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 22919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 22923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 22928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 22934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 22942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 22948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 22950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22953 insert_data
.sym 22961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 22965 fft_block.counter_N[1]
.sym 22966 w_fft_out[71]
.sym 22968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 22969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 22971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 22973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 22977 fft_block.sel_in
.sym 23001 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 23014 fft_block.sel_in_SB_DFFE_Q_E
.sym 23021 fft_block.sel_in_SB_DFFE_Q_E
.sym 23048 fft_block.sel_in_SB_DFFE_Q_E
.sym 23052 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 23059 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 23073 fft_block.sel_in_SB_DFFE_Q_E
.sym 23074 CLK$SB_IO_IN_$glb_clk
.sym 23098 fft_block.sel_in
.sym 24530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 24572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 24576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 24577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 24582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 24585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 24590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 24594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 24595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 24598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 24599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 24600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 24601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 24604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 24606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 24610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 24617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 24623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 24628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 24631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 24640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 24641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 24642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 24643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 24646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 24650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24651 CLK$SB_IO_IN_$glb_clk
.sym 24657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 24661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 24662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 24663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 24664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24668 $PACKER_VCC_NET
.sym 24669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 24671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 24673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 24675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 24676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 24679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 24696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 24697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 24700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 24702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 24705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 24709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 24719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 24735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 24737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 24742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 24743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 24745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 24746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 24749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 24752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[1]
.sym 24753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 24760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 24761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 24763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 24764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 24765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 24768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 24769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 24770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 24773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 24775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 24779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 24780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 24785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 24786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 24788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 24793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 24794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 24797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 24798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[1]
.sym 24799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 24800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 24809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 24812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 24813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[15]
.sym 24817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 24818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 24820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 24833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 24840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 24843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 24844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 24847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 24857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 24860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 24861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 24862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 24864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 24868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 24869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24874 fft_block.reg_stage.w_cms_reg[28]
.sym 24881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 24884 fft_block.reg_stage.w_cms_reg[27]
.sym 24890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 24891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 24892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 24893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24897 fft_block.reg_stage.w_cms_reg[27]
.sym 24898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 24902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 24903 fft_block.reg_stage.w_cms_reg[28]
.sym 24904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 24905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 24908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 24914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 24916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 24917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 24920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 24922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 24932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 24933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 24934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 24935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 24939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 24941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 24944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 24946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 24954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 24959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 24960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 24961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 24964 fft_block.reg_stage.w_c_in[0]
.sym 24974 fft_block.reg_stage.w_c_in[7]
.sym 24985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 24999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 25000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 25001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 25003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 25004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 25006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 25009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 25011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 25013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 25019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 25021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 25025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 25026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 25033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 25038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 25039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 25043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 25046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 25052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 25057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 25062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 25063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 25064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 25066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 25067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 25069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 25073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 25077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 25081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25094 fft_block.reg_stage.w_cps_in[8]
.sym 25095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 25111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25114 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 25115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 25119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25124 fft_block.reg_stage.w_c_in[0]
.sym 25127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25131 fft_block.reg_stage.w_c_in[3]
.sym 25134 fft_block.reg_stage.w_c_in[7]
.sym 25136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 25142 fft_block.reg_stage.w_c_in[0]
.sym 25148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25162 fft_block.reg_stage.w_c_in[7]
.sym 25168 fft_block.reg_stage.w_c_in[3]
.sym 25173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 25178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 25179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25182 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 25183 CLK$SB_IO_IN_$glb_clk
.sym 25185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25189 fft_block.reg_stage.w_c_in[3]
.sym 25190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25196 fft_block.reg_stage.w_index_out[1]
.sym 25199 fft_block.reg_stage.w_cps_in[8]
.sym 25200 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 25202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 25204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 25205 fft_block.reg_stage.w_c_in[1]
.sym 25206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 25207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 25208 fft_block.reg_stage.w_cms_in[0]
.sym 25210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 25216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 25220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 25242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25258 $nextpnr_ICESTORM_LC_63$O
.sym 25261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 25303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25321 fft_block.reg_stage.w_cps_in[7]
.sym 25324 fft_block.reg_stage.w_input_regs[59]
.sym 25325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 25327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25332 fft_block.reg_stage.w_input_regs[56]
.sym 25338 fft_block.reg_stage.w_input_regs[61]
.sym 25341 fft_block.reg_stage.w_input_regs[120]
.sym 25344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 25349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 25351 fft_block.reg_stage.w_input_regs[54]
.sym 25352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 25357 fft_block.start_calc
.sym 25358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 25366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 25368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 25374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 25378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 25384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 25388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 25390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 25391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 25400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 25401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 25402 fft_block.start_calc
.sym 25403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 25409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 25412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 25415 fft_block.reg_stage.w_input_regs[54]
.sym 25418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 25419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 25420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 25424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25425 fft_block.reg_stage.w_input_regs[54]
.sym 25427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 25428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25434 w_fft_out[48]
.sym 25436 w_fft_out[49]
.sym 25445 fft_block.reg_stage.w_input_regs[54]
.sym 25446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 25447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 25448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25449 fft_block.reg_stage.w_input_regs[62]
.sym 25450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 25456 fft_block.reg_stage.w_input_regs[57]
.sym 25457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25462 fft_block.w_fft_in[2]
.sym 25463 fft_block.reg_stage.w_input_regs[60]
.sym 25465 fft_block.reg_stage.w_input_regs[58]
.sym 25466 fft_block.w_fft_in[2]
.sym 25473 fft_block.reg_stage.w_input_regs[49]
.sym 25476 fft_block.reg_stage.w_input_regs[48]
.sym 25480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25481 fft_block.reg_stage.w_input_regs[49]
.sym 25485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 25487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 25493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 25494 fft_block.reg_stage.w_input_regs[53]
.sym 25497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 25502 fft_block.reg_stage.w_input_regs[112]
.sym 25505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 25506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 25507 fft_block.reg_stage.w_input_regs[49]
.sym 25508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 25519 fft_block.reg_stage.w_input_regs[53]
.sym 25524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 25526 fft_block.reg_stage.w_input_regs[53]
.sym 25529 fft_block.reg_stage.w_input_regs[48]
.sym 25530 fft_block.reg_stage.w_input_regs[49]
.sym 25531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 25532 fft_block.reg_stage.w_input_regs[112]
.sym 25536 fft_block.reg_stage.w_input_regs[48]
.sym 25537 fft_block.reg_stage.w_input_regs[112]
.sym 25541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 25542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 25543 fft_block.reg_stage.w_input_regs[49]
.sym 25544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25554 fft_block.reg_stage.w_input_regs[122]
.sym 25555 fft_block.reg_stage.w_input_regs[114]
.sym 25556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25558 fft_block.reg_stage.w_input_regs[120]
.sym 25559 fft_block.reg_stage.w_input_regs[123]
.sym 25560 fft_block.reg_stage.w_input_regs[112]
.sym 25561 fft_block.reg_stage.w_input_regs[113]
.sym 25579 fft_block.w_fft_in[1]
.sym 25580 fft_block.reg_stage.w_input_regs[53]
.sym 25581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25582 fft_block.w_fft_in[11]
.sym 25583 fft_block.w_fft_in[14]
.sym 25584 fft_block.reg_stage.w_input_regs[63]
.sym 25585 fft_block.w_fft_in[5]
.sym 25586 fft_block.w_fft_in[10]
.sym 25589 fft_block.w_fft_in[7]
.sym 25597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25602 fft_block.w_fft_in[9]
.sym 25603 fft_block.w_fft_in[1]
.sym 25606 fft_block.w_fft_in[8]
.sym 25608 fft_block.w_fft_in[0]
.sym 25612 fft_block.reg_stage.w_input_regs[114]
.sym 25617 fft_block.reg_stage.w_input_regs[112]
.sym 25622 fft_block.w_fft_in[2]
.sym 25626 fft_block.reg_stage.w_input_regs[113]
.sym 25628 fft_block.w_fft_in[8]
.sym 25634 fft_block.w_fft_in[1]
.sym 25642 fft_block.reg_stage.w_input_regs[113]
.sym 25649 fft_block.w_fft_in[2]
.sym 25652 fft_block.w_fft_in[0]
.sym 25658 fft_block.reg_stage.w_input_regs[114]
.sym 25667 fft_block.w_fft_in[9]
.sym 25673 fft_block.reg_stage.w_input_regs[112]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25677 fft_block.reg_stage.w_input_regs[126]
.sym 25679 fft_block.reg_stage.w_input_regs[116]
.sym 25681 fft_block.reg_stage.w_input_regs[125]
.sym 25682 fft_block.reg_stage.w_input_regs[119]
.sym 25683 fft_block.reg_stage.w_input_regs[124]
.sym 25684 fft_block.reg_stage.w_input_regs[127]
.sym 25689 fft_block.reg_stage.w_input_regs[56]
.sym 25693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25694 fft_block.w_fft_in[8]
.sym 25698 fft_block.reg_stage.w_c_in[0]
.sym 25700 fft_block.w_fft_in[0]
.sym 25703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25704 fft_block.reg_stage.w_index_out[2]
.sym 25708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 25720 fft_block.reg_stage.w_index_out[2]
.sym 25725 fft_block.reg_stage.w_index_out[0]
.sym 25729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25736 fft_block.reg_stage.w_input_regs[116]
.sym 25742 fft_block.w_fft_in[11]
.sym 25746 fft_block.w_fft_in[10]
.sym 25747 fft_block.w_fft_in[12]
.sym 25749 fft_block.reg_stage.w_index_out[1]
.sym 25751 fft_block.reg_stage.w_input_regs[116]
.sym 25757 fft_block.w_fft_in[11]
.sym 25775 fft_block.w_fft_in[12]
.sym 25783 fft_block.w_fft_in[10]
.sym 25787 fft_block.reg_stage.w_index_out[1]
.sym 25788 fft_block.reg_stage.w_index_out[0]
.sym 25789 fft_block.reg_stage.w_index_out[2]
.sym 25793 fft_block.reg_stage.w_index_out[0]
.sym 25794 fft_block.reg_stage.w_index_out[1]
.sym 25796 fft_block.reg_stage.w_index_out[2]
.sym 25797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25801 w_fft_out[59]
.sym 25803 w_fft_out[60]
.sym 25804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25814 fft_block.reg_stage.w_input_regs[58]
.sym 25816 fft_block.reg_stage.w_input_regs[59]
.sym 25822 fft_block.w_fft_in[0]
.sym 25824 fft_block.reg_stage.w_input_regs[116]
.sym 25830 fft_block.reg_stage.w_input_regs[61]
.sym 25835 fft_block.w_fft_in[3]
.sym 25842 fft_block.w_fft_in[3]
.sym 25853 fft_block.w_fft_in[14]
.sym 25854 fft_block.w_fft_in[15]
.sym 25855 fft_block.w_fft_in[5]
.sym 25856 fft_block.w_fft_in[13]
.sym 25859 fft_block.w_fft_in[7]
.sym 25860 fft_block.w_fft_in[4]
.sym 25864 fft_block.w_fft_in[6]
.sym 25868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25876 fft_block.w_fft_in[7]
.sym 25882 fft_block.w_fft_in[5]
.sym 25889 fft_block.w_fft_in[14]
.sym 25893 fft_block.w_fft_in[15]
.sym 25899 fft_block.w_fft_in[4]
.sym 25904 fft_block.w_fft_in[6]
.sym 25911 fft_block.w_fft_in[3]
.sym 25919 fft_block.w_fft_in[13]
.sym 25920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25923 w_fft_out[50]
.sym 25924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25928 w_fft_out[53]
.sym 25930 w_fft_out[51]
.sym 25939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25941 fft_block.reg_stage.w_input_regs[62]
.sym 25943 fft_block.reg_stage.w_input_regs[63]
.sym 25944 w_fft_out[59]
.sym 25958 fft_block.w_fft_in[2]
.sym 25965 fft_block.reg_stage.w_input_regs[53]
.sym 25976 fft_block.reg_stage.w_input_regs[52]
.sym 25984 fft_block.reg_stage.w_input_regs[116]
.sym 25989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25991 fft_block.reg_stage.w_input_regs[117]
.sym 25995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26005 fft_block.reg_stage.w_input_regs[53]
.sym 26006 fft_block.reg_stage.w_input_regs[117]
.sym 26015 fft_block.reg_stage.w_input_regs[53]
.sym 26016 fft_block.reg_stage.w_input_regs[117]
.sym 26018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26040 fft_block.reg_stage.w_input_regs[116]
.sym 26041 fft_block.reg_stage.w_input_regs[52]
.sym 26042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26043 fft_block.start_calc_$glb_ce
.sym 26044 CLK$SB_IO_IN_$glb_clk
.sym 26060 fft_block.reg_stage.w_input_regs[118]
.sym 26062 fft_block.reg_stage.w_input_regs[115]
.sym 26073 fft_block.w_fft_in[7]
.sym 26074 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26075 fft_block.w_fft_in[1]
.sym 26078 addr_count[0]
.sym 26079 fft_block.w_fft_in[14]
.sym 26080 fft_block.reg_stage.w_input_regs[71]
.sym 26081 fft_block.w_fft_in[5]
.sym 26088 fft_block.w_fft_in[5]
.sym 26097 fft_block.w_fft_in[4]
.sym 26099 fft_block.w_fft_in[1]
.sym 26105 fft_block.w_fft_in[3]
.sym 26114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26129 fft_block.w_fft_in[3]
.sym 26133 fft_block.w_fft_in[5]
.sym 26159 fft_block.w_fft_in[1]
.sym 26162 fft_block.w_fft_in[4]
.sym 26166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26167 CLK$SB_IO_IN_$glb_clk
.sym 26169 w_fft_out[2]
.sym 26170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26172 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[1]
.sym 26173 w_fft_out[4]
.sym 26174 fft_block.w_fft_in[2]
.sym 26175 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 26176 w_fft_out[3]
.sym 26177 $PACKER_VCC_NET
.sym 26184 fft_block.w_fft_in[0]
.sym 26188 fft_block.sel_in
.sym 26191 fft_block.w_fft_in[3]
.sym 26194 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[2]
.sym 26196 fft_block.reg_stage.w_index_out[2]
.sym 26198 addr_count[1]
.sym 26204 fft_block.reg_stage.w_index_out[0]
.sym 26215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26217 fft_block.w_fft_in[15]
.sym 26219 fft_block.reg_stage.w_input_regs[67]
.sym 26221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26225 fft_block.w_fft_in[4]
.sym 26226 fft_block.w_fft_in[6]
.sym 26228 fft_block.w_fft_in[1]
.sym 26235 fft_block.w_fft_in[7]
.sym 26236 fft_block.reg_stage.w_input_regs[3]
.sym 26239 fft_block.w_fft_in[5]
.sym 26241 fft_block.w_fft_in[13]
.sym 26243 fft_block.reg_stage.w_input_regs[67]
.sym 26244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26246 fft_block.reg_stage.w_input_regs[3]
.sym 26252 fft_block.w_fft_in[4]
.sym 26257 fft_block.w_fft_in[13]
.sym 26262 fft_block.w_fft_in[5]
.sym 26267 fft_block.w_fft_in[1]
.sym 26273 fft_block.w_fft_in[15]
.sym 26281 fft_block.w_fft_in[7]
.sym 26288 fft_block.w_fft_in[6]
.sym 26289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26292 fft_block.w_fft_in[6]
.sym 26293 fft_block.w_fft_in[7]
.sym 26294 fft_block.w_fft_in[1]
.sym 26295 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[0]
.sym 26297 fft_block.w_fft_in[5]
.sym 26298 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[0]
.sym 26299 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 26305 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 26308 fft_block.reg_stage.w_input_regs[4]
.sym 26313 fft_block.w_fft_in[4]
.sym 26314 fft_block.reg_stage.w_input_regs[3]
.sym 26316 fft_block.reg_stage.w_index_out[1]
.sym 26317 fft_block.reg_stage.w_input_regs[13]
.sym 26318 $PACKER_VCC_NET
.sym 26321 addr_count[2]
.sym 26322 addr_count[2]
.sym 26323 fft_block.reg_stage.w_input_regs[15]
.sym 26324 fft_block.reg_stage.w_input_regs[70]
.sym 26325 fft_block.sel_in
.sym 26326 w_fft_out[3]
.sym 26327 fft_block.reg_stage.w_input_regs[6]
.sym 26335 fft_block.w_fft_in[15]
.sym 26336 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[1]
.sym 26337 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 26338 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[0]
.sym 26345 fft_block.reg_stage.w_input_regs[78]
.sym 26346 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26348 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 26353 fft_block.stage[1]
.sym 26357 fft_block.w_fft_in[6]
.sym 26358 fft_block.w_fft_in[7]
.sym 26359 fft_block.w_fft_in[13]
.sym 26360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26361 fft_block.stage[1]
.sym 26367 fft_block.w_fft_in[6]
.sym 26372 fft_block.reg_stage.w_input_regs[78]
.sym 26378 fft_block.w_fft_in[15]
.sym 26384 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[1]
.sym 26385 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26386 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[0]
.sym 26387 fft_block.stage[1]
.sym 26397 fft_block.w_fft_in[7]
.sym 26405 fft_block.w_fft_in[13]
.sym 26408 fft_block.stage[1]
.sym 26409 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 26411 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 26412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26416 w_fft_out[13]
.sym 26421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26431 fft_block.w_fft_in[15]
.sym 26435 fft_block.reg_stage.w_index_out[0]
.sym 26438 fft_block.sel_in
.sym 26440 fft_block.reg_stage.w_input_regs[79]
.sym 26442 fft_block.reg_stage.w_index_out[0]
.sym 26444 fft_block.counter_N[2]
.sym 26445 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 26446 fft_block.reg_stage.w_input_regs[71]
.sym 26450 fft_block.reg_stage.w_index_out[2]
.sym 26457 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I2[1]
.sym 26459 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 26462 fft_block.reg_stage.w_input_regs[77]
.sym 26466 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 26467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26468 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 26470 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 26477 fft_block.reg_stage.w_input_regs[13]
.sym 26478 $PACKER_VCC_NET
.sym 26481 fft_block.stage[1]
.sym 26482 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 26485 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26486 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 26488 $nextpnr_ICESTORM_LC_38$O
.sym 26490 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 26494 $nextpnr_ICESTORM_LC_39$I3
.sym 26497 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 26500 $nextpnr_ICESTORM_LC_39$COUT
.sym 26503 $PACKER_VCC_NET
.sym 26504 $nextpnr_ICESTORM_LC_39$I3
.sym 26507 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 26508 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26509 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I2[1]
.sym 26510 $nextpnr_ICESTORM_LC_39$COUT
.sym 26513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26515 fft_block.reg_stage.w_input_regs[77]
.sym 26516 fft_block.reg_stage.w_input_regs[13]
.sym 26519 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 26521 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 26525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26526 fft_block.reg_stage.w_input_regs[13]
.sym 26527 fft_block.reg_stage.w_input_regs[77]
.sym 26531 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 26532 fft_block.stage[1]
.sym 26533 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I2[1]
.sym 26534 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26535 fft_block.start_calc_$glb_ce
.sym 26536 CLK$SB_IO_IN_$glb_clk
.sym 26539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26541 w_fft_out[5]
.sym 26542 w_fft_out[15]
.sym 26543 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26545 w_fft_out[14]
.sym 26558 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 26562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 26563 w_fft_out[15]
.sym 26564 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 26565 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 26569 addr_count[0]
.sym 26570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 26571 w_fft_out[12]
.sym 26572 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[1]
.sym 26581 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 26584 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 26586 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_I3[1]
.sym 26589 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 26590 $PACKER_VCC_NET
.sym 26594 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 26596 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 26597 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 26599 fft_block.stage[1]
.sym 26600 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26603 fft_block.stage[0]
.sym 26606 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 26612 fft_block.stage[1]
.sym 26613 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 26614 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 26615 fft_block.stage[0]
.sym 26618 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 26620 fft_block.stage[0]
.sym 26621 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 26625 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 26626 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 26627 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 26630 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 26631 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 26633 $PACKER_VCC_NET
.sym 26636 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 26637 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 26638 fft_block.stage[1]
.sym 26639 fft_block.stage[0]
.sym 26642 fft_block.stage[0]
.sym 26643 $PACKER_VCC_NET
.sym 26644 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_I3[1]
.sym 26654 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 26657 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 26661 w_fft_out[7]
.sym 26664 w_fft_out[6]
.sym 26668 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 26669 w_fft_out[106]
.sym 26673 fft_block.reg_stage.w_index_out[1]
.sym 26674 w_fft_out[12]
.sym 26677 fft_block.sel_in
.sym 26680 insert_data
.sym 26682 fft_block.w_fft_in[9]
.sym 26684 fft_block.w_fft_in[13]
.sym 26685 addr_count[1]
.sym 26687 w_fft_out[72]
.sym 26690 fft_block.counter_N[2]
.sym 26694 fft_block.counter_N[1]
.sym 26695 fft_block.counter_N_SB_DFFESR_Q_E
.sym 26703 $PACKER_VCC_NET
.sym 26707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 26709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 26711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 26717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 26724 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 26725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 26726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 26727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 26728 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 26729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 26730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 26732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 26734 $nextpnr_ICESTORM_LC_70$O
.sym 26736 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 26740 $nextpnr_ICESTORM_LC_71$I3
.sym 26742 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 26743 $PACKER_VCC_NET
.sym 26750 $nextpnr_ICESTORM_LC_71$I3
.sym 26753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 26755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 26756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 26762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 26765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 26766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 26767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 26768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 26771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 26773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 26781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26782 CLK$SB_IO_IN_$glb_clk
.sym 26785 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 26786 addr_count_SB_DFFESR_Q_R[2]
.sym 26787 addr_count[0]
.sym 26790 addr_count[1]
.sym 26791 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 26792 w_fft_out[75]
.sym 26799 w_fft_out[6]
.sym 26801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26803 w_fft_out[9]
.sym 26806 w_fft_out[75]
.sym 26809 fft_block.sel_in
.sym 26810 fft_block.counter_N[0]
.sym 26811 w_fft_out[74]
.sym 26813 addr_count[2]
.sym 26815 w_fft_out[72]
.sym 26825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 26836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 26843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 26848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 26849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 26851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 26853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 26854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 26855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 26859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 26860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 26861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 26865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 26876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 26883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 26884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 26885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 26890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 26894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 26895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 26900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 26902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 26904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26905 CLK$SB_IO_IN_$glb_clk
.sym 26909 fft_block.counter_N[2]
.sym 26910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26911 fft_block.counter_N[1]
.sym 26912 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 26913 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 26914 fft_block.counter_N[0]
.sym 26919 w_fft_out[11]
.sym 26921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 26923 w_fft_out[78]
.sym 26924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 26927 w_fft_out[79]
.sym 26928 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 26929 w_fft_out[76]
.sym 26930 addr_count_SB_DFFESR_Q_R[2]
.sym 26931 addr_count_SB_DFFESR_Q_R[2]
.sym 26948 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[1]
.sym 26951 addr_count[0]
.sym 26952 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 26956 insert_data
.sym 26959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 26964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 26967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26968 fft_block.counter_N[1]
.sym 26970 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 26971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[15]
.sym 26978 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 26979 fft_block.counter_N[0]
.sym 26980 $nextpnr_ICESTORM_LC_41$O
.sym 26982 insert_data
.sym 26986 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 26989 insert_data
.sym 26993 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 26995 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 26996 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 26999 addr_count[0]
.sym 27001 insert_data
.sym 27002 fft_block.counter_N[0]
.sym 27005 fft_block.counter_N[0]
.sym 27006 insert_data
.sym 27007 fft_block.counter_N[1]
.sym 27011 insert_data
.sym 27012 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[1]
.sym 27013 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 27018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 27020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[15]
.sym 27027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27032 addr_count[2]
.sym 27045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27047 fft_block.counter_N[0]
.sym 27053 fft_block.counter_N[2]
.sym 27054 fft_block.counter_N[2]
.sym 27055 fft_block.fill_regs_SB_DFFE_Q_D
.sym 27057 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 27079 insert_data
.sym 27091 addr_count_SB_DFFESR_Q_R[2]
.sym 27094 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 27105 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 27106 addr_count_SB_DFFESR_Q_R[2]
.sym 27107 insert_data
.sym 27151 CLK$SB_IO_IN_$glb_clk
.sym 27165 insert_data
.sym 28616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 28656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 28666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 28689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 28727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 28787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 28811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 28818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 28820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 28823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 28827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 28828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 28833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 28837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 28839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 28840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 28842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 28844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 28846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 28847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 28850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 28853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 28868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 28869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 28870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 28871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 28875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 28876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 28880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 28882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 28886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 28887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 28890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 28891 CLK$SB_IO_IN_$glb_clk
.sym 28892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 28906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 28907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 28911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 28919 fft_block.reg_stage.w_c_reg[25]
.sym 28934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 28936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 28941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 28944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 28945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 28946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 28951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 28952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 28967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 28968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 28969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 28976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 28982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 28985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 28986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 28992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 28993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 29013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[15]
.sym 29030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 29032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 29034 fft_block.reg_stage.w_cps_in[8]
.sym 29038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 29057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 29063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 29069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 29070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 29071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 29075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29079 fft_block.reg_stage.w_c_reg[25]
.sym 29081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29082 fft_block.reg_stage.w_c_reg[24]
.sym 29086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 29088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 29091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29092 fft_block.reg_stage.w_c_reg[24]
.sym 29093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29104 fft_block.reg_stage.w_c_reg[25]
.sym 29105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 29116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 29120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29123 fft_block.reg_stage.w_c_reg[25]
.sym 29132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 29133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 29134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 29135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 29136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29185 fft_block.reg_stage.w_c_reg[27]
.sym 29187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 29191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29192 fft_block.reg_stage.w_c_reg[31]
.sym 29193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 29196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 29198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 29199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 29201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 29206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 29209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29210 fft_block.reg_stage.w_c_reg[25]
.sym 29213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29214 fft_block.reg_stage.w_c_reg[27]
.sym 29215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29219 fft_block.reg_stage.w_c_reg[27]
.sym 29220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 29227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 29231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 29232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 29233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 29234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 29237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29240 fft_block.reg_stage.w_c_reg[25]
.sym 29243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 29245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 29246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29252 fft_block.reg_stage.w_c_reg[27]
.sym 29255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 29257 fft_block.reg_stage.w_c_reg[31]
.sym 29258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 29276 fft_block.reg_stage.w_cps_in[4]
.sym 29278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 29279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 29282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29284 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 29285 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 29286 fft_block.reg_stage.w_c_in[3]
.sym 29305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 29309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 29310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 29312 fft_block.reg_stage.w_input_regs[60]
.sym 29315 fft_block.reg_stage.w_cps_in[8]
.sym 29318 fft_block.reg_stage.w_input_regs[59]
.sym 29324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29329 fft_block.reg_stage.w_input_regs[61]
.sym 29337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 29338 fft_block.reg_stage.w_input_regs[60]
.sym 29339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 29344 fft_block.reg_stage.w_input_regs[61]
.sym 29345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29355 fft_block.reg_stage.w_input_regs[59]
.sym 29356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 29361 fft_block.reg_stage.w_cps_in[8]
.sym 29366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 29369 fft_block.reg_stage.w_input_regs[59]
.sym 29373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29374 fft_block.reg_stage.w_input_regs[60]
.sym 29375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 29379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29380 fft_block.reg_stage.w_input_regs[61]
.sym 29381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 29401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 29405 fft_block.reg_stage.w_c_in[7]
.sym 29406 fft_block.reg_stage.w_c_in[0]
.sym 29408 fft_block.reg_stage.w_input_regs[60]
.sym 29420 w_fft_out[48]
.sym 29426 fft_block.reg_stage.w_input_regs[63]
.sym 29427 fft_block.reg_stage.w_input_regs[62]
.sym 29428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 29432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 29434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 29436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 29439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29442 fft_block.reg_stage.w_input_regs[120]
.sym 29443 fft_block.reg_stage.w_input_regs[56]
.sym 29447 fft_block.reg_stage.w_input_regs[57]
.sym 29451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 29456 fft_block.reg_stage.w_input_regs[58]
.sym 29459 fft_block.reg_stage.w_input_regs[120]
.sym 29460 fft_block.reg_stage.w_input_regs[57]
.sym 29461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 29462 fft_block.reg_stage.w_input_regs[56]
.sym 29466 fft_block.reg_stage.w_input_regs[63]
.sym 29467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 29468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29478 fft_block.reg_stage.w_input_regs[63]
.sym 29479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 29480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29484 fft_block.reg_stage.w_input_regs[62]
.sym 29486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 29489 fft_block.reg_stage.w_input_regs[62]
.sym 29490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 29501 fft_block.reg_stage.w_input_regs[58]
.sym 29502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 29504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 29520 fft_block.reg_stage.w_input_regs[63]
.sym 29522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 29524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29534 fft_block.w_fft_in[15]
.sym 29539 fft_block.w_fft_in[11]
.sym 29540 fft_block.w_fft_in[12]
.sym 29541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29556 fft_block.reg_stage.w_input_regs[113]
.sym 29558 fft_block.reg_stage.w_input_regs[114]
.sym 29562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 29566 fft_block.reg_stage.w_input_regs[49]
.sym 29576 fft_block.reg_stage.w_input_regs[50]
.sym 29588 fft_block.reg_stage.w_input_regs[113]
.sym 29589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 29590 fft_block.reg_stage.w_input_regs[49]
.sym 29600 fft_block.reg_stage.w_input_regs[49]
.sym 29602 fft_block.reg_stage.w_input_regs[113]
.sym 29603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 29613 fft_block.reg_stage.w_input_regs[50]
.sym 29614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29615 fft_block.reg_stage.w_input_regs[114]
.sym 29628 fft_block.start_calc_$glb_ce
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 29655 fft_block.reg_stage.w_input_regs[120]
.sym 29657 fft_block.reg_stage.w_input_regs[123]
.sym 29658 w_fft_out[48]
.sym 29660 fft_block.reg_stage.w_input_regs[126]
.sym 29661 fft_block.w_fft_in[4]
.sym 29662 w_fft_out[49]
.sym 29663 fft_block.reg_stage.w_input_regs[122]
.sym 29664 fft_block.w_fft_in[13]
.sym 29673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29676 fft_block.w_fft_in[0]
.sym 29678 fft_block.reg_stage.w_input_regs[124]
.sym 29683 fft_block.reg_stage.w_input_regs[50]
.sym 29686 fft_block.w_fft_in[8]
.sym 29687 fft_block.w_fft_in[2]
.sym 29688 fft_block.w_fft_in[1]
.sym 29689 fft_block.reg_stage.w_input_regs[114]
.sym 29690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29697 fft_block.w_fft_in[10]
.sym 29699 fft_block.w_fft_in[11]
.sym 29705 fft_block.w_fft_in[10]
.sym 29714 fft_block.w_fft_in[2]
.sym 29717 fft_block.reg_stage.w_input_regs[124]
.sym 29723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29725 fft_block.reg_stage.w_input_regs[114]
.sym 29726 fft_block.reg_stage.w_input_regs[50]
.sym 29732 fft_block.w_fft_in[8]
.sym 29738 fft_block.w_fft_in[11]
.sym 29743 fft_block.w_fft_in[0]
.sym 29748 fft_block.w_fft_in[1]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29762 fft_block.reg_stage.w_input_regs[120]
.sym 29766 fft_block.reg_stage.w_input_regs[122]
.sym 29768 fft_block.reg_stage.w_input_regs[123]
.sym 29770 $PACKER_VCC_NET
.sym 29776 fft_block.reg_stage.w_input_regs[120]
.sym 29796 fft_block.w_fft_in[14]
.sym 29806 fft_block.w_fft_in[15]
.sym 29810 fft_block.w_fft_in[7]
.sym 29812 fft_block.w_fft_in[12]
.sym 29821 fft_block.w_fft_in[4]
.sym 29822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29824 fft_block.w_fft_in[13]
.sym 29829 fft_block.w_fft_in[14]
.sym 29841 fft_block.w_fft_in[4]
.sym 29852 fft_block.w_fft_in[13]
.sym 29861 fft_block.w_fft_in[7]
.sym 29867 fft_block.w_fft_in[12]
.sym 29873 fft_block.w_fft_in[15]
.sym 29874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29888 fft_block.counter_N[2]
.sym 29889 fft_block.reg_stage.w_input_regs[126]
.sym 29890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 29901 w_fft_out[48]
.sym 29904 w_fft_out[51]
.sym 29912 fft_block.reg_stage.w_input_regs[127]
.sym 29922 fft_block.reg_stage.w_input_regs[125]
.sym 29924 fft_block.reg_stage.w_input_regs[124]
.sym 29925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29933 fft_block.reg_stage.w_input_regs[61]
.sym 29938 fft_block.reg_stage.w_input_regs[60]
.sym 29946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29958 fft_block.reg_stage.w_input_regs[60]
.sym 29959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29960 fft_block.reg_stage.w_input_regs[124]
.sym 29970 fft_block.reg_stage.w_input_regs[61]
.sym 29971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29972 fft_block.reg_stage.w_input_regs[125]
.sym 29975 fft_block.reg_stage.w_input_regs[124]
.sym 29976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29977 fft_block.reg_stage.w_input_regs[60]
.sym 29981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29982 fft_block.reg_stage.w_input_regs[125]
.sym 29984 fft_block.reg_stage.w_input_regs[61]
.sym 29997 fft_block.start_calc_$glb_ce
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 30014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30016 w_fft_out[59]
.sym 30018 fft_block.w_fft_in[10]
.sym 30019 fft_block.w_fft_in[11]
.sym 30023 fft_block.w_fft_in[1]
.sym 30026 fft_block.w_fft_in[15]
.sym 30027 w_fft_out[60]
.sym 30030 w_fft_out[51]
.sym 30042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30045 fft_block.reg_stage.w_input_regs[116]
.sym 30048 fft_block.reg_stage.w_input_regs[115]
.sym 30052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30056 fft_block.reg_stage.w_input_regs[118]
.sym 30061 fft_block.reg_stage.w_input_regs[52]
.sym 30062 fft_block.reg_stage.w_input_regs[54]
.sym 30063 fft_block.reg_stage.w_input_regs[51]
.sym 30074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30076 fft_block.reg_stage.w_input_regs[51]
.sym 30077 fft_block.reg_stage.w_input_regs[115]
.sym 30081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30082 fft_block.reg_stage.w_input_regs[115]
.sym 30083 fft_block.reg_stage.w_input_regs[51]
.sym 30099 fft_block.reg_stage.w_input_regs[54]
.sym 30100 fft_block.reg_stage.w_input_regs[118]
.sym 30101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30104 fft_block.reg_stage.w_input_regs[54]
.sym 30106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30107 fft_block.reg_stage.w_input_regs[118]
.sym 30116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30117 fft_block.reg_stage.w_input_regs[52]
.sym 30119 fft_block.reg_stage.w_input_regs[116]
.sym 30120 fft_block.start_calc_$glb_ce
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30135 w_fft_out[50]
.sym 30139 fft_block.reg_stage.w_index_out[2]
.sym 30140 fft_block.reg_stage.w_index_out[0]
.sym 30142 w_fft_out[0]
.sym 30143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 30147 fft_block.w_fft_in[6]
.sym 30149 fft_block.w_fft_in[7]
.sym 30151 w_fft_out[48]
.sym 30152 w_fft_out[2]
.sym 30154 w_fft_out[53]
.sym 30155 w_fft_out[49]
.sym 30157 fft_block.w_fft_in[5]
.sym 30261 w_fft_out[3]
.sym 30265 fft_block.w_fft_in[3]
.sym 30266 fft_block.reg_stage.w_index_out[1]
.sym 30269 $PACKER_VCC_NET
.sym 30270 w_fft_out[4]
.sym 30272 fft_block.w_fft_in[2]
.sym 30279 fft_block.w_fft_in[1]
.sym 30287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30288 fft_block.reg_stage.w_input_regs[4]
.sym 30290 fft_block.reg_stage.w_input_regs[5]
.sym 30292 fft_block.reg_stage.w_input_regs[3]
.sym 30296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30298 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[1]
.sym 30299 addr_count[0]
.sym 30300 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[0]
.sym 30304 addr_count[2]
.sym 30305 fft_block.reg_stage.w_input_regs[69]
.sym 30307 addr_count[1]
.sym 30308 fft_block.sel_in
.sym 30310 fft_block.reg_stage.w_input_regs[68]
.sym 30312 fft_block.reg_stage.w_input_regs[67]
.sym 30313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30316 fft_block.sel_in
.sym 30321 fft_block.reg_stage.w_input_regs[3]
.sym 30322 fft_block.reg_stage.w_input_regs[67]
.sym 30323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30326 fft_block.reg_stage.w_input_regs[4]
.sym 30327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30328 fft_block.reg_stage.w_input_regs[68]
.sym 30332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30334 fft_block.reg_stage.w_input_regs[69]
.sym 30335 fft_block.reg_stage.w_input_regs[5]
.sym 30338 addr_count[2]
.sym 30339 addr_count[1]
.sym 30340 addr_count[0]
.sym 30344 fft_block.reg_stage.w_input_regs[69]
.sym 30345 fft_block.reg_stage.w_input_regs[5]
.sym 30346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30351 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[0]
.sym 30352 fft_block.sel_in
.sym 30353 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[1]
.sym 30356 addr_count[1]
.sym 30357 addr_count[0]
.sym 30358 fft_block.sel_in
.sym 30359 addr_count[2]
.sym 30362 fft_block.reg_stage.w_input_regs[4]
.sym 30363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30364 fft_block.reg_stage.w_input_regs[68]
.sym 30366 fft_block.start_calc_$glb_ce
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30381 w_fft_out[114]
.sym 30383 fft_block.w_fft_in[2]
.sym 30385 fft_block.reg_stage.w_index_out[0]
.sym 30386 fft_block.reg_stage.w_index_out[2]
.sym 30387 fft_block.counter_N[2]
.sym 30388 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[0]
.sym 30394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30395 fft_block.w_fft_in[5]
.sym 30398 fft_block.counter_N[2]
.sym 30399 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[1]
.sym 30400 w_fft_out[13]
.sym 30401 fft_block.w_fft_in[6]
.sym 30402 fft_block.counter_N[2]
.sym 30403 fft_block.w_fft_in[7]
.sym 30404 w_fft_out[51]
.sym 30411 addr_count[1]
.sym 30413 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 30414 fft_block.sel_in
.sym 30416 addr_count[0]
.sym 30417 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[1]
.sym 30421 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[1]
.sym 30422 fft_block.sel_in
.sym 30423 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[2]
.sym 30428 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 30430 addr_count[2]
.sym 30433 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 30437 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[0]
.sym 30440 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[0]
.sym 30441 addr_count[2]
.sym 30443 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[0]
.sym 30444 fft_block.sel_in
.sym 30445 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[1]
.sym 30450 fft_block.sel_in
.sym 30451 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 30452 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 30455 addr_count[0]
.sym 30456 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 30457 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[2]
.sym 30458 fft_block.sel_in
.sym 30462 addr_count[0]
.sym 30463 addr_count[1]
.sym 30464 addr_count[2]
.sym 30473 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[1]
.sym 30475 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[0]
.sym 30476 fft_block.sel_in
.sym 30479 addr_count[2]
.sym 30480 addr_count[1]
.sym 30481 addr_count[0]
.sym 30486 addr_count[0]
.sym 30487 addr_count[1]
.sym 30488 addr_count[2]
.sym 30504 fft_block.w_fft_in[6]
.sym 30506 fft_block.w_fft_in[5]
.sym 30507 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[1]
.sym 30509 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 30510 fft_block.w_fft_in[1]
.sym 30512 addr_count[0]
.sym 30514 fft_block.w_fft_in[14]
.sym 30518 fft_block.w_fft_in[15]
.sym 30521 fft_block.reg_stage.w_input_regs[7]
.sym 30522 fft_block.counter_N[0]
.sym 30526 w_fft_out[13]
.sym 30527 w_fft_out[5]
.sym 30545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30558 fft_block.reg_stage.w_input_regs[78]
.sym 30560 fft_block.reg_stage.w_input_regs[14]
.sym 30572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30573 fft_block.reg_stage.w_input_regs[78]
.sym 30575 fft_block.reg_stage.w_input_regs[14]
.sym 30602 fft_block.reg_stage.w_input_regs[78]
.sym 30604 fft_block.reg_stage.w_input_regs[14]
.sym 30605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30612 fft_block.start_calc_$glb_ce
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30627 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[2]
.sym 30628 fft_block.counter_N[1]
.sym 30632 w_fft_out[72]
.sym 30633 fft_block.counter_N[2]
.sym 30635 w_fft_out[1]
.sym 30636 w_fft_out[9]
.sym 30637 fft_block.counter_N[1]
.sym 30639 w_fft_out[15]
.sym 30641 fft_block.counter_N[2]
.sym 30644 w_fft_out[7]
.sym 30645 w_fft_out[14]
.sym 30650 fft_block.counter_N[0]
.sym 30656 insert_data
.sym 30657 addr_count[2]
.sym 30661 fft_block.reg_stage.w_input_regs[79]
.sym 30662 fft_block.reg_stage.w_input_regs[15]
.sym 30664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30665 fft_block.reg_stage.w_input_regs[70]
.sym 30666 fft_block.reg_stage.w_input_regs[6]
.sym 30670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30680 fft_block.counter_N[2]
.sym 30695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30697 fft_block.reg_stage.w_input_regs[6]
.sym 30698 fft_block.reg_stage.w_input_regs[70]
.sym 30707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30709 fft_block.reg_stage.w_input_regs[6]
.sym 30710 fft_block.reg_stage.w_input_regs[70]
.sym 30713 fft_block.reg_stage.w_input_regs[15]
.sym 30714 fft_block.reg_stage.w_input_regs[79]
.sym 30716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30719 fft_block.counter_N[2]
.sym 30720 insert_data
.sym 30721 addr_count[2]
.sym 30731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30733 fft_block.reg_stage.w_input_regs[79]
.sym 30734 fft_block.reg_stage.w_input_regs[15]
.sym 30735 fft_block.start_calc_$glb_ce
.sym 30736 CLK$SB_IO_IN_$glb_clk
.sym 30752 w_fft_out[64]
.sym 30754 w_fft_out[74]
.sym 30755 fft_block.counter_N[0]
.sym 30757 w_fft_out[3]
.sym 30758 w_fft_out[72]
.sym 30759 w_fft_out[74]
.sym 30760 fft_block.counter_N[0]
.sym 30761 addr_count[2]
.sym 30766 fft_block.counter_N[2]
.sym 30770 fft_block.counter_N[1]
.sym 30780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30785 fft_block.reg_stage.w_input_regs[71]
.sym 30791 fft_block.reg_stage.w_input_regs[7]
.sym 30793 addr_count[1]
.sym 30804 addr_count[2]
.sym 30813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30814 fft_block.reg_stage.w_input_regs[71]
.sym 30815 fft_block.reg_stage.w_input_regs[7]
.sym 30830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30831 fft_block.reg_stage.w_input_regs[71]
.sym 30832 fft_block.reg_stage.w_input_regs[7]
.sym 30854 addr_count[1]
.sym 30855 addr_count[2]
.sym 30858 fft_block.start_calc_$glb_ce
.sym 30859 CLK$SB_IO_IN_$glb_clk
.sym 30877 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 30881 w_fft_out[6]
.sym 30888 insert_data
.sym 30889 addr_count[1]
.sym 30894 fft_block.counter_N[2]
.sym 30904 insert_data
.sym 30905 w_fft_out[79]
.sym 30906 addr_count_SB_DFFESR_Q_R[2]
.sym 30909 fft_block.counter_N[0]
.sym 30911 w_fft_out[15]
.sym 30912 fft_block.counter_N[2]
.sym 30913 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 30914 fft_block.counter_N[1]
.sym 30917 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 30921 addr_count[0]
.sym 30932 addr_count[1]
.sym 30933 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 30941 fft_block.counter_N[0]
.sym 30942 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 30943 fft_block.counter_N[1]
.sym 30944 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 30948 addr_count[0]
.sym 30949 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 30953 addr_count[0]
.sym 30972 addr_count[0]
.sym 30974 addr_count[1]
.sym 30977 w_fft_out[79]
.sym 30978 w_fft_out[15]
.sym 30979 fft_block.counter_N[2]
.sym 30981 insert_data
.sym 30982 CLK$SB_IO_IN_$glb_clk
.sym 30983 addr_count_SB_DFFESR_Q_R[2]
.sym 30996 w_fft_out[15]
.sym 30997 fft_block.counter_N[2]
.sym 30999 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 31000 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 31004 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[1]
.sym 31005 spi_out.send_data[7]
.sym 31006 w_fft_out[12]
.sym 31008 fft_block.counter_N[1]
.sym 31011 addr_count[0]
.sym 31014 fft_block.counter_N[0]
.sym 31027 addr_count_SB_DFFESR_Q_R[2]
.sym 31029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31032 fft_block.counter_N[0]
.sym 31033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 31035 addr_count[2]
.sym 31036 fft_block.counter_N_SB_DFFESR_Q_E
.sym 31039 addr_count[1]
.sym 31041 insert_data
.sym 31043 fft_block.counter_N[2]
.sym 31044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 31045 fft_block.counter_N[1]
.sym 31048 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 31054 fft_block.fill_regs_SB_DFFE_Q_D
.sym 31057 $nextpnr_ICESTORM_LC_15$O
.sym 31059 fft_block.counter_N[0]
.sym 31063 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31065 fft_block.counter_N[1]
.sym 31072 fft_block.counter_N[2]
.sym 31073 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 31077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 31082 fft_block.counter_N[1]
.sym 31085 fft_block.counter_N[0]
.sym 31088 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 31089 fft_block.counter_N[2]
.sym 31091 addr_count_SB_DFFESR_Q_R[2]
.sym 31094 insert_data
.sym 31095 addr_count[2]
.sym 31097 addr_count[1]
.sym 31102 fft_block.counter_N[0]
.sym 31104 fft_block.counter_N_SB_DFFESR_Q_E
.sym 31105 CLK$SB_IO_IN_$glb_clk
.sym 31106 fft_block.fill_regs_SB_DFFE_Q_D
.sym 31119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 31124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 31125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31129 fft_block.counter_N[1]
.sym 31132 fft_block.counter_N[2]
.sym 31136 fft_block.counter_N[1]
.sym 31142 fft_block.counter_N[0]
.sym 31152 addr_count_SB_DFFESR_Q_R[2]
.sym 31158 addr_count[2]
.sym 31159 insert_data
.sym 31161 addr_count[1]
.sym 31171 addr_count[0]
.sym 31180 $nextpnr_ICESTORM_LC_0$O
.sym 31182 addr_count[0]
.sym 31186 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31188 addr_count[1]
.sym 31194 addr_count[2]
.sym 31196 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31227 insert_data
.sym 31228 CLK$SB_IO_IN_$glb_clk
.sym 31229 addr_count_SB_DFFESR_Q_R[2]
.sym 31247 fft_block.sel_in
.sym 31252 fft_block.sel_in
.sym 32686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 32687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 32688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 32689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 32761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 32762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 32763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 32803 $PACKER_VCC_NET
.sym 32838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 32845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 32850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 32852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 32897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 32898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 32899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 32900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 32902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 32904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 32947 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 32953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 32958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 33000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 33001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 33002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 33003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 33004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 33005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 33006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 33041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 33042 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 33048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 33049 fft_block.reg_stage.w_cms_in[7]
.sym 33051 fft_block.reg_stage.w_cps_in[0]
.sym 33063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 33105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 33106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 33107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 33108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 33143 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 33144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 33153 fft_block.reg_stage.w_cps_in[7]
.sym 33155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 33156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 33160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 33204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 33205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 33206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 33207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 33208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 33209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 33210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 33247 fft_block.reg_stage.w_cms_in[1]
.sym 33253 $PACKER_VCC_NET
.sym 33258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 33265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 33305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 33306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 33307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33311 fft_block.reg_stage.w_input_regs[121]
.sym 33312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 33347 fft_block.start_calc
.sym 33348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 33362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 33363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 33365 fft_block.reg_stage.w_input_regs[57]
.sym 33366 fft_block.w_fft_in[9]
.sym 33410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 33412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 33450 fft_block.reg_stage.w_input_regs[120]
.sym 33453 fft_block.reg_stage.w_input_regs[122]
.sym 33459 fft_block.reg_stage.w_input_regs[123]
.sym 33462 fft_block.reg_stage.w_input_regs[127]
.sym 33467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 33468 fft_block.reg_stage.w_input_regs[125]
.sym 33471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 33509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33511 w_fft_out[58]
.sym 33512 w_fft_out[56]
.sym 33513 w_fft_out[57]
.sym 33514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33552 fft_block.reg_stage.w_c_in[3]
.sym 33559 fft_block.reg_stage.w_c_in[7]
.sym 33560 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 33561 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 33563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 33569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 33570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 33571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 33573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 33611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[15]
.sym 33613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 33615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 33616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 33617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 33655 $PACKER_VCC_NET
.sym 33664 w_fft_out[58]
.sym 33666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 33669 w_fft_out[57]
.sym 33713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 33718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 33719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 33720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33756 fft_block.w_fft_in[11]
.sym 33766 fft_block.w_fft_in[12]
.sym 33770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 33771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 33778 fft_block.w_fft_in[9]
.sym 33817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 33818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 33819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 33821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 33822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 33859 fft_block.reg_stage.w_input_regs[126]
.sym 33862 fft_block.w_fft_in[13]
.sym 33866 fft_block.w_fft_in[4]
.sym 33867 fft_block.w_fft_in[7]
.sym 33872 fft_block.reg_stage.w_input_regs[119]
.sym 33874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 33875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 33876 w_fft_out[16]
.sym 33877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 33879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 33917 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[0]
.sym 33918 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2[1]
.sym 33919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33921 w_fft_out[63]
.sym 33922 w_fft_out[62]
.sym 33923 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[1]
.sym 33924 fft_block.w_fft_in[0]
.sym 33960 fft_block.w_fft_in[1]
.sym 33964 fft_block.w_fft_in[2]
.sym 33972 w_fft_out[63]
.sym 33973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 33975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 33978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 33979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 33981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 33982 fft_block.reg_stage.w_input_regs[55]
.sym 34019 w_fft_out[116]
.sym 34020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34022 w_fft_out[112]
.sym 34023 w_fft_out[114]
.sym 34024 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 34025 w_fft_out[115]
.sym 34026 w_fft_out[113]
.sym 34061 fft_block.w_fft_in[3]
.sym 34062 fft_block.counter_N[2]
.sym 34063 fft_block.reg_stage.w_input_regs[127]
.sym 34064 fft_block.w_fft_in[7]
.sym 34065 fft_block.w_fft_in[6]
.sym 34066 fft_block.w_fft_in[0]
.sym 34067 fft_block.counter_N[2]
.sym 34070 w_fft_out[48]
.sym 34071 fft_block.w_fft_in[5]
.sym 34074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34075 fft_block.counter_N[1]
.sym 34077 w_fft_out[57]
.sym 34079 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 34080 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 34082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 34084 w_fft_out[0]
.sym 34121 w_fft_out[117]
.sym 34122 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 34123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34124 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 34125 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 34126 w_fft_out[119]
.sym 34127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34128 w_fft_out[118]
.sym 34163 fft_block.counter_N[0]
.sym 34164 w_fft_out[115]
.sym 34167 w_fft_out[60]
.sym 34168 w_fft_out[96]
.sym 34171 fft_block.w_fft_in[12]
.sym 34172 w_fft_out[51]
.sym 34173 w_fft_out[60]
.sym 34177 w_fft_out[112]
.sym 34178 w_fft_out[81]
.sym 34183 w_fft_out[80]
.sym 34185 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 34186 fft_block.w_fft_in[9]
.sym 34223 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 34224 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 34225 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 34226 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 34227 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[2]
.sym 34228 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1[1]
.sym 34229 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[2]
.sym 34230 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[2]
.sym 34265 w_fft_out[53]
.sym 34267 fft_block.counter_N[0]
.sym 34268 w_fft_out[48]
.sym 34270 w_fft_out[49]
.sym 34271 w_fft_out[2]
.sym 34272 w_fft_out[117]
.sym 34273 fft_block.w_fft_in[8]
.sym 34275 fft_block.counter_N[2]
.sym 34276 fft_block.w_fft_in[11]
.sym 34281 fft_block.reg_stage.w_input_regs[119]
.sym 34283 w_fft_out[119]
.sym 34287 w_fft_out[41]
.sym 34325 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 34326 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 34327 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 34328 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 34329 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 34330 fft_block.w_fft_in[9]
.sym 34331 w_fft_out[55]
.sym 34332 w_fft_out[54]
.sym 34363 spi_out.send_data[1]
.sym 34367 w_fft_out[11]
.sym 34368 w_fft_out[4]
.sym 34369 w_fft_out[10]
.sym 34371 fft_block.counter_N[1]
.sym 34374 fft_block.counter_N[2]
.sym 34376 w_fft_out[10]
.sym 34377 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 34379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 34381 w_fft_out[63]
.sym 34382 w_fft_out[65]
.sym 34384 addr_count[1]
.sym 34386 fft_block.reg_stage.w_input_regs[55]
.sym 34388 w_fft_out[63]
.sym 34390 fft_block.w_fft_in[14]
.sym 34427 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 34428 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 34429 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 34430 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 34431 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 34432 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 34433 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 34434 fft_block.w_fft_in[15]
.sym 34469 w_fft_out[80]
.sym 34470 fft_block.counter_N[2]
.sym 34474 w_fft_out[81]
.sym 34475 w_fft_out[51]
.sym 34477 w_fft_out[13]
.sym 34478 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[1]
.sym 34479 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 34481 w_fft_out[66]
.sym 34482 fft_block.counter_N[1]
.sym 34483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 34485 w_fft_out[57]
.sym 34486 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 34487 w_fft_out[71]
.sym 34488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 34490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 34529 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 34530 w_fft_out[65]
.sym 34531 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 34532 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 34533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34534 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 34535 w_fft_out[66]
.sym 34536 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[1]
.sym 34571 fft_block.counter_N[0]
.sym 34572 fft_block.counter_N[1]
.sym 34573 w_fft_out[5]
.sym 34574 w_fft_out[13]
.sym 34576 fft_block.w_fft_in[15]
.sym 34577 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[3]
.sym 34578 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 34579 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 34580 fft_block.counter_N[0]
.sym 34583 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 34586 fft_block.sel_in
.sym 34588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 34592 fft_block.sel_in
.sym 34631 w_fft_out[68]
.sym 34632 w_fft_out[69]
.sym 34633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34635 w_fft_out[67]
.sym 34636 w_fft_out[70]
.sym 34637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34673 fft_block.counter_N[2]
.sym 34674 w_fft_out[14]
.sym 34675 w_fft_out[7]
.sym 34678 fft_block.counter_N[0]
.sym 34679 w_fft_out[7]
.sym 34681 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 34682 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 34683 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 34684 fft_block.counter_N[1]
.sym 34691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 34772 w_fft_out[87]
.sym 34776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 34777 w_fft_out[87]
.sym 34778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 34784 w_fft_out[71]
.sym 34785 w_fft_out[86]
.sym 34791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 34881 PIN_21$SB_IO_OUT
.sym 36057 CLK$SB_IO_IN
.sym 36087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 36090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 36093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 36094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 36147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 36148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 36150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 36151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 36160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 36180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 36182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 36188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 36192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 36193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 36199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 36200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 36201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 36207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 36208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 36209 CLK$SB_IO_IN_$glb_clk
.sym 36210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 36215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 36216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 36217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 36219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[15]
.sym 36221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 36222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 36230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 36237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 36244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 36252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 36258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 36259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 36268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 36280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 36294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 36297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 36301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 36303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 36304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 36311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 36315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 36317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 36322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 36333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 36337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 36343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 36346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 36349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 36350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 36355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 36358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 36362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 36364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 36368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 36369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 36371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 36375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 36376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 36377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 36378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 36379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 36381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 36384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 36385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 36394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 36396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 36399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 36400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 36401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 36404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 36407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 36409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 36417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 36418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 36420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 36421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 36422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 36425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 36429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 36431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 36433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 36449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 36451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 36454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 36455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 36456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 36457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 36461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 36467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 36480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 36481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 36490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 36494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 36499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 36500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 36503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 36513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 36518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 36519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 36522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 36523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 36524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 36527 fft_block.reg_stage.w_cps_in[7]
.sym 36528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 36540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 36541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 36545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 36553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 36560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 36563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 36566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 36569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36570 $nextpnr_ICESTORM_LC_57$O
.sym 36572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 36586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 36592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 36598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 36602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 36603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 36604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 36607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 36608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 36609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 36620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 36621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 36622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 36626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 36634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 36641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 36644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 36645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 36646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 36649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 36650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 36652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 36653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 36662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 36671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 36672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 36675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 36679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 36683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 36720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 36725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 36727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 36730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 36731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 36732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 36733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 36736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 36738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 36739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 36740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36748 fft_block.reg_stage.w_c_in[0]
.sym 36754 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 36757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 36759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 36762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 36767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 36768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 36771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 36775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 36784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36789 fft_block.reg_stage.w_input_regs[127]
.sym 36793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36816 $nextpnr_ICESTORM_LC_61$O
.sym 36819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 36825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 36828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 36831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 36834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 36836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 36840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 36842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 36846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 36849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 36852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 36855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 36861 fft_block.reg_stage.w_input_regs[127]
.sym 36862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 36867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 36868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 36869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 36870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 36877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[15]
.sym 36885 fft_block.reg_stage.w_input_regs[127]
.sym 36888 $PACKER_VCC_NET
.sym 36891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 36892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 36896 fft_block.reg_stage.w_c_in[0]
.sym 36897 fft_block.reg_stage.w_input_regs[56]
.sym 36899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 36908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 36911 fft_block.reg_stage.w_input_regs[120]
.sym 36912 fft_block.reg_stage.w_input_regs[123]
.sym 36913 fft_block.reg_stage.w_input_regs[56]
.sym 36916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 36917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 36918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36919 fft_block.reg_stage.w_input_regs[120]
.sym 36921 fft_block.reg_stage.w_input_regs[121]
.sym 36922 fft_block.reg_stage.w_input_regs[122]
.sym 36929 fft_block.w_fft_in[9]
.sym 36932 fft_block.reg_stage.w_input_regs[58]
.sym 36934 fft_block.reg_stage.w_input_regs[125]
.sym 36938 fft_block.reg_stage.w_input_regs[57]
.sym 36940 fft_block.reg_stage.w_input_regs[120]
.sym 36946 fft_block.reg_stage.w_input_regs[120]
.sym 36947 fft_block.reg_stage.w_input_regs[56]
.sym 36948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 36949 fft_block.reg_stage.w_input_regs[57]
.sym 36952 fft_block.reg_stage.w_input_regs[125]
.sym 36958 fft_block.reg_stage.w_input_regs[121]
.sym 36967 fft_block.reg_stage.w_input_regs[123]
.sym 36970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 36971 fft_block.reg_stage.w_input_regs[58]
.sym 36973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 36978 fft_block.w_fft_in[9]
.sym 36983 fft_block.reg_stage.w_input_regs[122]
.sym 36986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 36990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 36992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 36993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 37001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 37009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 37010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37016 fft_block.reg_stage.w_input_regs[59]
.sym 37017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37018 fft_block.reg_stage.w_input_regs[58]
.sym 37022 fft_block.reg_stage.w_input_regs[121]
.sym 37024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 37039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 37043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 37050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 37057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 37089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 37094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 37109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 37137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 37142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 37144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 37154 fft_block.reg_stage.w_input_regs[57]
.sym 37159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37162 fft_block.reg_stage.w_input_regs[57]
.sym 37165 fft_block.reg_stage.w_input_regs[120]
.sym 37166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37169 fft_block.reg_stage.w_input_regs[120]
.sym 37171 fft_block.reg_stage.w_input_regs[123]
.sym 37174 fft_block.reg_stage.w_input_regs[56]
.sym 37176 fft_block.reg_stage.w_input_regs[59]
.sym 37177 fft_block.reg_stage.w_input_regs[122]
.sym 37178 fft_block.reg_stage.w_input_regs[58]
.sym 37182 fft_block.reg_stage.w_input_regs[121]
.sym 37186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37188 fft_block.reg_stage.w_input_regs[123]
.sym 37189 fft_block.reg_stage.w_input_regs[59]
.sym 37198 fft_block.reg_stage.w_input_regs[123]
.sym 37199 fft_block.reg_stage.w_input_regs[59]
.sym 37200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37204 fft_block.reg_stage.w_input_regs[56]
.sym 37205 fft_block.reg_stage.w_input_regs[120]
.sym 37206 fft_block.reg_stage.w_input_regs[57]
.sym 37207 fft_block.reg_stage.w_input_regs[121]
.sym 37210 fft_block.reg_stage.w_input_regs[58]
.sym 37212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37213 fft_block.reg_stage.w_input_regs[122]
.sym 37216 fft_block.reg_stage.w_input_regs[122]
.sym 37217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37219 fft_block.reg_stage.w_input_regs[58]
.sym 37222 fft_block.reg_stage.w_input_regs[121]
.sym 37223 fft_block.reg_stage.w_input_regs[120]
.sym 37224 fft_block.reg_stage.w_input_regs[57]
.sym 37225 fft_block.reg_stage.w_input_regs[56]
.sym 37232 fft_block.start_calc_$glb_ce
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 37236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 37237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 37238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 37239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 37240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 37241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 37242 w_fft_out[127]
.sym 37245 w_fft_out[113]
.sym 37250 $PACKER_VCC_NET
.sym 37258 fft_block.reg_stage.w_input_regs[57]
.sym 37259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 37261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 37262 w_fft_out[56]
.sym 37264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 37269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 37270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 37278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 37280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 37287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 37290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 37294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 37300 fft_block.reg_stage.w_input_regs[126]
.sym 37311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 37324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 37333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 37342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 37348 fft_block.reg_stage.w_input_regs[126]
.sym 37353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 37355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37362 w_fft_out[17]
.sym 37363 w_fft_out[61]
.sym 37364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37370 w_fft_out[16]
.sym 37374 $PACKER_VCC_NET
.sym 37382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 37383 w_fft_out[17]
.sym 37384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 37385 w_fft_out[61]
.sym 37388 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 37390 fft_block.w_fft_in[8]
.sym 37392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 37406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 37409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 37410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 37414 fft_block.reg_stage.w_input_regs[126]
.sym 37424 fft_block.reg_stage.w_input_regs[62]
.sym 37425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 37433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 37446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 37464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 37469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 37474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37475 fft_block.reg_stage.w_input_regs[62]
.sym 37477 fft_block.reg_stage.w_input_regs[126]
.sym 37478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37479 CLK$SB_IO_IN_$glb_clk
.sym 37481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37482 w_fft_out[25]
.sym 37483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37485 w_fft_out[18]
.sym 37488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37492 w_fft_out[55]
.sym 37495 fft_block.reg_stage.w_input_regs[31]
.sym 37502 fft_block.w_fft_in[13]
.sym 37505 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 37507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 37508 fft_block.w_fft_in[0]
.sym 37509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37516 w_fft_out[32]
.sym 37528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 37529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 37530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 37531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 37539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 37544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 37549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 37570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 37575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 37579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 37580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 37581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 37582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 37586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 37600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 37601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 37602 CLK$SB_IO_IN_$glb_clk
.sym 37604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37605 w_fft_out[19]
.sym 37606 w_fft_out[26]
.sym 37607 w_fft_out[34]
.sym 37608 fft_block.w_fft_in[3]
.sym 37609 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[1]
.sym 37610 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0[0]
.sym 37611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37618 w_fft_out[52]
.sym 37621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 37629 w_fft_out[115]
.sym 37630 w_fft_out[62]
.sym 37631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 37632 w_fft_out[18]
.sym 37633 w_fft_out[116]
.sym 37634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 37635 fft_block.reg_stage.w_input_regs[63]
.sym 37636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 37637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 37638 w_fft_out[24]
.sym 37639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 37648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 37649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 37651 fft_block.reg_stage.w_input_regs[63]
.sym 37652 fft_block.reg_stage.w_input_regs[127]
.sym 37653 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[0]
.sym 37654 fft_block.counter_N[2]
.sym 37655 w_fft_out[48]
.sym 37656 w_fft_out[16]
.sym 37657 fft_block.counter_N[2]
.sym 37658 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37661 fft_block.sel_in
.sym 37663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 37665 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 37667 fft_block.counter_N[1]
.sym 37668 w_fft_out[0]
.sym 37669 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37670 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2[1]
.sym 37671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37675 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[1]
.sym 37676 w_fft_out[32]
.sym 37678 w_fft_out[16]
.sym 37679 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37680 fft_block.counter_N[2]
.sym 37681 w_fft_out[0]
.sym 37684 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[0]
.sym 37685 fft_block.counter_N[1]
.sym 37686 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[1]
.sym 37687 fft_block.sel_in
.sym 37690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 37693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 37696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 37699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37704 fft_block.reg_stage.w_input_regs[63]
.sym 37705 fft_block.reg_stage.w_input_regs[127]
.sym 37708 fft_block.reg_stage.w_input_regs[127]
.sym 37709 fft_block.reg_stage.w_input_regs[63]
.sym 37710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37714 w_fft_out[32]
.sym 37715 fft_block.counter_N[2]
.sym 37716 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37717 w_fft_out[48]
.sym 37721 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2[1]
.sym 37723 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 37724 fft_block.start_calc_$glb_ce
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37727 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37728 w_fft_out[124]
.sym 37729 w_fft_out[123]
.sym 37730 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1[0]
.sym 37731 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[0]
.sym 37732 w_fft_out[122]
.sym 37733 w_fft_out[121]
.sym 37734 w_fft_out[120]
.sym 37735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37740 fft_block.reg_stage.w_input_regs[35]
.sym 37741 fft_block.w_fft_in[9]
.sym 37742 fft_block.reg_stage.w_input_regs[91]
.sym 37745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37747 fft_block.reg_stage.w_input_regs[22]
.sym 37751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 37752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 37753 fft_block.w_fft_in[8]
.sym 37754 w_fft_out[56]
.sym 37755 w_fft_out[56]
.sym 37756 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 37757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37758 w_fft_out[62]
.sym 37759 w_fft_out[116]
.sym 37760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 37762 w_fft_out[33]
.sym 37768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 37769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 37770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 37773 fft_block.counter_N[0]
.sym 37774 w_fft_out[96]
.sym 37775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 37776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 37778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 37782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 37784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 37788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 37791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 37793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37795 w_fft_out[112]
.sym 37796 fft_block.counter_N[2]
.sym 37799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 37801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 37803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 37804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 37809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 37813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 37814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 37819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 37820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 37821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 37822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 37825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 37827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 37828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37831 fft_block.counter_N[2]
.sym 37832 w_fft_out[96]
.sym 37833 fft_block.counter_N[0]
.sym 37834 w_fft_out[112]
.sym 37838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 37840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 37843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 37845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 37847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37850 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 37851 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]
.sym 37852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 37853 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 37854 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 37855 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 37856 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[1]
.sym 37857 fft_block.w_fft_in[8]
.sym 37865 w_fft_out[98]
.sym 37868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 37869 w_fft_out[41]
.sym 37872 fft_block.w_fft_in[11]
.sym 37873 w_fft_out[123]
.sym 37875 w_fft_out[17]
.sym 37876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 37877 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 37878 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 37879 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 37881 fft_block.w_fft_in[8]
.sym 37882 w_fft_out[121]
.sym 37883 fft_block.sel_in
.sym 37884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 37885 w_fft_out[61]
.sym 37892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37894 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 37896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 37897 w_fft_out[48]
.sym 37898 fft_block.counter_N[0]
.sym 37900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 37902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37904 fft_block.counter_N[2]
.sym 37905 w_fft_out[49]
.sym 37906 w_fft_out[113]
.sym 37907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 37908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 37913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[15]
.sym 37921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 37925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 37927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 37930 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 37932 w_fft_out[49]
.sym 37936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 37937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 37942 w_fft_out[49]
.sym 37943 w_fft_out[113]
.sym 37944 fft_block.counter_N[0]
.sym 37945 fft_block.counter_N[2]
.sym 37949 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 37950 w_fft_out[48]
.sym 37955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[15]
.sym 37957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 37960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 37963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 37966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 37967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 37970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37973 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1[0]
.sym 37974 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 37975 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 37976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[1]
.sym 37977 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[0]
.sym 37978 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 37979 spi_out.send_data[1]
.sym 37980 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[0]
.sym 37985 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 37987 fft_block.w_fft_in[12]
.sym 37988 fft_block.reg_stage.w_input_regs[100]
.sym 37989 fft_block.w_fft_in[10]
.sym 37990 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 37991 w_fft_out[8]
.sym 37993 fft_block.w_fft_in[7]
.sym 37996 addr_count[1]
.sym 37997 w_fft_out[127]
.sym 37999 w_fft_out[97]
.sym 38000 w_fft_out[75]
.sym 38001 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 38004 w_fft_out[119]
.sym 38005 w_fft_out[47]
.sym 38008 w_fft_out[118]
.sym 38014 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 38015 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 38016 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 38018 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 38019 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1[1]
.sym 38020 w_fft_out[112]
.sym 38021 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 38022 fft_block.counter_N[2]
.sym 38023 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 38025 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 38026 w_fft_out[80]
.sym 38027 w_fft_out[57]
.sym 38028 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38029 w_fft_out[81]
.sym 38030 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1[0]
.sym 38031 fft_block.counter_N[1]
.sym 38033 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 38035 w_fft_out[17]
.sym 38036 w_fft_out[1]
.sym 38037 w_fft_out[9]
.sym 38038 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 38039 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 38040 w_fft_out[113]
.sym 38043 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 38044 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 38045 w_fft_out[65]
.sym 38047 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 38048 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38050 w_fft_out[9]
.sym 38053 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 38054 w_fft_out[81]
.sym 38055 w_fft_out[113]
.sym 38056 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 38059 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 38060 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 38061 w_fft_out[65]
.sym 38062 w_fft_out[17]
.sym 38065 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 38066 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 38068 w_fft_out[57]
.sym 38072 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1[1]
.sym 38073 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1[0]
.sym 38074 fft_block.counter_N[1]
.sym 38077 fft_block.counter_N[2]
.sym 38078 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 38079 w_fft_out[17]
.sym 38080 w_fft_out[1]
.sym 38083 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 38084 w_fft_out[80]
.sym 38085 w_fft_out[112]
.sym 38086 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 38089 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 38090 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 38091 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 38092 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 38096 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[1]
.sym 38097 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 38098 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[3]
.sym 38099 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 38100 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 38101 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 38102 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 38103 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[3]
.sym 38109 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 38111 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 38113 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[0]
.sym 38114 spi_out.send_data[0]
.sym 38116 w_fft_out[66]
.sym 38119 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 38120 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 38121 w_fft_out[11]
.sym 38122 w_fft_out[62]
.sym 38123 fft_block.w_fft_in[15]
.sym 38124 w_fft_out[18]
.sym 38129 w_fft_out[103]
.sym 38130 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38137 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38138 w_fft_out[105]
.sym 38139 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 38141 fft_block.counter_N[2]
.sym 38142 w_fft_out[80]
.sym 38143 w_fft_out[41]
.sym 38145 fft_block.reg_stage.w_input_regs[119]
.sym 38146 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 38147 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 38148 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 38149 fft_block.counter_N[2]
.sym 38151 w_fft_out[81]
.sym 38154 w_fft_out[121]
.sym 38155 w_fft_out[64]
.sym 38156 fft_block.counter_N[0]
.sym 38158 fft_block.counter_N[1]
.sym 38159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38160 fft_block.sel_in
.sym 38161 w_fft_out[57]
.sym 38162 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 38163 w_fft_out[65]
.sym 38164 fft_block.counter_N[0]
.sym 38166 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 38167 fft_block.reg_stage.w_input_regs[55]
.sym 38170 w_fft_out[64]
.sym 38171 w_fft_out[80]
.sym 38172 fft_block.counter_N[2]
.sym 38173 fft_block.counter_N[0]
.sym 38176 w_fft_out[57]
.sym 38177 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38178 w_fft_out[121]
.sym 38179 fft_block.counter_N[2]
.sym 38182 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 38183 fft_block.counter_N[1]
.sym 38184 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 38185 fft_block.counter_N[0]
.sym 38188 w_fft_out[105]
.sym 38189 w_fft_out[41]
.sym 38190 fft_block.counter_N[2]
.sym 38191 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 38194 fft_block.counter_N[2]
.sym 38195 w_fft_out[65]
.sym 38196 fft_block.counter_N[0]
.sym 38197 w_fft_out[81]
.sym 38200 fft_block.sel_in
.sym 38201 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 38202 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 38203 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 38207 fft_block.reg_stage.w_input_regs[55]
.sym 38208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38209 fft_block.reg_stage.w_input_regs[119]
.sym 38212 fft_block.reg_stage.w_input_regs[55]
.sym 38214 fft_block.reg_stage.w_input_regs[119]
.sym 38215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38216 fft_block.start_calc_$glb_ce
.sym 38217 CLK$SB_IO_IN_$glb_clk
.sym 38219 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 38220 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 38221 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 38222 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[3]
.sym 38223 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 38224 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 38225 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[3]
.sym 38226 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1[1]
.sym 38232 fft_block.sel_in
.sym 38234 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38235 w_fft_out[81]
.sym 38236 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 38237 w_fft_out[80]
.sym 38239 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 38240 w_fft_out[104]
.sym 38242 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 38243 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 38244 w_fft_out[66]
.sym 38245 fft_block.counter_N[2]
.sym 38246 w_fft_out[23]
.sym 38248 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 38250 w_fft_out[62]
.sym 38251 w_fft_out[67]
.sym 38252 w_fft_out[22]
.sym 38253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38254 w_fft_out[54]
.sym 38261 w_fft_out[73]
.sym 38262 fft_block.counter_N[0]
.sym 38263 fft_block.counter_N[2]
.sym 38264 fft_block.counter_N[1]
.sym 38265 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38266 w_fft_out[55]
.sym 38267 w_fft_out[119]
.sym 38268 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 38269 w_fft_out[127]
.sym 38271 fft_block.counter_N[2]
.sym 38272 w_fft_out[39]
.sym 38273 w_fft_out[63]
.sym 38274 w_fft_out[111]
.sym 38276 w_fft_out[9]
.sym 38277 w_fft_out[47]
.sym 38278 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 38280 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 38284 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 38287 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 38288 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 38289 w_fft_out[103]
.sym 38290 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 38291 fft_block.sel_in
.sym 38293 w_fft_out[127]
.sym 38294 fft_block.counter_N[2]
.sym 38295 w_fft_out[63]
.sym 38296 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38299 w_fft_out[73]
.sym 38301 fft_block.counter_N[2]
.sym 38302 w_fft_out[9]
.sym 38305 fft_block.counter_N[1]
.sym 38307 fft_block.counter_N[0]
.sym 38311 w_fft_out[119]
.sym 38312 w_fft_out[55]
.sym 38313 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 38314 fft_block.counter_N[2]
.sym 38317 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 38318 w_fft_out[111]
.sym 38319 fft_block.counter_N[2]
.sym 38320 w_fft_out[47]
.sym 38323 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 38324 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 38325 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 38326 fft_block.counter_N[1]
.sym 38329 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 38330 fft_block.counter_N[2]
.sym 38331 w_fft_out[103]
.sym 38332 w_fft_out[39]
.sym 38335 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 38336 fft_block.sel_in
.sym 38337 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 38338 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 38342 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 38343 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 38344 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 38345 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 38346 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 38347 spi_out.send_data[7]
.sym 38348 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38349 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 38354 w_fft_out[102]
.sym 38355 w_fft_out[73]
.sym 38358 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 38359 w_fft_out[1]
.sym 38360 w_fft_out[39]
.sym 38362 w_fft_out[111]
.sym 38364 $PACKER_VCC_NET
.sym 38366 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 38368 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 38371 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 38372 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 38374 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 38376 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 38377 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 38383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 38384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 38385 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 38386 w_fft_out[63]
.sym 38387 fft_block.counter_N[1]
.sym 38388 fft_block.counter_N[1]
.sym 38389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 38391 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 38392 w_fft_out[7]
.sym 38393 w_fft_out[71]
.sym 38394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 38395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 38397 fft_block.counter_N[0]
.sym 38398 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1[1]
.sym 38399 w_fft_out[103]
.sym 38400 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38403 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 38404 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1[0]
.sym 38405 fft_block.counter_N[2]
.sym 38406 w_fft_out[23]
.sym 38407 w_fft_out[55]
.sym 38408 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 38413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38416 fft_block.counter_N[2]
.sym 38417 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38418 w_fft_out[7]
.sym 38419 w_fft_out[23]
.sym 38422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 38423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 38424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38428 w_fft_out[103]
.sym 38429 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 38430 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 38431 w_fft_out[63]
.sym 38434 w_fft_out[55]
.sym 38435 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 38436 w_fft_out[71]
.sym 38437 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 38441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 38442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 38443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38446 fft_block.counter_N[0]
.sym 38449 fft_block.counter_N[1]
.sym 38452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 38454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 38455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38458 fft_block.counter_N[1]
.sym 38459 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1[1]
.sym 38460 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1[0]
.sym 38462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38465 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38466 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 38467 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 38468 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 38470 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1[0]
.sym 38471 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 38472 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 38478 w_fft_out[85]
.sym 38479 fft_block.w_fft_in[14]
.sym 38481 w_fft_out[79]
.sym 38483 w_fft_out[77]
.sym 38484 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 38485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 38487 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 38494 w_fft_out[6]
.sym 38496 w_fft_out[119]
.sym 38497 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 38506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 38508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 38510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 38513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 38515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 38516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 38518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 38521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 38524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 38530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 38533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 38536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 38540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 38541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 38547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 38548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 38553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 38554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 38559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 38560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 38564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 38569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 38570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 38571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 38577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 38581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 38582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 38584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 38586 CLK$SB_IO_IN_$glb_clk
.sym 38600 w_fft_out[68]
.sym 38601 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 38602 w_fft_out[70]
.sym 38603 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 38604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 38605 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 38607 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 38608 spi_out.send_data[6]
.sym 38609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 38610 fft_block.counter_N[1]
.sym 38724 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 38733 fft_block.sel_in
.sym 40174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 40176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 40178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 40185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 40187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 40206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 40208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 40209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 40219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 40220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 40224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 40226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 40233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 40236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 40239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 40241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 40242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 40253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 40254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 40259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 40260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 40264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 40266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 40272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 40275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 40278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 40281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 40283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 40285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 40286 CLK$SB_IO_IN_$glb_clk
.sym 40287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 40292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 40293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 40294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 40295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 40296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 40298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 40299 fft_block.reg_stage.w_cps_reg[16]
.sym 40302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 40303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 40306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 40310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 40326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 40335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 40336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 40338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 40351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 40356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 40358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 40369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 40371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 40375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 40379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 40389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 40392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 40393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 40394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 40396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 40399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 40400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 40402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 40404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 40405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 40410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 40414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 40415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 40416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 40421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 40426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 40427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 40428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 40429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 40438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 40439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 40441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 40445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 40446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 40448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 40449 CLK$SB_IO_IN_$glb_clk
.sym 40450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 40451 fft_block.reg_stage.w_cps_reg[13]
.sym 40453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 40455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 40456 fft_block.reg_stage.w_cms_reg[16]
.sym 40457 fft_block.reg_stage.w_cps_reg[9]
.sym 40458 fft_block.reg_stage.w_cps_reg[17]
.sym 40461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 40462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 40472 fft_block.reg_stage.w_cps_in[7]
.sym 40477 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 40486 fft_block.reg_stage.w_cps_in[4]
.sym 40493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 40495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 40503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 40504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[15]
.sym 40516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 40521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[15]
.sym 40523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 40531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[15]
.sym 40538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 40543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 40552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 40558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 40567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[15]
.sym 40570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[15]
.sym 40571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 40575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 40578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 40579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[2]
.sym 40580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 40581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 40585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 40588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 40591 fft_block.reg_stage.w_cps_reg[17]
.sym 40592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 40593 fft_block.reg_stage.w_cps_reg[13]
.sym 40609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 40622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 40626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 40628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 40632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 40633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 40657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 40663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 40668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 40684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 40694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 40700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[2]
.sym 40701 fft_block.reg_stage.w_cms_reg[11]
.sym 40702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 40703 fft_block.reg_stage.w_cms_reg[10]
.sym 40704 fft_block.reg_stage.w_c_reg[10]
.sym 40707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 40714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 40717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 40722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 40724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 40725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 40729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 40743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 40749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 40752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 40756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 40758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 40773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 40778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 40784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 40808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 40817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 40821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 40830 w_fft_out[127]
.sym 40832 fft_block.reg_stage.w_cms_in[0]
.sym 40834 fft_block.reg_stage.w_cps_in[8]
.sym 40836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 40837 fft_block.reg_stage.w_c_reg[10]
.sym 40843 fft_block.reg_stage.w_c_in[1]
.sym 40846 fft_block.reg_stage.w_c_in[0]
.sym 40848 fft_block.reg_stage.w_cms_reg[11]
.sym 40853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 40855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 40870 fft_block.reg_stage.w_cps_in[7]
.sym 40927 fft_block.reg_stage.w_cps_in[7]
.sym 40945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 40947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40949 fft_block.reg_stage.w_c_reg[8]
.sym 40960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 40964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 40966 fft_block.reg_stage.w_cps_in[7]
.sym 40967 fft_block.reg_stage.w_input_regs[21]
.sym 40968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 40970 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 40985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 40986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 40993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 41010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 41015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 41025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 41031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 41038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 41042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 41063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 41069 fft_block.reg_stage.w_c_reg[16]
.sym 41071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 41083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 41086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 41090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 41091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 41110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 41115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 41117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 41118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 41119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 41120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 41131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 41134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 41142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 41149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 41153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 41158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 41167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 41170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 41179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 41184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 41186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 41191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 41192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 41193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 41194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 41195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 41196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 41205 fft_block.reg_stage.w_c_reg[15]
.sym 41217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 41220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 41232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 41234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 41235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 41236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41262 $nextpnr_ICESTORM_LC_16$O
.sym 41265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 41268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 41270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 41277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 41280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 41282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 41288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 41292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 41295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 41301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 41307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 41308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 41312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 41314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 41315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 41316 w_fft_out[16]
.sym 41317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 41319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 41322 w_fft_out[25]
.sym 41336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 41337 fft_block.reg_stage.w_input_regs[80]
.sym 41338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 41340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 41341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 41342 w_fft_out[127]
.sym 41344 fft_block.reg_stage.w_index_out[0]
.sym 41346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 41347 fft_block.reg_stage.w_input_regs[81]
.sym 41348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 41353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[15]
.sym 41354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 41360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 41363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 41366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 41371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 41374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 41377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 41382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 41385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 41388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 41389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 41391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 41394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 41395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 41397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 41400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 41401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 41403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 41405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 41407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 41409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 41411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 41413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 41415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 41417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 41419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 41421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 41423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 41425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 41428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[15]
.sym 41430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 41431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 41432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41435 fft_block.reg_stage.w_input_regs[17]
.sym 41436 fft_block.reg_stage.w_input_regs[31]
.sym 41437 fft_block.reg_stage.w_input_regs[18]
.sym 41438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 41440 fft_block.reg_stage.w_input_regs[26]
.sym 41441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41442 fft_block.reg_stage.w_input_regs[16]
.sym 41445 w_fft_out[19]
.sym 41449 w_fft_out[32]
.sym 41462 $PACKER_VCC_NET
.sym 41463 w_fft_out[16]
.sym 41464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41466 fft_block.reg_stage.w_index_out[1]
.sym 41468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41470 fft_block.reg_stage.w_input_regs[21]
.sym 41482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 41484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 41490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 41491 fft_block.reg_stage.w_input_regs[62]
.sym 41492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 41494 fft_block.reg_stage.w_input_regs[18]
.sym 41495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 41499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41502 fft_block.reg_stage.w_input_regs[126]
.sym 41503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 41504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 41505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 41507 fft_block.reg_stage.w_input_regs[82]
.sym 41509 fft_block.reg_stage.w_input_regs[18]
.sym 41511 fft_block.reg_stage.w_input_regs[82]
.sym 41512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 41516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 41518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 41527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 41528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 41529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 41530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 41533 fft_block.reg_stage.w_input_regs[18]
.sym 41534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41535 fft_block.reg_stage.w_input_regs[82]
.sym 41539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41540 fft_block.reg_stage.w_input_regs[62]
.sym 41541 fft_block.reg_stage.w_input_regs[126]
.sym 41547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 41555 fft_block.start_calc_$glb_ce
.sym 41556 CLK$SB_IO_IN_$glb_clk
.sym 41558 fft_block.reg_stage.w_input_regs[80]
.sym 41559 fft_block.reg_stage.w_input_regs[88]
.sym 41560 fft_block.reg_stage.w_input_regs[90]
.sym 41561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41563 fft_block.reg_stage.w_input_regs[81]
.sym 41564 fft_block.reg_stage.w_input_regs[83]
.sym 41565 fft_block.reg_stage.w_input_regs[82]
.sym 41575 w_fft_out[59]
.sym 41577 w_fft_out[24]
.sym 41579 fft_block.reg_stage.w_input_regs[62]
.sym 41582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41584 fft_block.reg_stage.w_index_out[2]
.sym 41585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41587 fft_block.w_fft_in[2]
.sym 41589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 41590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 41591 fft_block.reg_stage.w_index_out[0]
.sym 41593 fft_block.reg_stage.w_input_regs[99]
.sym 41600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 41612 fft_block.reg_stage.w_input_regs[26]
.sym 41614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41616 fft_block.reg_stage.w_input_regs[19]
.sym 41621 fft_block.reg_stage.w_input_regs[83]
.sym 41622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 41625 fft_block.reg_stage.w_input_regs[90]
.sym 41628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 41632 fft_block.reg_stage.w_input_regs[83]
.sym 41633 fft_block.reg_stage.w_input_regs[19]
.sym 41635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41638 fft_block.reg_stage.w_input_regs[90]
.sym 41640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41641 fft_block.reg_stage.w_input_regs[26]
.sym 41644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 41657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41658 fft_block.reg_stage.w_input_regs[83]
.sym 41659 fft_block.reg_stage.w_input_regs[19]
.sym 41675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 41676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 41677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41678 fft_block.start_calc_$glb_ce
.sym 41679 CLK$SB_IO_IN_$glb_clk
.sym 41681 fft_block.reg_stage.w_input_regs[20]
.sym 41682 fft_block.reg_stage.w_input_regs[19]
.sym 41683 fft_block.reg_stage.w_input_regs[28]
.sym 41684 fft_block.reg_stage.w_input_regs[27]
.sym 41685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 41686 fft_block.reg_stage.w_input_regs[21]
.sym 41687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41688 fft_block.reg_stage.w_input_regs[22]
.sym 41697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41702 fft_block.reg_stage.w_input_regs[88]
.sym 41703 fft_block.w_fft_in[8]
.sym 41705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 41706 fft_block.w_fft_in[6]
.sym 41707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41709 fft_block.w_fft_in[11]
.sym 41710 fft_block.w_fft_in[5]
.sym 41711 w_fft_out[59]
.sym 41712 w_fft_out[124]
.sym 41713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 41716 fft_block.w_fft_in[10]
.sym 41723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 41724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41726 fft_block.reg_stage.w_input_regs[35]
.sym 41727 fft_block.sel_in
.sym 41728 fft_block.reg_stage.w_input_regs[91]
.sym 41730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41732 fft_block.reg_stage.w_input_regs[84]
.sym 41733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 41734 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 41735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 41736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 41737 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 41738 fft_block.reg_stage.w_input_regs[20]
.sym 41739 w_fft_out[19]
.sym 41741 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0[1]
.sym 41742 fft_block.counter_N[1]
.sym 41743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41744 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0[0]
.sym 41746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41747 fft_block.counter_N[2]
.sym 41749 fft_block.reg_stage.w_input_regs[27]
.sym 41751 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[1]
.sym 41752 w_fft_out[3]
.sym 41753 fft_block.reg_stage.w_input_regs[99]
.sym 41755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 41757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 41761 fft_block.reg_stage.w_input_regs[84]
.sym 41763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41764 fft_block.reg_stage.w_input_regs[20]
.sym 41767 fft_block.reg_stage.w_input_regs[91]
.sym 41768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41769 fft_block.reg_stage.w_input_regs[27]
.sym 41773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41774 fft_block.reg_stage.w_input_regs[35]
.sym 41776 fft_block.reg_stage.w_input_regs[99]
.sym 41780 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 41781 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[1]
.sym 41785 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0[1]
.sym 41786 fft_block.counter_N[1]
.sym 41787 fft_block.sel_in
.sym 41788 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0[0]
.sym 41791 fft_block.counter_N[2]
.sym 41792 w_fft_out[19]
.sym 41793 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 41794 w_fft_out[3]
.sym 41797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 41799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 41801 fft_block.start_calc_$glb_ce
.sym 41802 CLK$SB_IO_IN_$glb_clk
.sym 41804 fft_block.w_fft_in[11]
.sym 41805 fft_block.reg_stage.w_input_regs[95]
.sym 41806 fft_block.reg_stage.w_input_regs[86]
.sym 41807 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0[1]
.sym 41809 fft_block.reg_stage.w_input_regs[85]
.sym 41810 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 41811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 41818 fft_block.reg_stage.w_input_regs[84]
.sym 41819 fft_block.reg_stage.w_input_regs[27]
.sym 41823 fft_block.sel_in
.sym 41824 fft_block.w_fft_in[8]
.sym 41826 fft_block.w_fft_in[3]
.sym 41828 fft_block.counter_N[1]
.sym 41829 w_fft_out[26]
.sym 41830 w_fft_out[127]
.sym 41831 w_fft_out[34]
.sym 41832 w_fft_out[50]
.sym 41833 fft_block.counter_N[2]
.sym 41834 fft_block.counter_N[1]
.sym 41836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41837 fft_block.counter_N[1]
.sym 41838 fft_block.counter_N[1]
.sym 41839 w_fft_out[0]
.sym 41845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 41847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41848 fft_block.counter_N[1]
.sym 41849 fft_block.counter_N[2]
.sym 41850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 41851 w_fft_out[98]
.sym 41852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41853 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41854 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]
.sym 41855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41856 w_fft_out[34]
.sym 41857 w_fft_out[114]
.sym 41858 w_fft_out[50]
.sym 41859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 41860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 41861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 41862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 41864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 41865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 41866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 41869 fft_block.counter_N[0]
.sym 41870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 41872 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1[0]
.sym 41873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 41876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41878 w_fft_out[50]
.sym 41879 fft_block.counter_N[0]
.sym 41880 fft_block.counter_N[2]
.sym 41881 w_fft_out[114]
.sym 41884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 41885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 41886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 41892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 41896 fft_block.counter_N[0]
.sym 41897 w_fft_out[34]
.sym 41898 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 41899 w_fft_out[98]
.sym 41902 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]
.sym 41903 fft_block.counter_N[1]
.sym 41904 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1[0]
.sym 41908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 41910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 41911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 41916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 41917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 41921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 41922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 41923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 41924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41927 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 41928 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 41929 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[2]
.sym 41930 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[0]
.sym 41931 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[0]
.sym 41932 fft_block.w_fft_in[10]
.sym 41933 w_fft_out[27]
.sym 41934 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 41942 w_fft_out[99]
.sym 41945 fft_block.w_fft_in[4]
.sym 41952 w_fft_out[123]
.sym 41953 w_fft_out[82]
.sym 41954 fft_block.counter_N[0]
.sym 41955 w_fft_out[16]
.sym 41956 fft_block.sel_in
.sym 41957 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 41958 w_fft_out[122]
.sym 41959 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 41960 w_fft_out[82]
.sym 41961 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 41962 w_fft_out[120]
.sym 41969 w_fft_out[8]
.sym 41970 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 41971 w_fft_out[24]
.sym 41972 w_fft_out[40]
.sym 41973 w_fft_out[18]
.sym 41975 w_fft_out[56]
.sym 41977 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 41978 w_fft_out[32]
.sym 41979 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 41980 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 41981 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 41982 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 41983 w_fft_out[33]
.sym 41984 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 41986 fft_block.counter_N[0]
.sym 41987 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 41988 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 41989 w_fft_out[25]
.sym 41991 w_fft_out[34]
.sym 41992 fft_block.sel_in
.sym 41993 fft_block.counter_N[2]
.sym 41994 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 41996 w_fft_out[2]
.sym 41997 fft_block.counter_N[1]
.sym 41998 fft_block.counter_N[1]
.sym 41999 w_fft_out[0]
.sym 42001 w_fft_out[0]
.sym 42002 w_fft_out[8]
.sym 42003 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42004 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42007 w_fft_out[18]
.sym 42008 fft_block.counter_N[2]
.sym 42009 w_fft_out[2]
.sym 42010 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 42013 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42014 w_fft_out[34]
.sym 42015 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 42016 w_fft_out[2]
.sym 42019 fft_block.counter_N[1]
.sym 42020 fft_block.counter_N[0]
.sym 42021 w_fft_out[56]
.sym 42022 w_fft_out[40]
.sym 42025 fft_block.counter_N[1]
.sym 42026 w_fft_out[8]
.sym 42027 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 42028 w_fft_out[24]
.sym 42031 w_fft_out[25]
.sym 42032 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 42033 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 42034 w_fft_out[33]
.sym 42037 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 42038 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 42039 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 42040 w_fft_out[32]
.sym 42043 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 42044 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 42045 fft_block.sel_in
.sym 42046 fft_block.counter_N[2]
.sym 42050 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 42051 spi_out.send_data[2]
.sym 42052 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 42053 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[0]
.sym 42054 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 42055 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 42056 spi_out.send_data[0]
.sym 42057 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[3]
.sym 42063 w_fft_out[43]
.sym 42064 w_fft_out[116]
.sym 42066 w_fft_out[32]
.sym 42068 w_fft_out[40]
.sym 42070 w_fft_out[115]
.sym 42071 fft_block.w_fft_in[15]
.sym 42073 fft_block.reg_stage.w_index_out[0]
.sym 42075 w_fft_out[114]
.sym 42076 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[0]
.sym 42077 fft_block.reg_stage.w_input_regs[95]
.sym 42079 w_fft_out[96]
.sym 42082 w_fft_out[40]
.sym 42083 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 42084 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 42091 w_fft_out[33]
.sym 42093 w_fft_out[40]
.sym 42094 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[1]
.sym 42095 w_fft_out[96]
.sym 42096 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 42097 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42098 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[2]
.sym 42100 w_fft_out[41]
.sym 42101 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 42102 w_fft_out[66]
.sym 42104 w_fft_out[56]
.sym 42105 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[2]
.sym 42106 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[3]
.sym 42108 fft_block.counter_N[2]
.sym 42110 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42111 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[0]
.sym 42112 w_fft_out[19]
.sym 42114 fft_block.counter_N[0]
.sym 42115 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 42117 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 42118 w_fft_out[97]
.sym 42119 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 42120 w_fft_out[82]
.sym 42121 w_fft_out[72]
.sym 42122 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[3]
.sym 42124 w_fft_out[33]
.sym 42125 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42126 w_fft_out[97]
.sym 42127 fft_block.counter_N[0]
.sym 42130 w_fft_out[19]
.sym 42132 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 42136 w_fft_out[66]
.sym 42137 fft_block.counter_N[2]
.sym 42138 w_fft_out[82]
.sym 42139 fft_block.counter_N[0]
.sym 42142 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 42143 w_fft_out[96]
.sym 42144 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 42145 w_fft_out[56]
.sym 42148 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42149 w_fft_out[72]
.sym 42150 w_fft_out[40]
.sym 42151 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 42154 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 42155 w_fft_out[41]
.sym 42156 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 42160 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[3]
.sym 42161 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 42162 w_fft_out[97]
.sym 42163 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[2]
.sym 42166 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[2]
.sym 42167 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[0]
.sym 42168 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[1]
.sym 42169 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[3]
.sym 42171 CLK$SB_IO_IN_$glb_clk
.sym 42173 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[2]
.sym 42174 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2]
.sym 42175 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 42176 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 42177 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 42178 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[1]
.sym 42179 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 42180 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 42185 w_fft_out[33]
.sym 42186 w_fft_out[41]
.sym 42189 w_fft_out[22]
.sym 42192 w_fft_out[33]
.sym 42195 w_fft_out[23]
.sym 42196 w_fft_out[116]
.sym 42197 fft_block.counter_N[2]
.sym 42200 fft_block.w_fft_in[14]
.sym 42204 w_fft_out[88]
.sym 42205 w_fft_out[124]
.sym 42206 w_fft_out[91]
.sym 42207 w_fft_out[42]
.sym 42208 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[3]
.sym 42215 w_fft_out[121]
.sym 42216 w_fft_out[105]
.sym 42218 w_fft_out[89]
.sym 42219 w_fft_out[64]
.sym 42220 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42221 w_fft_out[75]
.sym 42222 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 42223 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 42224 w_fft_out[104]
.sym 42225 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42226 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 42227 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 42228 w_fft_out[88]
.sym 42230 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42231 w_fft_out[25]
.sym 42232 w_fft_out[120]
.sym 42233 w_fft_out[72]
.sym 42234 w_fft_out[51]
.sym 42235 w_fft_out[66]
.sym 42236 fft_block.counter_N[2]
.sym 42237 w_fft_out[74]
.sym 42238 w_fft_out[3]
.sym 42239 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 42241 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 42242 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 42243 fft_block.counter_N[1]
.sym 42244 fft_block.counter_N[0]
.sym 42247 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 42248 w_fft_out[3]
.sym 42249 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42250 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 42253 w_fft_out[88]
.sym 42254 fft_block.counter_N[1]
.sym 42255 w_fft_out[72]
.sym 42256 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 42259 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42260 w_fft_out[121]
.sym 42261 w_fft_out[105]
.sym 42262 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 42265 w_fft_out[104]
.sym 42266 fft_block.counter_N[1]
.sym 42267 fft_block.counter_N[0]
.sym 42268 w_fft_out[120]
.sym 42271 w_fft_out[51]
.sym 42272 w_fft_out[75]
.sym 42273 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42274 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 42278 w_fft_out[89]
.sym 42279 w_fft_out[25]
.sym 42280 fft_block.counter_N[2]
.sym 42283 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42284 w_fft_out[66]
.sym 42285 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 42286 w_fft_out[74]
.sym 42289 w_fft_out[88]
.sym 42290 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 42291 w_fft_out[64]
.sym 42292 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 42296 w_fft_out[38]
.sym 42297 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1[0]
.sym 42298 w_fft_out[30]
.sym 42299 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 42300 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 42301 w_fft_out[31]
.sym 42302 w_fft_out[39]
.sym 42303 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 42308 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[1]
.sym 42309 w_fft_out[12]
.sym 42310 w_fft_out[61]
.sym 42311 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 42313 fft_block.reg_stage.w_index_out[1]
.sym 42314 w_fft_out[89]
.sym 42316 fft_block.w_fft_in[13]
.sym 42318 w_fft_out[90]
.sym 42319 w_fft_out[24]
.sym 42322 w_fft_out[127]
.sym 42323 fft_block.counter_N[1]
.sym 42325 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 42326 fft_block.w_fft_in[14]
.sym 42328 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 42329 fft_block.counter_N[1]
.sym 42337 w_fft_out[18]
.sym 42338 w_fft_out[47]
.sym 42339 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[3]
.sym 42341 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 42342 w_fft_out[11]
.sym 42344 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 42345 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 42346 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 42347 w_fft_out[118]
.sym 42348 w_fft_out[89]
.sym 42349 w_fft_out[73]
.sym 42350 w_fft_out[102]
.sym 42351 w_fft_out[1]
.sym 42353 w_fft_out[38]
.sym 42354 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 42356 fft_block.counter_N[2]
.sym 42357 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 42359 w_fft_out[39]
.sym 42360 w_fft_out[54]
.sym 42361 fft_block.counter_N[0]
.sym 42362 w_fft_out[67]
.sym 42363 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42364 fft_block.counter_N[2]
.sym 42365 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42366 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 42367 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 42368 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42370 w_fft_out[89]
.sym 42371 w_fft_out[1]
.sym 42372 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 42373 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42376 w_fft_out[118]
.sym 42377 fft_block.counter_N[2]
.sym 42378 fft_block.counter_N[0]
.sym 42379 w_fft_out[102]
.sym 42383 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 42384 w_fft_out[18]
.sym 42388 w_fft_out[73]
.sym 42389 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[3]
.sym 42390 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 42391 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42394 w_fft_out[38]
.sym 42395 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 42396 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 42397 w_fft_out[118]
.sym 42400 w_fft_out[47]
.sym 42401 w_fft_out[39]
.sym 42402 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 42403 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 42406 w_fft_out[67]
.sym 42407 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42408 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 42409 w_fft_out[11]
.sym 42412 fft_block.counter_N[2]
.sym 42413 w_fft_out[38]
.sym 42414 w_fft_out[54]
.sym 42415 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 42419 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 42420 fft_block.w_fft_in[14]
.sym 42421 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 42422 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 42423 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 42424 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 42425 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[1]
.sym 42426 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 42427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 42433 w_fft_out[97]
.sym 42436 w_fft_out[89]
.sym 42438 fft_block.reg_stage.w_input_regs[103]
.sym 42441 fft_block.reg_stage.w_input_regs[39]
.sym 42442 w_fft_out[47]
.sym 42445 fft_block.sel_in
.sym 42446 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 42448 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 42449 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 42451 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 42452 fft_block.sel_in
.sym 42453 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 42460 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 42461 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42462 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 42463 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 42464 w_fft_out[77]
.sym 42465 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 42466 w_fft_out[111]
.sym 42468 w_fft_out[95]
.sym 42469 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 42470 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 42471 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 42472 w_fft_out[85]
.sym 42473 w_fft_out[31]
.sym 42474 fft_block.counter_N[2]
.sym 42475 w_fft_out[79]
.sym 42476 fft_block.counter_N[2]
.sym 42477 w_fft_out[69]
.sym 42478 w_fft_out[7]
.sym 42479 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42480 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 42481 w_fft_out[15]
.sym 42482 w_fft_out[127]
.sym 42483 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 42484 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42485 w_fft_out[69]
.sym 42486 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 42487 fft_block.counter_N[0]
.sym 42488 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 42490 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42493 w_fft_out[69]
.sym 42494 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 42495 w_fft_out[77]
.sym 42496 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42499 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 42500 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 42501 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 42502 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 42505 w_fft_out[111]
.sym 42506 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 42507 w_fft_out[79]
.sym 42508 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42511 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 42512 w_fft_out[127]
.sym 42513 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42514 w_fft_out[7]
.sym 42517 w_fft_out[31]
.sym 42518 w_fft_out[15]
.sym 42519 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 42520 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42523 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 42524 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 42525 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 42526 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 42529 fft_block.counter_N[2]
.sym 42530 w_fft_out[85]
.sym 42531 fft_block.counter_N[0]
.sym 42532 w_fft_out[69]
.sym 42535 fft_block.counter_N[2]
.sym 42536 w_fft_out[31]
.sym 42537 w_fft_out[95]
.sym 42540 CLK$SB_IO_IN_$glb_clk
.sym 42542 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[2]
.sym 42543 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 42544 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 42545 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 42546 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[0]
.sym 42547 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 42548 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 42549 spi_out.send_data[6]
.sym 42550 w_fft_out[109]
.sym 42557 w_fft_out[94]
.sym 42558 w_fft_out[78]
.sym 42559 w_fft_out[103]
.sym 42560 w_fft_out[76]
.sym 42562 w_fft_out[111]
.sym 42564 w_fft_out[95]
.sym 42565 w_fft_out[62]
.sym 42566 w_fft_out[102]
.sym 42576 w_fft_out[6]
.sym 42583 w_fft_out[22]
.sym 42584 fft_block.counter_N[2]
.sym 42585 w_fft_out[23]
.sym 42586 fft_block.counter_N[0]
.sym 42587 w_fft_out[67]
.sym 42588 w_fft_out[87]
.sym 42589 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 42590 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 42591 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 42592 fft_block.counter_N[2]
.sym 42594 w_fft_out[95]
.sym 42595 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 42596 w_fft_out[70]
.sym 42597 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 42598 w_fft_out[83]
.sym 42599 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42601 w_fft_out[87]
.sym 42605 w_fft_out[119]
.sym 42607 w_fft_out[86]
.sym 42610 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 42611 w_fft_out[6]
.sym 42614 w_fft_out[71]
.sym 42616 fft_block.counter_N[2]
.sym 42617 fft_block.counter_N[0]
.sym 42618 w_fft_out[70]
.sym 42619 w_fft_out[86]
.sym 42622 fft_block.counter_N[0]
.sym 42623 w_fft_out[87]
.sym 42624 fft_block.counter_N[2]
.sym 42625 w_fft_out[71]
.sym 42628 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 42629 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 42630 w_fft_out[119]
.sym 42631 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 42634 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 42635 w_fft_out[23]
.sym 42646 w_fft_out[6]
.sym 42647 w_fft_out[22]
.sym 42648 fft_block.counter_N[2]
.sym 42649 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 42652 w_fft_out[83]
.sym 42653 fft_block.counter_N[2]
.sym 42654 w_fft_out[67]
.sym 42655 fft_block.counter_N[0]
.sym 42658 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 42659 w_fft_out[95]
.sym 42660 w_fft_out[87]
.sym 42661 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 42677 w_fft_out[62]
.sym 42679 w_fft_out[54]
.sym 42680 w_fft_out[95]
.sym 42682 fft_block.counter_N[0]
.sym 42683 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 42685 fft_block.counter_N[0]
.sym 42686 w_fft_out[83]
.sym 42687 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 42688 fft_block.counter_N[2]
.sym 42802 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 42804 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 42806 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 42808 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 42929 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 44243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 44245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 44369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 44370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 44371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 44372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 44373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 44374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 44376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 44380 fft_block.reg_stage.w_input_regs[20]
.sym 44397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 44401 fft_block.reg_stage.w_c_reg[10]
.sym 44409 fft_block.reg_stage.w_c_reg[10]
.sym 44421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 44446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 44451 fft_block.reg_stage.w_cms_reg[16]
.sym 44452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44453 fft_block.reg_stage.w_cps_reg[16]
.sym 44454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44456 fft_block.reg_stage.w_cps_in[7]
.sym 44458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44461 fft_block.reg_stage.w_cps_reg[17]
.sym 44462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 44464 fft_block.reg_stage.w_c_reg[10]
.sym 44467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 44473 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 44480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44485 fft_block.reg_stage.w_cms_reg[16]
.sym 44488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44491 fft_block.reg_stage.w_cps_reg[17]
.sym 44492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 44494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 44497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44498 fft_block.reg_stage.w_cps_reg[17]
.sym 44499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44503 fft_block.reg_stage.w_c_reg[10]
.sym 44505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44506 fft_block.reg_stage.w_cps_reg[16]
.sym 44509 fft_block.reg_stage.w_cps_reg[16]
.sym 44510 fft_block.reg_stage.w_c_reg[10]
.sym 44512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44515 fft_block.reg_stage.w_cps_reg[17]
.sym 44516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 44517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 44521 fft_block.reg_stage.w_cps_in[7]
.sym 44525 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 44526 CLK$SB_IO_IN_$glb_clk
.sym 44528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 44529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 44530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 44531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 44532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 44533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 44534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 44535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 44544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 44548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44553 $PACKER_VCC_NET
.sym 44556 fft_block.reg_stage.w_cps_reg[9]
.sym 44557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 44563 $PACKER_VCC_NET
.sym 44571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44573 fft_block.reg_stage.w_cps_in[8]
.sym 44576 fft_block.reg_stage.w_cps_reg[17]
.sym 44581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44585 fft_block.reg_stage.w_cps_reg[13]
.sym 44587 $PACKER_VCC_NET
.sym 44588 fft_block.reg_stage.w_cms_in[7]
.sym 44592 fft_block.reg_stage.w_c_reg[10]
.sym 44593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44595 fft_block.reg_stage.w_cps_in[4]
.sym 44596 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 44598 fft_block.reg_stage.w_cps_in[0]
.sym 44605 fft_block.reg_stage.w_cps_in[4]
.sym 44615 fft_block.reg_stage.w_cps_reg[17]
.sym 44616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44622 fft_block.reg_stage.w_c_reg[10]
.sym 44623 fft_block.reg_stage.w_cps_reg[13]
.sym 44626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44628 $PACKER_VCC_NET
.sym 44634 fft_block.reg_stage.w_cms_in[7]
.sym 44638 fft_block.reg_stage.w_cps_in[0]
.sym 44647 fft_block.reg_stage.w_cps_in[8]
.sym 44648 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 44649 CLK$SB_IO_IN_$glb_clk
.sym 44651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 44653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 44654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 44655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 44656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 44657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 44658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44662 fft_block.reg_stage.w_input_regs[28]
.sym 44663 fft_block.reg_stage.w_cps_reg[13]
.sym 44667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44669 fft_block.reg_stage.w_cps_in[8]
.sym 44670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 44672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 44675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 44676 fft_block.reg_stage.w_cms_reg[10]
.sym 44678 fft_block.reg_stage.w_c_reg[10]
.sym 44680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 44684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 44693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 44694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 44697 fft_block.reg_stage.w_cms_reg[16]
.sym 44698 fft_block.reg_stage.w_cps_reg[9]
.sym 44702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 44703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[2]
.sym 44704 fft_block.reg_stage.w_cms_reg[11]
.sym 44705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 44706 fft_block.reg_stage.w_cms_reg[10]
.sym 44707 fft_block.reg_stage.w_c_reg[10]
.sym 44708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[2]
.sym 44720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 44726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[2]
.sym 44727 fft_block.reg_stage.w_cps_reg[9]
.sym 44731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 44739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[2]
.sym 44750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 44751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 44752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 44755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44757 fft_block.reg_stage.w_cms_reg[16]
.sym 44758 fft_block.reg_stage.w_c_reg[10]
.sym 44761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 44762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 44763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 44764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 44767 fft_block.reg_stage.w_cms_reg[11]
.sym 44768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44769 fft_block.reg_stage.w_cms_reg[10]
.sym 44776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 44777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 44778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 44779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 44780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 44787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 44788 fft_block.reg_stage.w_cms_reg[11]
.sym 44790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 44802 fft_block.reg_stage.w_cms_reg[10]
.sym 44805 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44823 $PACKER_VCC_NET
.sym 44826 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 44827 fft_block.reg_stage.w_c_in[1]
.sym 44828 fft_block.reg_stage.w_cms_in[0]
.sym 44831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44846 fft_block.reg_stage.w_cms_in[1]
.sym 44847 $nextpnr_ICESTORM_LC_48$O
.sym 44849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3_SB_LUT4_O_1_I3[3]
.sym 44855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3_SB_LUT4_O_1_I3[3]
.sym 44866 $PACKER_VCC_NET
.sym 44868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44872 fft_block.reg_stage.w_cms_in[0]
.sym 44878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44884 fft_block.reg_stage.w_cms_in[1]
.sym 44890 fft_block.reg_stage.w_c_in[1]
.sym 44894 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44898 fft_block.reg_stage.w_c_reg[23]
.sym 44899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[0]
.sym 44900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44901 fft_block.reg_stage.w_cms_reg[11]
.sym 44902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 44903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 44904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[1]
.sym 44911 fft_block.reg_stage.w_cms_in[0]
.sym 44917 fft_block.reg_stage.w_cps_in[4]
.sym 44919 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 44942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 44943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 44954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 44959 fft_block.start_calc
.sym 44972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 44974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 44977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 44978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 44979 fft_block.start_calc
.sym 44980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 45017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 45018 CLK$SB_IO_IN_$glb_clk
.sym 45020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 45021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 45022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I2[2]
.sym 45023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 45024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 45025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 45026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 45027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 45036 fft_block.reg_stage.w_c_in[7]
.sym 45038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 45045 $PACKER_VCC_NET
.sym 45046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 45048 fft_block.reg_stage.w_c_reg[8]
.sym 45052 fft_block.reg_stage.w_input_regs[20]
.sym 45077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 45079 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 45081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 45089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 45090 fft_block.reg_stage.w_c_in[0]
.sym 45106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 45119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 45120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 45132 fft_block.reg_stage.w_c_in[0]
.sym 45140 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 45144 fft_block.reg_stage.w_c_reg[11]
.sym 45145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 45146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 45148 fft_block.reg_stage.w_c_reg[15]
.sym 45149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 45150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 45154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 45156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 45158 fft_block.start_calc
.sym 45161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 45168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45169 fft_block.reg_stage.w_input_regs[84]
.sym 45170 fft_block.reg_stage.w_input_regs[19]
.sym 45171 fft_block.reg_stage.w_input_regs[87]
.sym 45188 fft_block.reg_stage.w_input_regs[21]
.sym 45189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 45195 fft_block.reg_stage.w_c_in[0]
.sym 45196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 45202 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 45203 fft_block.reg_stage.w_input_regs[20]
.sym 45205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 45218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 45219 fft_block.reg_stage.w_input_regs[21]
.sym 45220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45236 fft_block.reg_stage.w_c_in[0]
.sym 45247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 45248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 45249 fft_block.reg_stage.w_input_regs[20]
.sym 45254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45255 fft_block.reg_stage.w_input_regs[21]
.sym 45256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 45263 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 45267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 45268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 45269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 45271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 45273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 45276 fft_block.reg_stage.w_input_regs[31]
.sym 45286 fft_block.reg_stage.w_c_reg[16]
.sym 45290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 45292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45295 fft_block.reg_stage.w_input_regs[23]
.sym 45296 fft_block.reg_stage.w_input_regs[22]
.sym 45309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 45313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 45314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 45326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45331 fft_block.reg_stage.w_input_regs[87]
.sym 45339 $nextpnr_ICESTORM_LC_59$O
.sym 45341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 45348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 45354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 45355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 45357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 45359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 45361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 45363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 45366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 45367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 45369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 45371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 45375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 45377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 45384 fft_block.reg_stage.w_input_regs[87]
.sym 45385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 45389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 45392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 45393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 45394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 45395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 45396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45399 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 45402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 45409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45421 fft_block.reg_stage.w_input_regs[23]
.sym 45432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 45436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45438 fft_block.reg_stage.w_input_regs[17]
.sym 45439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 45440 fft_block.reg_stage.w_input_regs[18]
.sym 45441 fft_block.reg_stage.w_input_regs[84]
.sym 45443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45445 fft_block.reg_stage.w_input_regs[16]
.sym 45448 fft_block.reg_stage.w_input_regs[81]
.sym 45453 fft_block.reg_stage.w_input_regs[82]
.sym 45454 fft_block.reg_stage.w_input_regs[80]
.sym 45466 fft_block.reg_stage.w_input_regs[80]
.sym 45469 fft_block.reg_stage.w_input_regs[18]
.sym 45470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 45476 fft_block.reg_stage.w_input_regs[82]
.sym 45481 fft_block.reg_stage.w_input_regs[18]
.sym 45482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 45487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45488 fft_block.reg_stage.w_input_regs[17]
.sym 45489 fft_block.reg_stage.w_input_regs[81]
.sym 45493 fft_block.reg_stage.w_input_regs[17]
.sym 45494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 45495 fft_block.reg_stage.w_input_regs[80]
.sym 45496 fft_block.reg_stage.w_input_regs[16]
.sym 45499 fft_block.reg_stage.w_input_regs[84]
.sym 45506 fft_block.reg_stage.w_input_regs[81]
.sym 45509 fft_block.start_calc_$glb_ce
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45512 fft_block.reg_stage.w_input_regs[29]
.sym 45513 fft_block.reg_stage.w_input_regs[24]
.sym 45514 fft_block.reg_stage.w_input_regs[23]
.sym 45515 fft_block.reg_stage.w_input_regs[25]
.sym 45516 fft_block.reg_stage.w_input_regs[30]
.sym 45517 fft_block.reg_stage.w_input_regs[26]
.sym 45518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 45519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45536 fft_block.reg_stage.w_input_regs[20]
.sym 45537 fft_block.reg_stage.w_input_regs[30]
.sym 45538 fft_block.w_fft_in[0]
.sym 45539 fft_block.reg_stage.w_input_regs[82]
.sym 45541 $PACKER_VCC_NET
.sym 45542 fft_block.w_fft_in[14]
.sym 45544 w_fft_out[58]
.sym 45556 fft_block.w_fft_in[0]
.sym 45558 fft_block.reg_stage.w_input_regs[81]
.sym 45559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45561 fft_block.reg_stage.w_input_regs[80]
.sym 45564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45566 fft_block.w_fft_in[1]
.sym 45567 fft_block.reg_stage.w_input_regs[83]
.sym 45569 fft_block.reg_stage.w_input_regs[17]
.sym 45574 fft_block.w_fft_in[15]
.sym 45578 fft_block.w_fft_in[2]
.sym 45582 fft_block.reg_stage.w_input_regs[26]
.sym 45584 fft_block.reg_stage.w_input_regs[16]
.sym 45586 fft_block.w_fft_in[1]
.sym 45592 fft_block.w_fft_in[15]
.sym 45598 fft_block.w_fft_in[2]
.sym 45604 fft_block.reg_stage.w_input_regs[81]
.sym 45605 fft_block.reg_stage.w_input_regs[17]
.sym 45607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45611 fft_block.reg_stage.w_input_regs[83]
.sym 45617 fft_block.reg_stage.w_input_regs[26]
.sym 45622 fft_block.reg_stage.w_input_regs[16]
.sym 45623 fft_block.reg_stage.w_input_regs[80]
.sym 45628 fft_block.w_fft_in[0]
.sym 45632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45633 CLK$SB_IO_IN_$glb_clk
.sym 45635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 45636 w_fft_out[125]
.sym 45638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 45639 w_fft_out[126]
.sym 45640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 45649 fft_block.w_fft_in[10]
.sym 45654 fft_block.w_fft_in[1]
.sym 45659 fft_block.w_fft_in[11]
.sym 45660 fft_block.w_fft_in[15]
.sym 45661 fft_block.reg_stage.w_input_regs[34]
.sym 45662 fft_block.reg_stage.w_input_regs[87]
.sym 45665 fft_block.reg_stage.w_input_regs[84]
.sym 45666 fft_block.reg_stage.w_input_regs[19]
.sym 45667 fft_block.w_fft_in[12]
.sym 45678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 45685 fft_block.reg_stage.w_index_out[0]
.sym 45686 fft_block.reg_stage.w_index_out[2]
.sym 45687 fft_block.reg_stage.w_index_out[1]
.sym 45689 fft_block.w_fft_in[8]
.sym 45691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45696 fft_block.w_fft_in[3]
.sym 45698 fft_block.w_fft_in[0]
.sym 45699 fft_block.w_fft_in[10]
.sym 45704 fft_block.w_fft_in[1]
.sym 45706 fft_block.w_fft_in[2]
.sym 45711 fft_block.w_fft_in[0]
.sym 45716 fft_block.w_fft_in[8]
.sym 45724 fft_block.w_fft_in[10]
.sym 45727 fft_block.reg_stage.w_index_out[2]
.sym 45728 fft_block.reg_stage.w_index_out[0]
.sym 45730 fft_block.reg_stage.w_index_out[1]
.sym 45733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 45736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45739 fft_block.w_fft_in[1]
.sym 45747 fft_block.w_fft_in[3]
.sym 45753 fft_block.w_fft_in[2]
.sym 45755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45756 CLK$SB_IO_IN_$glb_clk
.sym 45758 fft_block.reg_stage.w_input_regs[95]
.sym 45759 fft_block.reg_stage.w_input_regs[84]
.sym 45760 $PACKER_VCC_NET
.sym 45762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45764 fft_block.reg_stage.w_input_regs[89]
.sym 45765 fft_block.reg_stage.w_input_regs[91]
.sym 45772 fft_block.reg_stage.w_index_out[2]
.sym 45773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 45774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 45778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 45781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45782 fft_block.w_fft_in[4]
.sym 45783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45784 fft_block.reg_stage.w_input_regs[21]
.sym 45785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45786 w_fft_out[126]
.sym 45787 fft_block.w_fft_in[11]
.sym 45788 fft_block.reg_stage.w_input_regs[22]
.sym 45789 fft_block.w_fft_in[8]
.sym 45790 fft_block.w_fft_in[13]
.sym 45804 fft_block.reg_stage.w_input_regs[85]
.sym 45805 fft_block.reg_stage.w_index_out[2]
.sym 45807 fft_block.w_fft_in[11]
.sym 45810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45811 fft_block.w_fft_in[3]
.sym 45812 fft_block.reg_stage.w_index_out[0]
.sym 45813 fft_block.reg_stage.w_index_out[1]
.sym 45827 fft_block.w_fft_in[12]
.sym 45828 fft_block.w_fft_in[5]
.sym 45829 fft_block.w_fft_in[4]
.sym 45830 fft_block.w_fft_in[6]
.sym 45835 fft_block.w_fft_in[4]
.sym 45838 fft_block.w_fft_in[3]
.sym 45847 fft_block.w_fft_in[12]
.sym 45850 fft_block.w_fft_in[11]
.sym 45857 fft_block.reg_stage.w_input_regs[85]
.sym 45865 fft_block.w_fft_in[5]
.sym 45868 fft_block.reg_stage.w_index_out[2]
.sym 45870 fft_block.reg_stage.w_index_out[0]
.sym 45871 fft_block.reg_stage.w_index_out[1]
.sym 45877 fft_block.w_fft_in[6]
.sym 45878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45879 CLK$SB_IO_IN_$glb_clk
.sym 45881 fft_block.reg_stage.w_input_regs[92]
.sym 45882 fft_block.reg_stage.w_input_regs[87]
.sym 45883 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[1]
.sym 45884 fft_block.reg_stage.w_input_regs[94]
.sym 45886 fft_block.reg_stage.w_input_regs[93]
.sym 45887 fft_block.w_fft_in[4]
.sym 45888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45899 fft_block.reg_stage.w_input_regs[28]
.sym 45901 fft_block.reg_stage.w_index_out[1]
.sym 45904 $PACKER_VCC_NET
.sym 45905 w_fft_out[4]
.sym 45906 w_fft_out[11]
.sym 45908 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 45909 fft_block.counter_N[2]
.sym 45911 w_fft_out[10]
.sym 45912 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 45913 fft_block.reg_stage.w_input_regs[23]
.sym 45914 fft_block.counter_N[1]
.sym 45915 fft_block.counter_N[2]
.sym 45916 fft_block.reg_stage.w_input_regs[22]
.sym 45922 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 45923 fft_block.w_fft_in[5]
.sym 45924 fft_block.reg_stage.w_input_regs[86]
.sym 45927 fft_block.counter_N[2]
.sym 45928 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 45930 fft_block.w_fft_in[15]
.sym 45935 fft_block.w_fft_in[6]
.sym 45936 w_fft_out[99]
.sym 45939 fft_block.sel_in
.sym 45940 w_fft_out[51]
.sym 45941 w_fft_out[35]
.sym 45942 w_fft_out[115]
.sym 45944 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 45949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45950 fft_block.counter_N[2]
.sym 45951 fft_block.counter_N[0]
.sym 45955 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 45956 fft_block.counter_N[2]
.sym 45957 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 45958 fft_block.sel_in
.sym 45963 fft_block.w_fft_in[15]
.sym 45969 fft_block.w_fft_in[6]
.sym 45973 fft_block.counter_N[2]
.sym 45974 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 45975 w_fft_out[35]
.sym 45976 w_fft_out[51]
.sym 45985 fft_block.w_fft_in[5]
.sym 45991 fft_block.counter_N[0]
.sym 45992 w_fft_out[99]
.sym 45993 w_fft_out[115]
.sym 45994 fft_block.counter_N[2]
.sym 46000 fft_block.reg_stage.w_input_regs[86]
.sym 46001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46002 CLK$SB_IO_IN_$glb_clk
.sym 46004 w_fft_out[42]
.sym 46005 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[0]
.sym 46006 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 46007 w_fft_out[35]
.sym 46008 w_fft_out[28]
.sym 46009 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 46010 w_fft_out[20]
.sym 46011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46016 fft_block.w_fft_in[11]
.sym 46017 fft_block.w_fft_in[2]
.sym 46019 fft_block.reg_stage.w_index_out[2]
.sym 46020 fft_block.reg_stage.w_input_regs[95]
.sym 46021 w_fft_out[40]
.sym 46023 fft_block.reg_stage.w_input_regs[99]
.sym 46025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46028 w_fft_out[98]
.sym 46029 fft_block.reg_stage.w_input_regs[86]
.sym 46030 fft_block.reg_stage.w_input_regs[30]
.sym 46031 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46032 w_fft_out[58]
.sym 46033 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 46034 fft_block.w_fft_in[14]
.sym 46035 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 46036 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 46038 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46039 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 46045 fft_block.reg_stage.w_input_regs[92]
.sym 46047 fft_block.counter_N[1]
.sym 46049 w_fft_out[43]
.sym 46050 w_fft_out[26]
.sym 46052 w_fft_out[59]
.sym 46053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46054 fft_block.counter_N[2]
.sym 46055 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46056 w_fft_out[115]
.sym 46057 fft_block.counter_N[1]
.sym 46058 w_fft_out[58]
.sym 46059 w_fft_out[27]
.sym 46061 fft_block.reg_stage.w_input_regs[28]
.sym 46062 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 46063 fft_block.counter_N[0]
.sym 46065 fft_block.sel_in
.sym 46066 w_fft_out[11]
.sym 46067 w_fft_out[27]
.sym 46068 fft_block.counter_N[0]
.sym 46069 w_fft_out[42]
.sym 46070 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 46071 w_fft_out[10]
.sym 46072 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 46073 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[0]
.sym 46074 w_fft_out[114]
.sym 46075 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 46076 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 46078 fft_block.counter_N[1]
.sym 46079 w_fft_out[11]
.sym 46080 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 46081 w_fft_out[27]
.sym 46084 w_fft_out[59]
.sym 46085 w_fft_out[43]
.sym 46086 fft_block.counter_N[0]
.sym 46087 fft_block.counter_N[1]
.sym 46090 w_fft_out[114]
.sym 46091 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46092 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 46093 w_fft_out[26]
.sym 46096 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46097 w_fft_out[115]
.sym 46098 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 46099 w_fft_out[27]
.sym 46102 fft_block.counter_N[1]
.sym 46103 w_fft_out[26]
.sym 46104 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 46105 w_fft_out[10]
.sym 46108 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[0]
.sym 46109 fft_block.counter_N[2]
.sym 46110 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 46111 fft_block.sel_in
.sym 46114 fft_block.reg_stage.w_input_regs[92]
.sym 46115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46116 fft_block.reg_stage.w_input_regs[28]
.sym 46120 w_fft_out[42]
.sym 46121 fft_block.counter_N[0]
.sym 46122 fft_block.counter_N[1]
.sym 46123 w_fft_out[58]
.sym 46124 fft_block.start_calc_$glb_ce
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46127 w_fft_out[23]
.sym 46128 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[2]
.sym 46129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46131 w_fft_out[21]
.sym 46132 w_fft_out[22]
.sym 46133 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[0]
.sym 46134 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 46141 fft_block.w_fft_in[10]
.sym 46144 fft_block.w_fft_in[6]
.sym 46146 w_fft_out[42]
.sym 46147 fft_block.w_fft_in[5]
.sym 46148 fft_block.w_fft_in[1]
.sym 46151 fft_block.counter_N[1]
.sym 46152 w_fft_out[21]
.sym 46153 w_fft_out[35]
.sym 46154 w_fft_out[60]
.sym 46155 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 46157 fft_block.counter_N[0]
.sym 46158 fft_block.w_fft_in[12]
.sym 46159 fft_block.w_fft_in[15]
.sym 46160 w_fft_out[60]
.sym 46162 w_fft_out[104]
.sym 46168 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 46170 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 46172 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 46173 w_fft_out[50]
.sym 46175 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 46176 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[2]
.sym 46178 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[2]
.sym 46179 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[0]
.sym 46180 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 46182 w_fft_out[82]
.sym 46183 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[3]
.sym 46184 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 46185 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 46186 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 46187 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[0]
.sym 46188 w_fft_out[98]
.sym 46190 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[1]
.sym 46191 w_fft_out[10]
.sym 46192 w_fft_out[58]
.sym 46193 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 46194 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 46195 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 46196 w_fft_out[4]
.sym 46198 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 46199 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 46201 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 46202 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 46203 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 46204 w_fft_out[82]
.sym 46208 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 46209 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[2]
.sym 46210 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[0]
.sym 46213 w_fft_out[98]
.sym 46216 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 46219 w_fft_out[50]
.sym 46220 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 46221 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 46222 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[3]
.sym 46225 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 46226 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 46227 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 46228 w_fft_out[58]
.sym 46231 w_fft_out[4]
.sym 46234 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 46237 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[1]
.sym 46238 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[2]
.sym 46240 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[0]
.sym 46243 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 46244 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 46245 w_fft_out[10]
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46250 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[2]
.sym 46251 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 46252 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[3]
.sym 46253 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 46254 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1[1]
.sym 46255 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 46256 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 46257 fft_block.w_fft_in[13]
.sym 46262 fft_block.w_fft_in[14]
.sym 46266 spi_out.send_data[2]
.sym 46274 w_fft_out[90]
.sym 46275 w_fft_out[110]
.sym 46276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46278 w_fft_out[53]
.sym 46279 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46281 fft_block.w_fft_in[13]
.sym 46282 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46283 w_fft_out[126]
.sym 46285 w_fft_out[117]
.sym 46293 w_fft_out[120]
.sym 46294 fft_block.counter_N[0]
.sym 46295 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46296 w_fft_out[16]
.sym 46297 w_fft_out[122]
.sym 46298 w_fft_out[74]
.sym 46300 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1[0]
.sym 46301 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46302 w_fft_out[106]
.sym 46303 w_fft_out[24]
.sym 46304 w_fft_out[90]
.sym 46305 w_fft_out[122]
.sym 46308 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46310 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46311 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 46312 fft_block.counter_N[1]
.sym 46313 w_fft_out[35]
.sym 46315 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 46316 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46317 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 46319 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1[1]
.sym 46320 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 46321 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 46322 w_fft_out[104]
.sym 46324 w_fft_out[120]
.sym 46325 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 46326 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46327 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 46331 w_fft_out[35]
.sym 46332 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 46336 w_fft_out[104]
.sym 46337 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46338 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 46339 w_fft_out[16]
.sym 46342 fft_block.counter_N[1]
.sym 46343 w_fft_out[90]
.sym 46344 w_fft_out[74]
.sym 46345 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 46348 w_fft_out[122]
.sym 46349 fft_block.counter_N[0]
.sym 46350 w_fft_out[106]
.sym 46351 fft_block.counter_N[1]
.sym 46354 fft_block.counter_N[1]
.sym 46356 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1[1]
.sym 46357 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1[0]
.sym 46361 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46363 w_fft_out[24]
.sym 46366 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46367 w_fft_out[106]
.sym 46368 w_fft_out[122]
.sym 46369 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46373 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 46374 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 46375 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 46376 fft_block.w_fft_in[12]
.sym 46377 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 46378 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 46379 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 46380 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 46385 spi_out.send_data[3]
.sym 46388 fft_block.counter_N[0]
.sym 46390 w_fft_out[82]
.sym 46393 w_fft_out[123]
.sym 46394 w_fft_out[74]
.sym 46395 w_fft_out[43]
.sym 46398 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 46399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46400 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 46401 fft_block.counter_N[2]
.sym 46402 w_fft_out[22]
.sym 46404 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 46405 w_fft_out[44]
.sym 46406 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 46414 fft_block.reg_stage.w_input_regs[103]
.sym 46416 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 46417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46418 fft_block.counter_N[2]
.sym 46419 fft_block.reg_stage.w_input_regs[39]
.sym 46420 w_fft_out[42]
.sym 46422 w_fft_out[21]
.sym 46424 fft_block.reg_stage.w_input_regs[95]
.sym 46425 w_fft_out[75]
.sym 46427 w_fft_out[91]
.sym 46428 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 46432 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 46434 w_fft_out[90]
.sym 46435 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 46436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46437 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 46438 fft_block.counter_N[1]
.sym 46443 fft_block.reg_stage.w_input_regs[31]
.sym 46444 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 46445 w_fft_out[5]
.sym 46448 fft_block.reg_stage.w_input_regs[39]
.sym 46449 fft_block.reg_stage.w_input_regs[103]
.sym 46450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46453 w_fft_out[21]
.sym 46454 w_fft_out[5]
.sym 46455 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 46456 fft_block.counter_N[2]
.sym 46459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46460 fft_block.reg_stage.w_input_regs[95]
.sym 46461 fft_block.reg_stage.w_input_regs[31]
.sym 46465 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 46466 w_fft_out[75]
.sym 46467 fft_block.counter_N[1]
.sym 46468 w_fft_out[91]
.sym 46471 w_fft_out[90]
.sym 46472 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 46473 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 46474 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 46478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46479 fft_block.reg_stage.w_input_regs[95]
.sym 46480 fft_block.reg_stage.w_input_regs[31]
.sym 46484 fft_block.reg_stage.w_input_regs[39]
.sym 46485 fft_block.reg_stage.w_input_regs[103]
.sym 46486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46490 w_fft_out[42]
.sym 46492 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 46493 fft_block.start_calc_$glb_ce
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46496 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 46497 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 46498 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 46499 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 46500 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 46501 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 46502 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 46503 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 46509 w_fft_out[102]
.sym 46511 w_fft_out[96]
.sym 46519 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[0]
.sym 46520 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 46521 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 46522 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 46523 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 46524 w_fft_out[110]
.sym 46525 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 46527 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46528 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 46529 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46530 fft_block.w_fft_in[14]
.sym 46531 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 46537 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 46538 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 46539 w_fft_out[30]
.sym 46540 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 46541 w_fft_out[62]
.sym 46542 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 46543 w_fft_out[94]
.sym 46544 fft_block.counter_N[1]
.sym 46545 w_fft_out[110]
.sym 46547 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 46549 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 46551 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46552 w_fft_out[78]
.sym 46553 w_fft_out[126]
.sym 46555 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 46557 w_fft_out[14]
.sym 46558 fft_block.counter_N[2]
.sym 46559 fft_block.counter_N[0]
.sym 46560 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 46563 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46564 fft_block.sel_in
.sym 46565 w_fft_out[46]
.sym 46570 w_fft_out[14]
.sym 46571 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 46572 w_fft_out[30]
.sym 46573 fft_block.counter_N[1]
.sym 46576 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 46577 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 46578 fft_block.counter_N[2]
.sym 46579 fft_block.sel_in
.sym 46582 w_fft_out[78]
.sym 46585 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 46588 fft_block.counter_N[1]
.sym 46589 w_fft_out[78]
.sym 46590 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 46591 w_fft_out[94]
.sym 46594 fft_block.counter_N[0]
.sym 46595 w_fft_out[110]
.sym 46596 w_fft_out[126]
.sym 46597 fft_block.counter_N[1]
.sym 46600 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46601 w_fft_out[126]
.sym 46602 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46603 w_fft_out[30]
.sym 46606 w_fft_out[14]
.sym 46607 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 46608 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 46609 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 46612 w_fft_out[46]
.sym 46613 w_fft_out[62]
.sym 46614 fft_block.counter_N[1]
.sym 46615 fft_block.counter_N[0]
.sym 46619 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 46620 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 46621 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 46622 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 46623 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 46624 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 46625 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 46626 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 46631 w_fft_out[109]
.sym 46632 w_fft_out[88]
.sym 46636 w_fft_out[124]
.sym 46637 w_fft_out[12]
.sym 46638 w_fft_out[93]
.sym 46640 spi_out.send_data[7]
.sym 46641 w_fft_out[91]
.sym 46642 w_fft_out[108]
.sym 46644 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 46645 w_fft_out[46]
.sym 46647 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 46651 w_fft_out[46]
.sym 46660 w_fft_out[86]
.sym 46661 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 46663 w_fft_out[46]
.sym 46664 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[0]
.sym 46666 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 46667 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 46668 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[2]
.sym 46669 w_fft_out[94]
.sym 46670 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 46671 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 46672 w_fft_out[22]
.sym 46673 w_fft_out[62]
.sym 46674 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[1]
.sym 46675 w_fft_out[54]
.sym 46676 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 46677 w_fft_out[102]
.sym 46678 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 46679 w_fft_out[6]
.sym 46680 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 46682 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 46683 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 46684 w_fft_out[110]
.sym 46685 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 46686 w_fft_out[70]
.sym 46687 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 46688 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46689 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 46690 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 46691 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 46693 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 46694 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46695 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 46696 w_fft_out[110]
.sym 46700 w_fft_out[54]
.sym 46702 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 46705 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 46706 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 46707 w_fft_out[94]
.sym 46708 w_fft_out[70]
.sym 46711 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 46712 w_fft_out[86]
.sym 46713 w_fft_out[22]
.sym 46714 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 46717 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 46718 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 46719 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 46720 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 46723 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 46724 w_fft_out[62]
.sym 46725 w_fft_out[102]
.sym 46726 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 46729 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 46730 w_fft_out[6]
.sym 46731 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 46732 w_fft_out[46]
.sym 46735 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[1]
.sym 46736 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[0]
.sym 46737 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[2]
.sym 46740 CLK$SB_IO_IN_$glb_clk
.sym 46742 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 46743 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 46744 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 46745 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46746 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46747 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 46748 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 46749 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 46751 w_fft_out[94]
.sym 46757 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 46764 w_fft_out[86]
.sym 46765 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 46766 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46767 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 46769 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 46871 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 46880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 46881 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 46882 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 46888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 47000 spi_out.addr[4]
.sym 47001 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 47002 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 48320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 48322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 48323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 48325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 48344 $PACKER_VCC_NET
.sym 48347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48388 $PACKER_VCC_NET
.sym 48392 $nextpnr_ICESTORM_LC_11$O
.sym 48394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48398 $nextpnr_ICESTORM_LC_12$I3
.sym 48400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48401 $PACKER_VCC_NET
.sym 48404 $nextpnr_ICESTORM_LC_12$COUT
.sym 48406 $PACKER_VCC_NET
.sym 48408 $nextpnr_ICESTORM_LC_12$I3
.sym 48410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 48412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 48446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 48447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 48448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 48449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 48450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 48452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 48453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 48463 $PACKER_VCC_NET
.sym 48477 $PACKER_VCC_NET
.sym 48487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 48488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 48496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 48506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 48509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 48525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 48528 fft_block.reg_stage.w_c_reg[10]
.sym 48529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 48538 fft_block.reg_stage.w_c_reg[10]
.sym 48539 fft_block.reg_stage.w_cps_reg[13]
.sym 48540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 48542 $PACKER_VCC_NET
.sym 48543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 48548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 48549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48565 fft_block.reg_stage.w_cps_reg[13]
.sym 48569 $PACKER_VCC_NET
.sym 48571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 48575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 48576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48580 fft_block.reg_stage.w_cps_reg[13]
.sym 48581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 48582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 48583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 48587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 48589 fft_block.reg_stage.w_c_reg[10]
.sym 48592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 48593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 48594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48595 fft_block.reg_stage.w_c_reg[10]
.sym 48598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 48606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 48607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 48608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 48611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 48620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 48621 fft_block.reg_stage.w_c_reg[10]
.sym 48626 fft_block.reg_stage.w_c_reg[10]
.sym 48633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 48634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 48637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 48638 $PACKER_VCC_NET
.sym 48639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 48649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 48652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 48653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 48655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48660 fft_block.reg_stage.w_cps_reg[9]
.sym 48661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 48670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 48674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 48675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48677 fft_block.reg_stage.w_c_reg[10]
.sym 48679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 48681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48686 fft_block.reg_stage.w_c_reg[10]
.sym 48687 fft_block.reg_stage.w_cps_reg[9]
.sym 48691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 48693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 48697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 48704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 48705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 48709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 48710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 48712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 48715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 48718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 48721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 48726 CLK$SB_IO_IN_$glb_clk
.sym 48730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 48731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 48732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 48733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 48735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 48736 $PACKER_VCC_NET
.sym 48739 $PACKER_VCC_NET
.sym 48742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48744 fft_block.reg_stage.w_cms_in[7]
.sym 48750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 48752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 48761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48762 $PACKER_VCC_NET
.sym 48763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 48769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 48772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 48775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 48777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 48778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 48783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 48785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 48797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 48798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 48803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 48808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 48809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 48811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 48815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 48820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 48826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 48828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 48834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 48838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 48839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 48841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 48846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 48847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 48853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 48855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 48856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 48869 fft_block.reg_stage.w_cps_in[7]
.sym 48873 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 48875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 48877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 48878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 48883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 48884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 48892 $PACKER_VCC_NET
.sym 48893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[0]
.sym 48895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[1]
.sym 48901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 48902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 48903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[2]
.sym 48905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 48908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 48920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 48921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 48923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48924 $nextpnr_ICESTORM_LC_44$O
.sym 48927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 48930 $nextpnr_ICESTORM_LC_45$I3
.sym 48932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48936 $nextpnr_ICESTORM_LC_45$COUT
.sym 48939 $PACKER_VCC_NET
.sym 48940 $nextpnr_ICESTORM_LC_45$I3
.sym 48943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 48944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 48945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 48946 $nextpnr_ICESTORM_LC_45$COUT
.sym 48949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 48950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 48956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 48957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 48958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 48961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[0]
.sym 48963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[2]
.sym 48964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[1]
.sym 48967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 48968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 48970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 48971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 48972 CLK$SB_IO_IN_$glb_clk
.sym 48974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 48975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 48976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 48977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 48978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 48979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 48980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 48981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 48984 fft_block.reg_stage.w_input_regs[94]
.sym 48986 $PACKER_VCC_NET
.sym 48987 fft_block.reg_stage.w_cms_in[1]
.sym 48988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 48989 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 48993 fft_block.reg_stage.w_cps_reg[9]
.sym 48998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 48999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 49005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 49006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 49007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 49015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 49017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[0]
.sym 49018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 49020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 49021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 49022 fft_block.reg_stage.w_c_in[7]
.sym 49023 fft_block.reg_stage.w_cms_reg[10]
.sym 49025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I2[2]
.sym 49026 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 49031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 49033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 49035 fft_block.reg_stage.w_cms_reg[11]
.sym 49037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 49039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 49041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 49043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49049 fft_block.reg_stage.w_cms_reg[10]
.sym 49050 fft_block.reg_stage.w_cms_reg[11]
.sym 49051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49054 fft_block.reg_stage.w_c_in[7]
.sym 49061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 49062 fft_block.reg_stage.w_cms_reg[11]
.sym 49063 fft_block.reg_stage.w_cms_reg[10]
.sym 49066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 49067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 49068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 49069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 49072 fft_block.reg_stage.w_cms_reg[11]
.sym 49078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[0]
.sym 49080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 49084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 49085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 49087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I2[2]
.sym 49090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 49092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 49094 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 49095 CLK$SB_IO_IN_$glb_clk
.sym 49097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 49098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 49100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 49101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 49103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 49109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49113 fft_block.reg_stage.w_c_reg[23]
.sym 49114 fft_block.start_calc
.sym 49117 fft_block.reg_stage.w_cms_reg[10]
.sym 49118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 49123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 49126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 49128 fft_block.reg_stage.w_c_reg[11]
.sym 49130 $PACKER_VCC_NET
.sym 49132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49143 fft_block.reg_stage.w_cms_reg[10]
.sym 49145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 49146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 49153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 49158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 49160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 49165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 49166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 49177 fft_block.reg_stage.w_cms_reg[10]
.sym 49178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 49184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 49185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 49186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 49201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 49203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 49214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 49215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49221 fft_block.reg_stage.w_c_reg[19]
.sym 49222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 49224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 49227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 49241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 49247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 49248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 49253 $PACKER_VCC_NET
.sym 49261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49263 fft_block.reg_stage.w_c_in[7]
.sym 49265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 49270 fft_block.reg_stage.w_c_in[3]
.sym 49271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 49272 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 49273 fft_block.reg_stage.w_input_regs[20]
.sym 49275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 49277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49278 fft_block.reg_stage.w_input_regs[23]
.sym 49281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 49283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 49291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 49294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 49296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 49297 fft_block.reg_stage.w_input_regs[20]
.sym 49303 fft_block.reg_stage.w_c_in[3]
.sym 49308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 49309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 49312 fft_block.reg_stage.w_input_regs[23]
.sym 49314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 49318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 49325 fft_block.reg_stage.w_c_in[7]
.sym 49330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 49331 fft_block.reg_stage.w_input_regs[23]
.sym 49333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 49337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 49340 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 49345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 49346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 49348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 49350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49358 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 49359 fft_block.reg_stage.w_c_in[7]
.sym 49364 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 49366 fft_block.reg_stage.w_c_in[3]
.sym 49367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 49368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 49369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 49370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 49378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49385 fft_block.reg_stage.w_input_regs[20]
.sym 49387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 49390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 49394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 49395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 49399 fft_block.reg_stage.w_input_regs[19]
.sym 49400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 49402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49407 fft_block.reg_stage.w_input_regs[22]
.sym 49410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 49411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 49412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 49417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 49419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 49424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 49426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49430 fft_block.reg_stage.w_input_regs[20]
.sym 49431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 49432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 49436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 49437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 49438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 49441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 49442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 49443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 49449 fft_block.reg_stage.w_input_regs[22]
.sym 49450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49453 fft_block.reg_stage.w_input_regs[19]
.sym 49454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 49459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 49460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 49462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 49468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 49469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 49470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 49471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 49472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 49473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 49476 w_fft_out[125]
.sym 49479 fft_block.reg_stage.w_input_regs[20]
.sym 49481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 49485 fft_block.reg_stage.w_c_reg[8]
.sym 49490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49495 fft_block.reg_stage.w_input_regs[29]
.sym 49499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 49500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 49513 fft_block.reg_stage.w_input_regs[19]
.sym 49516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 49526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 49530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49531 fft_block.reg_stage.w_input_regs[17]
.sym 49532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 49537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 49543 fft_block.reg_stage.w_input_regs[17]
.sym 49552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 49555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 49560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 49564 fft_block.reg_stage.w_input_regs[19]
.sym 49565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 49571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 49572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 49576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 49582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 49584 fft_block.reg_stage.w_input_regs[17]
.sym 49585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 49590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49593 w_fft_out[24]
.sym 49594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49600 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 49606 fft_block.reg_stage.w_input_regs[34]
.sym 49609 fft_block.reg_stage.w_input_regs[19]
.sym 49613 fft_block.reg_stage.w_input_regs[30]
.sym 49617 $PACKER_VCC_NET
.sym 49618 fft_block.w_fft_in[9]
.sym 49620 fft_block.reg_stage.w_input_regs[22]
.sym 49624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49631 fft_block.reg_stage.w_input_regs[24]
.sym 49632 fft_block.w_fft_in[13]
.sym 49634 fft_block.w_fft_in[9]
.sym 49636 fft_block.w_fft_in[8]
.sym 49637 fft_block.w_fft_in[10]
.sym 49641 fft_block.reg_stage.w_input_regs[25]
.sym 49642 fft_block.w_fft_in[7]
.sym 49647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 49653 fft_block.w_fft_in[14]
.sym 49655 fft_block.reg_stage.w_input_regs[88]
.sym 49657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49663 fft_block.w_fft_in[13]
.sym 49670 fft_block.w_fft_in[8]
.sym 49678 fft_block.w_fft_in[7]
.sym 49684 fft_block.w_fft_in[9]
.sym 49690 fft_block.w_fft_in[14]
.sym 49695 fft_block.w_fft_in[10]
.sym 49699 fft_block.reg_stage.w_input_regs[25]
.sym 49700 fft_block.reg_stage.w_input_regs[24]
.sym 49701 fft_block.reg_stage.w_input_regs[88]
.sym 49702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 49705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 49706 fft_block.reg_stage.w_input_regs[88]
.sym 49707 fft_block.reg_stage.w_input_regs[24]
.sym 49708 fft_block.reg_stage.w_input_regs[25]
.sym 49709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49710 CLK$SB_IO_IN_$glb_clk
.sym 49713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 49714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 49715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 49716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 49717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 49718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 49719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 49728 fft_block.w_fft_in[13]
.sym 49730 fft_block.w_fft_in[7]
.sym 49732 fft_block.w_fft_in[8]
.sym 49734 fft_block.reg_stage.w_input_regs[30]
.sym 49737 fft_block.reg_stage.w_input_regs[89]
.sym 49745 $PACKER_VCC_NET
.sym 49754 fft_block.reg_stage.w_input_regs[88]
.sym 49755 fft_block.reg_stage.w_input_regs[90]
.sym 49756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49758 fft_block.reg_stage.w_input_regs[26]
.sym 49759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 49764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 49765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49767 fft_block.reg_stage.w_input_regs[89]
.sym 49769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 49775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49788 fft_block.reg_stage.w_input_regs[90]
.sym 49792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 49793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49806 fft_block.reg_stage.w_input_regs[88]
.sym 49810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 49811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49816 fft_block.reg_stage.w_input_regs[26]
.sym 49817 fft_block.reg_stage.w_input_regs[90]
.sym 49818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49830 fft_block.reg_stage.w_input_regs[89]
.sym 49832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49837 w_fft_out[33]
.sym 49838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 49840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 49861 addr_count[1]
.sym 49864 fft_block.reg_stage.w_input_regs[38]
.sym 49865 fft_block.w_fft_in[13]
.sym 49866 fft_block.w_fft_in[7]
.sym 49868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 49870 fft_block.reg_stage.w_input_regs[47]
.sym 49879 fft_block.reg_stage.w_input_regs[27]
.sym 49881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49884 fft_block.reg_stage.w_input_regs[20]
.sym 49890 fft_block.w_fft_in[4]
.sym 49891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49892 fft_block.w_fft_in[11]
.sym 49893 fft_block.reg_stage.w_input_regs[84]
.sym 49894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49899 fft_block.w_fft_in[9]
.sym 49901 fft_block.reg_stage.w_input_regs[95]
.sym 49907 fft_block.reg_stage.w_input_regs[91]
.sym 49911 fft_block.reg_stage.w_input_regs[95]
.sym 49917 fft_block.w_fft_in[4]
.sym 49933 fft_block.reg_stage.w_input_regs[91]
.sym 49934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49936 fft_block.reg_stage.w_input_regs[27]
.sym 49939 fft_block.reg_stage.w_input_regs[20]
.sym 49940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49941 fft_block.reg_stage.w_input_regs[84]
.sym 49946 fft_block.w_fft_in[9]
.sym 49952 fft_block.w_fft_in[11]
.sym 49955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49956 CLK$SB_IO_IN_$glb_clk
.sym 49961 fft_block.reg_stage.w_input_regs[45]
.sym 49962 fft_block.reg_stage.w_input_regs[36]
.sym 49965 fft_block.reg_stage.w_input_regs[34]
.sym 49973 fft_block.w_fft_in[5]
.sym 49975 fft_block.w_fft_in[3]
.sym 49978 fft_block.w_fft_in[0]
.sym 49979 fft_block.w_fft_in[7]
.sym 49984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 49987 fft_block.reg_stage.w_input_regs[29]
.sym 49988 fft_block.reg_stage.w_input_regs[29]
.sym 49989 fft_block.reg_stage.w_input_regs[99]
.sym 49991 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 49992 fft_block.reg_stage.w_input_regs[87]
.sym 49993 w_fft_out[52]
.sym 50000 fft_block.w_fft_in[12]
.sym 50001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50004 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 50008 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[0]
.sym 50009 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[1]
.sym 50011 fft_block.w_fft_in[13]
.sym 50015 fft_block.counter_N[1]
.sym 50017 fft_block.w_fft_in[14]
.sym 50021 addr_count[1]
.sym 50023 fft_block.reg_stage.w_input_regs[92]
.sym 50025 fft_block.reg_stage.w_input_regs[28]
.sym 50026 fft_block.w_fft_in[7]
.sym 50029 fft_block.sel_in
.sym 50033 fft_block.w_fft_in[12]
.sym 50041 fft_block.w_fft_in[7]
.sym 50044 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[0]
.sym 50045 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 50046 fft_block.counter_N[1]
.sym 50053 fft_block.w_fft_in[14]
.sym 50064 fft_block.w_fft_in[13]
.sym 50068 addr_count[1]
.sym 50069 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[1]
.sym 50071 fft_block.sel_in
.sym 50074 fft_block.reg_stage.w_input_regs[28]
.sym 50076 fft_block.reg_stage.w_input_regs[92]
.sym 50077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50083 fft_block.reg_stage.w_input_regs[38]
.sym 50084 fft_block.reg_stage.w_input_regs[37]
.sym 50085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50086 fft_block.reg_stage.w_input_regs[47]
.sym 50087 fft_block.reg_stage.w_input_regs[39]
.sym 50088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50093 w_fft_out[96]
.sym 50096 fft_block.w_fft_in[12]
.sym 50098 fft_block.reg_stage.w_input_regs[34]
.sym 50105 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 50107 fft_block.reg_stage.w_input_regs[45]
.sym 50108 fft_block.reg_stage.w_input_regs[94]
.sym 50109 fft_block.reg_stage.w_input_regs[109]
.sym 50111 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 50113 fft_block.reg_stage.w_input_regs[30]
.sym 50114 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 50115 fft_block.sel_in
.sym 50123 w_fft_out[100]
.sym 50124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50125 fft_block.reg_stage.w_input_regs[21]
.sym 50126 fft_block.reg_stage.w_input_regs[36]
.sym 50127 fft_block.reg_stage.w_input_regs[93]
.sym 50128 fft_block.counter_N[2]
.sym 50129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50131 fft_block.reg_stage.w_input_regs[107]
.sym 50132 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 50133 fft_block.reg_stage.w_input_regs[21]
.sym 50134 w_fft_out[4]
.sym 50135 fft_block.reg_stage.w_input_regs[43]
.sym 50136 w_fft_out[20]
.sym 50137 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 50139 w_fft_out[36]
.sym 50140 w_fft_out[116]
.sym 50143 fft_block.reg_stage.w_input_regs[85]
.sym 50144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50147 fft_block.reg_stage.w_input_regs[29]
.sym 50148 fft_block.counter_N[0]
.sym 50150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50151 fft_block.reg_stage.w_input_regs[85]
.sym 50152 fft_block.reg_stage.w_input_regs[100]
.sym 50153 w_fft_out[52]
.sym 50155 fft_block.reg_stage.w_input_regs[43]
.sym 50157 fft_block.reg_stage.w_input_regs[107]
.sym 50158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50161 w_fft_out[20]
.sym 50162 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 50163 w_fft_out[4]
.sym 50164 fft_block.counter_N[2]
.sym 50167 fft_block.counter_N[2]
.sym 50168 w_fft_out[100]
.sym 50169 w_fft_out[116]
.sym 50170 fft_block.counter_N[0]
.sym 50174 fft_block.reg_stage.w_input_regs[36]
.sym 50175 fft_block.reg_stage.w_input_regs[100]
.sym 50176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50179 fft_block.reg_stage.w_input_regs[29]
.sym 50180 fft_block.reg_stage.w_input_regs[93]
.sym 50182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50185 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 50186 fft_block.counter_N[2]
.sym 50187 w_fft_out[36]
.sym 50188 w_fft_out[52]
.sym 50191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50192 fft_block.reg_stage.w_input_regs[85]
.sym 50193 fft_block.reg_stage.w_input_regs[21]
.sym 50197 fft_block.reg_stage.w_input_regs[21]
.sym 50198 fft_block.reg_stage.w_input_regs[85]
.sym 50200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50201 fft_block.start_calc_$glb_ce
.sym 50202 CLK$SB_IO_IN_$glb_clk
.sym 50204 w_fft_out[45]
.sym 50205 w_fft_out[36]
.sym 50206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50207 w_fft_out[37]
.sym 50208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50209 w_fft_out[29]
.sym 50210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50211 w_fft_out[44]
.sym 50217 w_fft_out[100]
.sym 50219 fft_block.reg_stage.w_input_regs[37]
.sym 50220 fft_block.w_fft_in[8]
.sym 50223 fft_block.reg_stage.w_input_regs[43]
.sym 50225 fft_block.w_fft_in[4]
.sym 50227 fft_block.reg_stage.w_input_regs[107]
.sym 50228 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 50229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50231 w_fft_out[123]
.sym 50232 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 50233 w_fft_out[28]
.sym 50234 fft_block.reg_stage.w_input_regs[47]
.sym 50235 w_fft_out[44]
.sym 50237 $PACKER_VCC_NET
.sym 50238 w_fft_out[99]
.sym 50239 w_fft_out[101]
.sym 50246 fft_block.reg_stage.w_input_regs[23]
.sym 50247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50250 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 50251 w_fft_out[20]
.sym 50252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50254 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 50255 fft_block.reg_stage.w_input_regs[22]
.sym 50257 w_fft_out[28]
.sym 50258 fft_block.reg_stage.w_input_regs[86]
.sym 50259 fft_block.reg_stage.w_input_regs[30]
.sym 50260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50261 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 50262 w_fft_out[36]
.sym 50263 fft_block.reg_stage.w_input_regs[94]
.sym 50264 fft_block.reg_stage.w_input_regs[87]
.sym 50265 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 50266 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 50269 w_fft_out[60]
.sym 50270 w_fft_out[116]
.sym 50271 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 50276 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 50279 fft_block.reg_stage.w_input_regs[23]
.sym 50280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50281 fft_block.reg_stage.w_input_regs[87]
.sym 50284 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 50285 w_fft_out[116]
.sym 50286 w_fft_out[28]
.sym 50287 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 50291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50292 fft_block.reg_stage.w_input_regs[86]
.sym 50293 fft_block.reg_stage.w_input_regs[22]
.sym 50297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50298 fft_block.reg_stage.w_input_regs[30]
.sym 50299 fft_block.reg_stage.w_input_regs[94]
.sym 50302 fft_block.reg_stage.w_input_regs[86]
.sym 50303 fft_block.reg_stage.w_input_regs[22]
.sym 50305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50308 fft_block.reg_stage.w_input_regs[87]
.sym 50310 fft_block.reg_stage.w_input_regs[23]
.sym 50311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50314 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 50315 w_fft_out[60]
.sym 50316 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 50317 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 50320 w_fft_out[36]
.sym 50321 w_fft_out[20]
.sym 50322 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 50323 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 50324 fft_block.start_calc_$glb_ce
.sym 50325 CLK$SB_IO_IN_$glb_clk
.sym 50327 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 50328 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[1]
.sym 50329 spi_out.send_data[4]
.sym 50330 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[2]
.sym 50331 spi_out.send_data[3]
.sym 50333 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 50334 spi_out.send_data[5]
.sym 50339 fft_block.reg_stage.w_input_regs[46]
.sym 50340 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 50341 w_fft_out[22]
.sym 50344 w_fft_out[44]
.sym 50348 fft_block.reg_stage.w_input_regs[110]
.sym 50350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 50352 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 50353 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 50355 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 50356 w_fft_out[107]
.sym 50357 fft_block.w_fft_in[13]
.sym 50359 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 50361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 50362 fft_block.w_fft_in[12]
.sym 50369 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2]
.sym 50370 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 50371 w_fft_out[37]
.sym 50372 fft_block.counter_N[1]
.sym 50373 w_fft_out[29]
.sym 50374 fft_block.counter_N[0]
.sym 50375 w_fft_out[60]
.sym 50376 w_fft_out[45]
.sym 50377 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 50378 fft_block.counter_N[0]
.sym 50379 w_fft_out[123]
.sym 50380 fft_block.counter_N[2]
.sym 50381 w_fft_out[43]
.sym 50382 w_fft_out[13]
.sym 50383 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 50384 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 50385 w_fft_out[12]
.sym 50386 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[3]
.sym 50387 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 50388 fft_block.sel_in
.sym 50389 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 50392 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 50393 w_fft_out[28]
.sym 50394 w_fft_out[61]
.sym 50395 w_fft_out[44]
.sym 50396 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 50397 w_fft_out[53]
.sym 50398 w_fft_out[99]
.sym 50401 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[3]
.sym 50402 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2]
.sym 50403 w_fft_out[123]
.sym 50404 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 50407 w_fft_out[45]
.sym 50408 fft_block.counter_N[0]
.sym 50409 w_fft_out[61]
.sym 50410 fft_block.counter_N[1]
.sym 50413 w_fft_out[43]
.sym 50414 w_fft_out[99]
.sym 50415 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 50416 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 50419 w_fft_out[29]
.sym 50420 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 50421 w_fft_out[13]
.sym 50422 fft_block.counter_N[1]
.sym 50425 w_fft_out[53]
.sym 50426 w_fft_out[37]
.sym 50427 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 50428 fft_block.counter_N[2]
.sym 50431 fft_block.counter_N[0]
.sym 50432 w_fft_out[44]
.sym 50433 w_fft_out[60]
.sym 50434 fft_block.counter_N[1]
.sym 50437 fft_block.counter_N[1]
.sym 50438 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 50439 w_fft_out[28]
.sym 50440 w_fft_out[12]
.sym 50443 fft_block.counter_N[2]
.sym 50444 fft_block.sel_in
.sym 50445 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 50446 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 50450 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[1]
.sym 50451 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[0]
.sym 50452 w_fft_out[46]
.sym 50453 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[0]
.sym 50454 w_fft_out[93]
.sym 50456 w_fft_out[47]
.sym 50462 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 50463 w_fft_out[98]
.sym 50465 w_fft_out[110]
.sym 50468 fft_block.counter_N[2]
.sym 50470 w_fft_out[13]
.sym 50471 w_fft_out[81]
.sym 50473 w_fft_out[80]
.sym 50474 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 50476 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 50477 fft_block.counter_N[1]
.sym 50478 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 50480 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 50481 w_fft_out[52]
.sym 50482 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 50483 fft_block.counter_N[1]
.sym 50484 spi_out.send_data[5]
.sym 50485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 50491 w_fft_out[53]
.sym 50492 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 50493 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 50494 w_fft_out[13]
.sym 50496 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 50497 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 50498 w_fft_out[117]
.sym 50499 w_fft_out[21]
.sym 50500 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 50501 w_fft_out[123]
.sym 50502 fft_block.counter_N[0]
.sym 50503 fft_block.counter_N[1]
.sym 50504 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 50505 w_fft_out[5]
.sym 50506 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 50508 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 50509 w_fft_out[101]
.sym 50511 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 50512 fft_block.counter_N[2]
.sym 50513 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 50514 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 50515 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 50516 w_fft_out[107]
.sym 50519 w_fft_out[93]
.sym 50520 fft_block.sel_in
.sym 50521 w_fft_out[125]
.sym 50524 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 50525 w_fft_out[93]
.sym 50526 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 50527 w_fft_out[117]
.sym 50530 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 50531 w_fft_out[53]
.sym 50532 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 50533 w_fft_out[101]
.sym 50536 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 50537 w_fft_out[5]
.sym 50538 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 50539 w_fft_out[125]
.sym 50542 fft_block.counter_N[2]
.sym 50543 fft_block.sel_in
.sym 50544 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 50545 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 50548 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 50549 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 50550 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 50551 w_fft_out[21]
.sym 50554 w_fft_out[123]
.sym 50555 fft_block.counter_N[0]
.sym 50556 fft_block.counter_N[1]
.sym 50557 w_fft_out[107]
.sym 50561 w_fft_out[13]
.sym 50563 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 50566 fft_block.counter_N[2]
.sym 50567 fft_block.counter_N[0]
.sym 50568 w_fft_out[117]
.sym 50569 w_fft_out[101]
.sym 50573 w_fft_out[91]
.sym 50574 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[2]
.sym 50575 w_fft_out[92]
.sym 50576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50579 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 50580 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 50585 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[3]
.sym 50587 w_fft_out[104]
.sym 50588 w_fft_out[13]
.sym 50590 fft_block.counter_N[0]
.sym 50591 fft_block.counter_N[1]
.sym 50593 w_fft_out[5]
.sym 50596 w_fft_out[46]
.sym 50598 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 50599 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 50601 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 50603 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 50605 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 50606 fft_block.sel_in
.sym 50607 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 50608 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 50614 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 50615 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 50617 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 50618 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 50619 w_fft_out[109]
.sym 50620 fft_block.counter_N[0]
.sym 50622 w_fft_out[93]
.sym 50623 w_fft_out[12]
.sym 50624 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 50625 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 50626 w_fft_out[108]
.sym 50627 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 50628 w_fft_out[124]
.sym 50631 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 50632 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 50633 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 50634 w_fft_out[76]
.sym 50635 w_fft_out[125]
.sym 50636 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 50637 fft_block.counter_N[1]
.sym 50638 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 50639 w_fft_out[77]
.sym 50640 w_fft_out[92]
.sym 50641 w_fft_out[52]
.sym 50643 fft_block.counter_N[1]
.sym 50647 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 50648 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 50649 w_fft_out[52]
.sym 50650 w_fft_out[92]
.sym 50653 w_fft_out[124]
.sym 50654 fft_block.counter_N[0]
.sym 50655 w_fft_out[108]
.sym 50656 fft_block.counter_N[1]
.sym 50659 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 50660 w_fft_out[108]
.sym 50661 w_fft_out[76]
.sym 50662 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 50665 w_fft_out[109]
.sym 50666 fft_block.counter_N[1]
.sym 50667 w_fft_out[125]
.sym 50668 fft_block.counter_N[0]
.sym 50671 w_fft_out[77]
.sym 50672 fft_block.counter_N[1]
.sym 50673 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 50674 w_fft_out[93]
.sym 50677 w_fft_out[92]
.sym 50678 fft_block.counter_N[1]
.sym 50679 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 50680 w_fft_out[76]
.sym 50683 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 50684 w_fft_out[124]
.sym 50685 w_fft_out[12]
.sym 50686 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 50689 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 50690 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 50691 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 50692 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 50696 w_fft_out[86]
.sym 50697 w_fft_out[87]
.sym 50698 w_fft_out[85]
.sym 50699 w_fft_out[84]
.sym 50700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50701 w_fft_out[83]
.sym 50702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50708 w_fft_out[110]
.sym 50710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 50716 fft_block.counter_N[0]
.sym 50718 w_fft_out[90]
.sym 50719 w_fft_out[100]
.sym 50723 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 50725 spi_out.addr[2]
.sym 50727 spi_out.addr[3]
.sym 50731 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 50743 spi_out.addr[3]
.sym 50746 w_fft_out[44]
.sym 50749 spi_out.addr[2]
.sym 50751 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 50752 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 50754 fft_block.counter_N[2]
.sym 50756 spi_out.addr[1]
.sym 50758 w_fft_out[68]
.sym 50759 spi_out.addr[0]
.sym 50764 w_fft_out[84]
.sym 50766 w_fft_out[68]
.sym 50767 fft_block.counter_N[0]
.sym 50770 spi_out.addr[3]
.sym 50771 spi_out.addr[2]
.sym 50772 spi_out.addr[0]
.sym 50773 spi_out.addr[1]
.sym 50776 fft_block.counter_N[0]
.sym 50777 w_fft_out[84]
.sym 50778 fft_block.counter_N[2]
.sym 50779 w_fft_out[68]
.sym 50782 spi_out.addr[0]
.sym 50783 spi_out.addr[1]
.sym 50784 spi_out.addr[3]
.sym 50785 spi_out.addr[2]
.sym 50788 spi_out.addr[1]
.sym 50789 spi_out.addr[0]
.sym 50790 spi_out.addr[2]
.sym 50791 spi_out.addr[3]
.sym 50794 spi_out.addr[3]
.sym 50795 spi_out.addr[1]
.sym 50796 spi_out.addr[0]
.sym 50797 spi_out.addr[2]
.sym 50800 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 50801 w_fft_out[44]
.sym 50802 w_fft_out[68]
.sym 50803 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 50806 spi_out.addr[0]
.sym 50807 spi_out.addr[1]
.sym 50808 spi_out.addr[3]
.sym 50809 spi_out.addr[2]
.sym 50812 spi_out.addr[2]
.sym 50813 spi_out.addr[0]
.sym 50814 spi_out.addr[1]
.sym 50815 spi_out.addr[3]
.sym 50819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50822 spi_out.addr[1]
.sym 50824 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 50825 spi_out.addr[0]
.sym 50831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 50832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 50833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 50834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 50836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 50838 w_fft_out[86]
.sym 50840 w_fft_out[87]
.sym 50841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 50843 w_fft_out[85]
.sym 50845 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 50846 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 50851 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 50878 spi_out.addr[2]
.sym 50879 spi_out.addr[1]
.sym 50882 spi_out.addr[0]
.sym 50886 spi_out.addr[2]
.sym 50887 spi_out.addr[3]
.sym 50890 spi_out.addr[0]
.sym 50893 spi_out.addr[3]
.sym 50894 spi_out.addr[0]
.sym 50895 spi_out.addr[2]
.sym 50896 spi_out.addr[1]
.sym 50899 spi_out.addr[1]
.sym 50900 spi_out.addr[3]
.sym 50901 spi_out.addr[0]
.sym 50902 spi_out.addr[2]
.sym 50905 spi_out.addr[3]
.sym 50906 spi_out.addr[1]
.sym 50907 spi_out.addr[2]
.sym 50908 spi_out.addr[0]
.sym 50911 spi_out.addr[1]
.sym 50912 spi_out.addr[3]
.sym 50913 spi_out.addr[2]
.sym 50914 spi_out.addr[0]
.sym 50917 spi_out.addr[2]
.sym 50918 spi_out.addr[0]
.sym 50919 spi_out.addr[3]
.sym 50920 spi_out.addr[1]
.sym 50923 spi_out.addr[1]
.sym 50924 spi_out.addr[3]
.sym 50925 spi_out.addr[2]
.sym 50926 spi_out.addr[0]
.sym 50929 spi_out.addr[0]
.sym 50930 spi_out.addr[1]
.sym 50931 spi_out.addr[3]
.sym 50932 spi_out.addr[2]
.sym 50935 spi_out.addr[1]
.sym 50936 spi_out.addr[0]
.sym 50937 spi_out.addr[2]
.sym 50938 spi_out.addr[3]
.sym 50944 spi_out.addr[2]
.sym 50945 spi_out.addr[3]
.sym 50946 spi_out.addr[4]
.sym 50961 PIN_21$SB_IO_OUT
.sym 50989 spi_out.addr[0]
.sym 50994 spi_out.addr[1]
.sym 51002 spi_out.addr[3]
.sym 51009 spi_out.addr[2]
.sym 51052 spi_out.addr[1]
.sym 51053 spi_out.addr[2]
.sym 51054 spi_out.addr[0]
.sym 51055 spi_out.addr[3]
.sym 52365 CLK$SB_IO_IN
.sym 52437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 52452 $PACKER_VCC_NET
.sym 52455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 52456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52469 $nextpnr_ICESTORM_LC_26$O
.sym 52471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52475 $nextpnr_ICESTORM_LC_27$I3
.sym 52478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52481 $nextpnr_ICESTORM_LC_27$COUT
.sym 52484 $PACKER_VCC_NET
.sym 52485 $nextpnr_ICESTORM_LC_27$I3
.sym 52487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 52490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 52496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 52500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 52513 $PACKER_VCC_NET
.sym 52515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 52523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 52524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 52525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 52526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 52528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 52529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 52530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 52541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 52564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52567 fft_block.reg_stage.w_cps_reg[17]
.sym 52569 fft_block.reg_stage.w_cps_reg[13]
.sym 52571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 52573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 52574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 52582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 52584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 52587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52602 fft_block.reg_stage.w_c_reg[10]
.sym 52605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 52606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52607 fft_block.reg_stage.w_c_reg[10]
.sym 52609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 52611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 52612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 52613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 52614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 52618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 52619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52622 fft_block.reg_stage.w_cps_reg[17]
.sym 52624 fft_block.reg_stage.w_cps_reg[13]
.sym 52625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 52626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 52629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 52630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 52633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 52636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 52639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 52641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52642 fft_block.reg_stage.w_cps_reg[17]
.sym 52645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 52646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52647 fft_block.reg_stage.w_c_reg[10]
.sym 52648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 52651 fft_block.reg_stage.w_cps_reg[13]
.sym 52652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 52653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52657 fft_block.reg_stage.w_cps_reg[17]
.sym 52658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 52659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 52660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 52664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52665 fft_block.reg_stage.w_cps_reg[13]
.sym 52666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 52669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 52671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52672 fft_block.reg_stage.w_c_reg[10]
.sym 52675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 52676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 52677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 52678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 52682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 52683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 52686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 52689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 52697 $PACKER_VCC_NET
.sym 52700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 52714 fft_block.reg_stage.w_c_reg[10]
.sym 52724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 52726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 52728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 52730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 52731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 52732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 52734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 52736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 52737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 52740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 52743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 52746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 52747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 52748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 52753 $PACKER_VCC_NET
.sym 52754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 52757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 52758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 52759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52764 $PACKER_VCC_NET
.sym 52768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 52769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 52770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 52774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 52775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 52776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 52777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 52780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 52781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 52786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 52787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 52793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 52798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 52800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 52803 CLK$SB_IO_IN_$glb_clk
.sym 52806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 52807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 52808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 52812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 52838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 52847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 52851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 52855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 52857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 52859 $PACKER_VCC_NET
.sym 52860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 52872 fft_block.reg_stage.w_cms_reg[11]
.sym 52875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 52878 $nextpnr_ICESTORM_LC_49$O
.sym 52881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52884 $nextpnr_ICESTORM_LC_50$I3
.sym 52886 $PACKER_VCC_NET
.sym 52887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52890 $nextpnr_ICESTORM_LC_50$COUT
.sym 52893 $PACKER_VCC_NET
.sym 52894 $nextpnr_ICESTORM_LC_50$I3
.sym 52897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 52898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 52899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52900 $nextpnr_ICESTORM_LC_50$COUT
.sym 52903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 52904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 52906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 52910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52911 fft_block.reg_stage.w_cms_reg[11]
.sym 52912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 52915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 52916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 52917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 52918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 52921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 52922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 52923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 52924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 52928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 52931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 52933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 52943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 52948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 52952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 52953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 52957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 52963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 52969 fft_block.reg_stage.w_cps_reg[9]
.sym 52970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 52972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 52973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 52974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 52976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 52977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 52979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 52980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 52982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 52985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 52986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 52987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 52989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 52990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 52994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 52996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 52997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 52998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 53002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 53003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 53004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 53009 fft_block.reg_stage.w_cps_reg[9]
.sym 53010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 53015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 53016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 53017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 53020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 53021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 53022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 53023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 53026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 53038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 53039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 53040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 53041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 53051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 53052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 53053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 53054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 53055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 53056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 53057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 53058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53063 fft_block.reg_stage.w_c_reg[17]
.sym 53065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 53068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 53076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 53080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 53081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 53082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 53086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 53096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53098 fft_block.start_calc
.sym 53103 fft_block.reg_stage.w_cms_reg[10]
.sym 53104 fft_block.reg_stage.w_cms_reg[11]
.sym 53105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 53110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 53111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 53113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 53116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 53119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 53121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 53122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 53126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 53127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 53131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 53132 fft_block.start_calc
.sym 53134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 53139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 53140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 53145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 53149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53150 fft_block.reg_stage.w_cms_reg[11]
.sym 53151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 53158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 53161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 53167 fft_block.reg_stage.w_cms_reg[11]
.sym 53168 fft_block.reg_stage.w_cms_reg[10]
.sym 53169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 53171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 53174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 53176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 53177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 53178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 53179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 53180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 53181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 53184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 53200 fft_block.reg_stage.w_c_reg[10]
.sym 53202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 53216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 53217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 53218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 53219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 53221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 53226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 53227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 53230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 53239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53242 fft_block.start_calc
.sym 53245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 53251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 53266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 53267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 53268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 53272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 53280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 53281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 53290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 53291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 53292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 53293 fft_block.start_calc
.sym 53294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 53295 CLK$SB_IO_IN_$glb_clk
.sym 53296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 53298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 53299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 53301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 53320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 53323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 53324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53340 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 53341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 53344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 53345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53350 fft_block.reg_stage.w_c_in[3]
.sym 53355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 53358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 53359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 53360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 53362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 53369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53377 fft_block.reg_stage.w_c_in[3]
.sym 53384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 53386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 53389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 53390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 53391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 53396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 53401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 53402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 53404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 53417 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 53418 CLK$SB_IO_IN_$glb_clk
.sym 53420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 53421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 53422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 53423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 53425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 53426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 53427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 53436 fft_block.reg_stage.w_c_reg[19]
.sym 53445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53461 fft_block.reg_stage.w_c_reg[8]
.sym 53462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 53464 fft_block.reg_stage.w_input_regs[22]
.sym 53465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 53467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 53468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 53471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 53472 fft_block.reg_stage.w_c_reg[10]
.sym 53473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 53479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 53486 fft_block.reg_stage.w_c_reg[11]
.sym 53487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53494 fft_block.reg_stage.w_c_reg[8]
.sym 53496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 53506 fft_block.reg_stage.w_c_reg[11]
.sym 53507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 53509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 53514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 53518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53520 fft_block.reg_stage.w_c_reg[10]
.sym 53521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53524 fft_block.reg_stage.w_input_regs[22]
.sym 53525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 53526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 53527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53530 fft_block.reg_stage.w_c_reg[10]
.sym 53531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 53532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 53536 fft_block.reg_stage.w_input_regs[22]
.sym 53537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 53539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 53540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53541 CLK$SB_IO_IN_$glb_clk
.sym 53547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 53558 fft_block.reg_stage.w_input_regs[22]
.sym 53562 $PACKER_VCC_NET
.sym 53563 fft_block.reg_stage.w_c_reg[11]
.sym 53565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 53567 fft_block.reg_stage.w_input_regs[88]
.sym 53568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 53570 fft_block.reg_stage.w_c_reg[15]
.sym 53572 fft_block.reg_stage.w_input_regs[36]
.sym 53574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 53576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 53577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 53578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53616 $nextpnr_ICESTORM_LC_60$O
.sym 53619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53690 w_fft_out[24]
.sym 53691 fft_block.reg_stage.w_input_regs[36]
.sym 53695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 53698 fft_block.w_fft_in[13]
.sym 53700 fft_block.reg_stage.w_input_regs[27]
.sym 53702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53707 fft_block.reg_stage.w_input_regs[29]
.sym 53708 fft_block.reg_stage.w_input_regs[24]
.sym 53709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 53713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 53717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 53718 fft_block.reg_stage.w_input_regs[25]
.sym 53719 fft_block.reg_stage.w_input_regs[30]
.sym 53720 fft_block.reg_stage.w_input_regs[26]
.sym 53721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 53727 fft_block.reg_stage.w_input_regs[88]
.sym 53728 fft_block.reg_stage.w_input_regs[89]
.sym 53730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53748 fft_block.reg_stage.w_input_regs[30]
.sym 53749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 53752 fft_block.reg_stage.w_input_regs[29]
.sym 53753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 53755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53758 fft_block.reg_stage.w_input_regs[24]
.sym 53759 fft_block.reg_stage.w_input_regs[25]
.sym 53760 fft_block.reg_stage.w_input_regs[89]
.sym 53761 fft_block.reg_stage.w_input_regs[88]
.sym 53764 fft_block.reg_stage.w_input_regs[25]
.sym 53765 fft_block.reg_stage.w_input_regs[24]
.sym 53766 fft_block.reg_stage.w_input_regs[88]
.sym 53767 fft_block.reg_stage.w_input_regs[89]
.sym 53770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53771 fft_block.reg_stage.w_input_regs[29]
.sym 53772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 53777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 53778 fft_block.reg_stage.w_input_regs[26]
.sym 53779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 53782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 53783 fft_block.reg_stage.w_input_regs[26]
.sym 53784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 53786 fft_block.start_calc_$glb_ce
.sym 53787 CLK$SB_IO_IN_$glb_clk
.sym 53789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53795 w_fft_out[32]
.sym 53802 fft_block.reg_stage.w_input_regs[31]
.sym 53803 fft_block.reg_stage.w_input_regs[47]
.sym 53807 fft_block.reg_stage.w_input_regs[38]
.sym 53818 w_fft_out[32]
.sym 53819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53821 fft_block.reg_stage.w_input_regs[103]
.sym 53823 fft_block.reg_stage.w_input_regs[39]
.sym 53824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 53830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53846 fft_block.reg_stage.w_input_regs[95]
.sym 53862 $nextpnr_ICESTORM_LC_58$O
.sym 53865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53906 fft_block.reg_stage.w_input_regs[95]
.sym 53908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53912 fft_block.reg_stage.w_input_regs[109]
.sym 53913 fft_block.reg_stage.w_input_regs[98]
.sym 53914 fft_block.reg_stage.w_input_regs[103]
.sym 53915 fft_block.reg_stage.w_input_regs[96]
.sym 53916 fft_block.reg_stage.w_input_regs[111]
.sym 53917 fft_block.reg_stage.w_input_regs[105]
.sym 53918 fft_block.reg_stage.w_input_regs[101]
.sym 53919 fft_block.reg_stage.w_input_regs[97]
.sym 53924 fft_block.reg_stage.w_input_regs[99]
.sym 53936 w_fft_out[43]
.sym 53937 fft_block.reg_stage.w_input_regs[111]
.sym 53938 fft_block.reg_stage.w_index_out[0]
.sym 53939 fft_block.reg_stage.w_input_regs[34]
.sym 53941 fft_block.reg_stage.w_input_regs[101]
.sym 53942 fft_block.w_fft_in[15]
.sym 53944 w_fft_out[32]
.sym 53945 w_fft_out[59]
.sym 53946 w_fft_out[40]
.sym 53953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53955 fft_block.reg_stage.w_input_regs[35]
.sym 53957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53960 fft_block.reg_stage.w_input_regs[91]
.sym 53968 fft_block.reg_stage.w_input_regs[34]
.sym 53969 fft_block.reg_stage.w_input_regs[92]
.sym 53970 fft_block.reg_stage.w_input_regs[98]
.sym 53972 fft_block.reg_stage.w_input_regs[99]
.sym 53980 fft_block.reg_stage.w_input_regs[94]
.sym 53982 fft_block.reg_stage.w_input_regs[93]
.sym 53986 fft_block.reg_stage.w_input_regs[34]
.sym 53987 fft_block.reg_stage.w_input_regs[98]
.sym 53988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54000 fft_block.reg_stage.w_input_regs[34]
.sym 54001 fft_block.reg_stage.w_input_regs[98]
.sym 54005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54006 fft_block.reg_stage.w_input_regs[99]
.sym 54007 fft_block.reg_stage.w_input_regs[35]
.sym 54010 fft_block.reg_stage.w_input_regs[94]
.sym 54019 fft_block.reg_stage.w_input_regs[92]
.sym 54024 fft_block.reg_stage.w_input_regs[93]
.sym 54030 fft_block.reg_stage.w_input_regs[91]
.sym 54032 fft_block.start_calc_$glb_ce
.sym 54033 CLK$SB_IO_IN_$glb_clk
.sym 54035 w_fft_out[41]
.sym 54036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 54037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54038 w_fft_out[40]
.sym 54040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54041 w_fft_out[43]
.sym 54042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54048 fft_block.w_fft_in[9]
.sym 54049 fft_block.reg_stage.w_input_regs[35]
.sym 54054 fft_block.reg_stage.w_input_regs[109]
.sym 54059 fft_block.reg_stage.w_input_regs[36]
.sym 54060 w_fft_out[33]
.sym 54061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 54062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 54066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 54067 fft_block.reg_stage.w_input_regs[101]
.sym 54068 w_fft_out[41]
.sym 54070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 54082 fft_block.w_fft_in[4]
.sym 54086 fft_block.w_fft_in[13]
.sym 54093 fft_block.w_fft_in[2]
.sym 54094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54129 fft_block.w_fft_in[13]
.sym 54133 fft_block.w_fft_in[4]
.sym 54151 fft_block.w_fft_in[2]
.sym 54155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54156 CLK$SB_IO_IN_$glb_clk
.sym 54158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 54160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 54161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 54163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 54164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54173 w_fft_out[98]
.sym 54177 w_fft_out[41]
.sym 54178 fft_block.reg_stage.w_input_regs[45]
.sym 54183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54184 fft_block.reg_stage.w_index_out[1]
.sym 54186 spi_out.send_data[4]
.sym 54187 fft_block.reg_stage.w_input_regs[36]
.sym 54188 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 54189 fft_block.w_fft_in[13]
.sym 54190 w_fft_out[24]
.sym 54201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54203 fft_block.reg_stage.w_input_regs[36]
.sym 54207 fft_block.reg_stage.w_input_regs[100]
.sym 54209 fft_block.reg_stage.w_input_regs[29]
.sym 54211 fft_block.reg_stage.w_input_regs[101]
.sym 54212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54213 fft_block.w_fft_in[7]
.sym 54215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54218 fft_block.w_fft_in[6]
.sym 54220 fft_block.reg_stage.w_input_regs[93]
.sym 54221 fft_block.w_fft_in[5]
.sym 54222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54225 fft_block.w_fft_in[15]
.sym 54226 fft_block.reg_stage.w_input_regs[37]
.sym 54230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54233 fft_block.reg_stage.w_input_regs[100]
.sym 54234 fft_block.reg_stage.w_input_regs[36]
.sym 54235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54240 fft_block.reg_stage.w_input_regs[101]
.sym 54241 fft_block.reg_stage.w_input_regs[37]
.sym 54245 fft_block.w_fft_in[6]
.sym 54253 fft_block.w_fft_in[5]
.sym 54258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54262 fft_block.w_fft_in[15]
.sym 54269 fft_block.w_fft_in[7]
.sym 54274 fft_block.reg_stage.w_input_regs[29]
.sym 54275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54276 fft_block.reg_stage.w_input_regs[93]
.sym 54278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 54279 CLK$SB_IO_IN_$glb_clk
.sym 54281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 54284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54287 fft_block.reg_stage.w_input_regs[102]
.sym 54288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54298 fft_block.w_fft_in[12]
.sym 54301 fft_block.w_fft_in[7]
.sym 54303 fft_block.reg_stage.w_input_regs[100]
.sym 54305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54309 fft_block.reg_stage.w_input_regs[103]
.sym 54312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 54313 w_fft_out[45]
.sym 54314 fft_block.reg_stage.w_input_regs[39]
.sym 54315 w_fft_out[99]
.sym 54322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54324 fft_block.reg_stage.w_input_regs[38]
.sym 54325 fft_block.reg_stage.w_input_regs[37]
.sym 54326 fft_block.reg_stage.w_input_regs[30]
.sym 54327 fft_block.reg_stage.w_input_regs[46]
.sym 54328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54329 fft_block.reg_stage.w_input_regs[94]
.sym 54330 fft_block.reg_stage.w_input_regs[109]
.sym 54331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54332 fft_block.reg_stage.w_input_regs[110]
.sym 54336 fft_block.reg_stage.w_input_regs[45]
.sym 54337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54339 fft_block.reg_stage.w_input_regs[101]
.sym 54344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54352 fft_block.reg_stage.w_input_regs[102]
.sym 54355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54356 fft_block.reg_stage.w_input_regs[110]
.sym 54358 fft_block.reg_stage.w_input_regs[46]
.sym 54361 fft_block.reg_stage.w_input_regs[101]
.sym 54362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54363 fft_block.reg_stage.w_input_regs[37]
.sym 54367 fft_block.reg_stage.w_input_regs[38]
.sym 54368 fft_block.reg_stage.w_input_regs[102]
.sym 54369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54375 fft_block.reg_stage.w_input_regs[102]
.sym 54376 fft_block.reg_stage.w_input_regs[38]
.sym 54379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54380 fft_block.reg_stage.w_input_regs[46]
.sym 54382 fft_block.reg_stage.w_input_regs[110]
.sym 54385 fft_block.reg_stage.w_input_regs[94]
.sym 54386 fft_block.reg_stage.w_input_regs[30]
.sym 54388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54392 fft_block.reg_stage.w_input_regs[109]
.sym 54394 fft_block.reg_stage.w_input_regs[45]
.sym 54397 fft_block.reg_stage.w_input_regs[45]
.sym 54398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54399 fft_block.reg_stage.w_input_regs[109]
.sym 54401 fft_block.start_calc_$glb_ce
.sym 54402 CLK$SB_IO_IN_$glb_clk
.sym 54411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 54419 spi_out.send_data[5]
.sym 54422 spi_out.send_data[0]
.sym 54428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 54429 fft_block.reg_stage.w_input_regs[111]
.sym 54430 w_fft_out[95]
.sym 54433 w_fft_out[59]
.sym 54445 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 54446 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[1]
.sym 54448 w_fft_out[37]
.sym 54450 w_fft_out[29]
.sym 54452 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 54453 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[2]
.sym 54454 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[0]
.sym 54456 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[0]
.sym 54457 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 54458 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 54459 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 54460 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 54461 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 54466 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 54467 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[0]
.sym 54469 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 54470 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[2]
.sym 54472 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[2]
.sym 54473 w_fft_out[45]
.sym 54474 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[1]
.sym 54475 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 54476 w_fft_out[61]
.sym 54478 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 54479 w_fft_out[37]
.sym 54484 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 54485 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 54486 w_fft_out[45]
.sym 54487 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 54490 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[0]
.sym 54491 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 54492 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[2]
.sym 54493 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 54496 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 54497 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 54498 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 54499 w_fft_out[61]
.sym 54502 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[0]
.sym 54504 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[1]
.sym 54505 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[2]
.sym 54515 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 54517 w_fft_out[29]
.sym 54520 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[1]
.sym 54521 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[2]
.sym 54523 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[0]
.sym 54525 CLK$SB_IO_IN_$glb_clk
.sym 54527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 54528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 54529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 54530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 54534 w_fft_out[95]
.sym 54542 w_fft_out[104]
.sym 54543 w_fft_out[81]
.sym 54545 w_fft_out[80]
.sym 54548 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 54551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 54553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 54557 w_fft_out[84]
.sym 54558 w_fft_out[95]
.sym 54560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54569 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[2]
.sym 54574 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 54576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54577 w_fft_out[107]
.sym 54578 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 54580 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 54581 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[3]
.sym 54583 fft_block.reg_stage.w_input_regs[47]
.sym 54584 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[1]
.sym 54585 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[0]
.sym 54588 w_fft_out[93]
.sym 54589 fft_block.reg_stage.w_input_regs[111]
.sym 54593 w_fft_out[59]
.sym 54596 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 54598 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 54601 w_fft_out[59]
.sym 54602 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 54603 w_fft_out[107]
.sym 54604 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 54607 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 54609 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 54610 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 54613 fft_block.reg_stage.w_input_regs[47]
.sym 54614 fft_block.reg_stage.w_input_regs[111]
.sym 54616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54619 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[0]
.sym 54620 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[3]
.sym 54621 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[2]
.sym 54622 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[1]
.sym 54625 w_fft_out[93]
.sym 54637 fft_block.reg_stage.w_input_regs[47]
.sym 54638 fft_block.reg_stage.w_input_regs[111]
.sym 54640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54647 fft_block.start_calc_$glb_ce
.sym 54648 CLK$SB_IO_IN_$glb_clk
.sym 54650 w_fft_out[90]
.sym 54651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54652 w_fft_out[88]
.sym 54653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 54654 w_fft_out[93]
.sym 54655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54656 w_fft_out[89]
.sym 54657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 54665 w_fft_out[99]
.sym 54669 w_fft_out[101]
.sym 54670 w_fft_out[111]
.sym 54673 w_fft_out[102]
.sym 54679 w_fft_out[89]
.sym 54680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 54682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 54683 w_fft_out[90]
.sym 54684 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 54694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54695 w_fft_out[100]
.sym 54698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 54700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 54701 w_fft_out[85]
.sym 54702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 54703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54704 w_fft_out[83]
.sym 54706 w_fft_out[109]
.sym 54708 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 54710 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 54712 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 54714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54715 w_fft_out[91]
.sym 54717 w_fft_out[84]
.sym 54718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54722 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 54725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 54727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54730 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 54731 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 54732 w_fft_out[91]
.sym 54733 w_fft_out[83]
.sym 54736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 54739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 54754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 54760 w_fft_out[109]
.sym 54761 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 54762 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 54763 w_fft_out[85]
.sym 54766 w_fft_out[84]
.sym 54767 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 54768 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 54769 w_fft_out[100]
.sym 54770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 54771 CLK$SB_IO_IN_$glb_clk
.sym 54773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 54775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 54777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 54780 w_fft_out[94]
.sym 54788 w_fft_out[107]
.sym 54794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 54799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 54802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 54805 w_fft_out[89]
.sym 54814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 54816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 54819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 54821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 54822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 54827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 54828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 54830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 54834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 54847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 54849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 54854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 54855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 54861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 54862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 54867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 54868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 54873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 54874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 54879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 54883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 54886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 54890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 54891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 54893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 54894 CLK$SB_IO_IN_$glb_clk
.sym 54896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 54900 spi_out.addr_SB_DFFESR_Q_R
.sym 54903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 54910 fft_block.start_calc
.sym 54918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 54919 spi_out.send_data[6]
.sym 54930 w_fft_out[94]
.sym 54940 spi_out.addr[1]
.sym 54943 spi_out.addr[0]
.sym 54947 spi_out.addr[2]
.sym 54948 spi_out.addr[3]
.sym 54952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54957 spi_out.addr_SB_DFFESR_Q_R
.sym 54961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 54962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54964 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 54970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 54971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 54972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54988 spi_out.addr[1]
.sym 54989 spi_out.addr[0]
.sym 55000 spi_out.addr[1]
.sym 55001 spi_out.addr[3]
.sym 55002 spi_out.addr[2]
.sym 55003 spi_out.addr[0]
.sym 55006 spi_out.addr[0]
.sym 55016 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 55017 CLK$SB_IO_IN_$glb_clk
.sym 55018 spi_out.addr_SB_DFFESR_Q_R
.sym 55035 spi_out.addr_SB_DFFESR_Q_R
.sym 55062 spi_out.addr[2]
.sym 55063 spi_out.addr[1]
.sym 55064 spi_out.addr_SB_DFFESR_Q_R
.sym 55074 spi_out.addr[0]
.sym 55078 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 55079 spi_out.addr[3]
.sym 55080 spi_out.addr[4]
.sym 55092 $nextpnr_ICESTORM_LC_25$O
.sym 55094 spi_out.addr[0]
.sym 55098 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 55101 spi_out.addr[1]
.sym 55104 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 55107 spi_out.addr[2]
.sym 55108 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 55110 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 55113 spi_out.addr[3]
.sym 55114 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 55119 spi_out.addr[4]
.sym 55120 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 55139 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 55140 CLK$SB_IO_IN_$glb_clk
.sym 55141 spi_out.addr_SB_DFFESR_Q_R
.sym 56472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 56474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 56475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 56477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 56478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[15]
.sym 56479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 56489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 56600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 56603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 56605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 56611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 56642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 56643 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 56646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 56649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 56650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 56678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 56682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 56685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 56686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 56687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 56688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 56690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 56695 fft_block.reg_stage.w_c_reg[10]
.sym 56697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 56698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 56699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 56704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 56710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 56711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 56712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 56713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 56717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 56719 fft_block.reg_stage.w_c_reg[10]
.sym 56722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 56724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 56728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 56729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 56731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 56740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 56741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 56742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 56743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 56748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 56749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 56752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 56753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 56754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 56755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 56757 CLK$SB_IO_IN_$glb_clk
.sym 56760 fft_block.reg_stage.w_cps_reg[22]
.sym 56762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56784 fft_block.reg_stage.w_cps_in[4]
.sym 56790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 56800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 56804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 56806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 56807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 56814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56825 fft_block.reg_stage.w_c_reg[10]
.sym 56828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 56829 fft_block.reg_stage.w_cps_reg[13]
.sym 56833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 56834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 56835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 56836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 56839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 56841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 56851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 56852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 56853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 56854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 56859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 56860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 56876 fft_block.reg_stage.w_cps_reg[13]
.sym 56877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 56878 fft_block.reg_stage.w_c_reg[10]
.sym 56879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 56880 CLK$SB_IO_IN_$glb_clk
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 56887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 56898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 56900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 56909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 56910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 56911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 56916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 56926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 56927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 56930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 56934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 56948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 56950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 56953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 56962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 56964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 56968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 56970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 56975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 56976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 56977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 56988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 56992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 56995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 56998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 56999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 57002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 57009 fft_block.reg_stage.w_c_reg[17]
.sym 57010 fft_block.reg_stage.w_cms_reg[19]
.sym 57016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 57029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 57033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 57039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 57047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 57048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 57057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 57064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 57072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 57079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 57080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 57081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 57082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 57097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 57098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 57109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 57111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 57125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57126 CLK$SB_IO_IN_$glb_clk
.sym 57127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 57129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 57130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 57133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 57134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 57135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 57138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 57141 fft_block.reg_stage.w_cps_in[8]
.sym 57151 fft_block.reg_stage.w_c_in[1]
.sym 57154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 57157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 57159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 57160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 57171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 57173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 57174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 57176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 57180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 57184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 57188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 57190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 57191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 57197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 57202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 57210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 57216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 57222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 57226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 57227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 57228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 57229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 57235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 57239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 57244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 57247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 57255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 57256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 57257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 57258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 57260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 57261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 57272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 57277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 57283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 57285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 57286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 57296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 57299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 57302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 57307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 57314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 57318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 57323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 57325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 57339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 57343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 57349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 57351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 57352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 57355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 57356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 57357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 57361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 57363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 57372 CLK$SB_IO_IN_$glb_clk
.sym 57374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 57375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 57379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 57386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 57398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 57418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 57426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 57429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 57430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 57441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 57456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 57457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 57460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 57473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 57494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 57500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 57501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 57502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 57519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 57520 fft_block.reg_stage.w_input_regs[36]
.sym 57521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 57526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 57528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 57529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 57531 fft_block.start_calc
.sym 57532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 57539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 57540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 57541 fft_block.reg_stage.w_c_reg[10]
.sym 57542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 57543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 57545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 57547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 57548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 57549 fft_block.reg_stage.w_c_reg[11]
.sym 57551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 57552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 57554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 57562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 57564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 57568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 57569 fft_block.reg_stage.w_c_reg[15]
.sym 57571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 57572 fft_block.reg_stage.w_c_reg[10]
.sym 57573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 57574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 57578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 57580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57583 fft_block.reg_stage.w_c_reg[11]
.sym 57585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 57589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 57590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 57591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 57592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 57596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 57597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 57601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 57602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 57603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 57604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 57608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 57609 fft_block.reg_stage.w_c_reg[11]
.sym 57610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 57615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 57616 fft_block.reg_stage.w_c_reg[15]
.sym 57617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 57623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 57624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 57626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 57627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 57630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 57632 fft_block.reg_stage.w_input_regs[36]
.sym 57644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 57645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 57646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 57647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 57649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 57651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 57672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 57718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 57740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 57745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 57746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 57747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 57748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 57749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 57750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 57758 fft_block.reg_stage.w_input_regs[39]
.sym 57768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 57769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 57770 fft_block.reg_stage.w_input_regs[35]
.sym 57771 fft_block.reg_stage.w_input_regs[103]
.sym 57773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 57774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 57775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 57778 fft_block.reg_stage.w_input_regs[28]
.sym 57785 fft_block.reg_stage.w_input_regs[28]
.sym 57788 fft_block.reg_stage.w_input_regs[31]
.sym 57790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57800 fft_block.reg_stage.w_input_regs[30]
.sym 57802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 57804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 57806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 57807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 57811 fft_block.reg_stage.w_input_regs[27]
.sym 57817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 57818 fft_block.reg_stage.w_input_regs[28]
.sym 57819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57831 fft_block.reg_stage.w_input_regs[27]
.sym 57832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 57835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 57836 fft_block.reg_stage.w_input_regs[31]
.sym 57838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57841 fft_block.reg_stage.w_input_regs[27]
.sym 57842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 57848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 57850 fft_block.reg_stage.w_input_regs[31]
.sym 57853 fft_block.reg_stage.w_input_regs[30]
.sym 57854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 57860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57861 fft_block.reg_stage.w_input_regs[28]
.sym 57862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 57866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57870 fft_block.reg_stage.w_input_regs[99]
.sym 57872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57887 fft_block.reg_stage.w_input_regs[34]
.sym 57890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 57891 fft_block.reg_stage.w_input_regs[99]
.sym 57892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 57896 fft_block.w_fft_in[2]
.sym 57897 fft_block.w_fft_in[11]
.sym 57901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 57908 fft_block.reg_stage.w_input_regs[98]
.sym 57914 fft_block.reg_stage.w_input_regs[97]
.sym 57921 fft_block.reg_stage.w_input_regs[101]
.sym 57923 fft_block.reg_stage.w_input_regs[33]
.sym 57931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57941 fft_block.reg_stage.w_input_regs[98]
.sym 57955 fft_block.reg_stage.w_input_regs[101]
.sym 57964 fft_block.reg_stage.w_input_regs[33]
.sym 57965 fft_block.reg_stage.w_input_regs[97]
.sym 57967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57972 fft_block.reg_stage.w_input_regs[97]
.sym 57976 fft_block.reg_stage.w_input_regs[33]
.sym 57977 fft_block.reg_stage.w_input_regs[97]
.sym 57979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57986 fft_block.start_calc_$glb_ce
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57989 fft_block.reg_stage.w_input_regs[33]
.sym 57990 fft_block.reg_stage.w_input_regs[35]
.sym 57991 fft_block.reg_stage.w_input_regs[46]
.sym 57992 fft_block.reg_stage.w_input_regs[32]
.sym 57993 fft_block.reg_stage.w_input_regs[41]
.sym 57994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57995 fft_block.reg_stage.w_input_regs[43]
.sym 57996 fft_block.reg_stage.w_input_regs[40]
.sym 58013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 58019 fft_block.w_fft_in[1]
.sym 58021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 58024 fft_block.w_fft_in[10]
.sym 58032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58039 fft_block.w_fft_in[13]
.sym 58042 fft_block.w_fft_in[9]
.sym 58045 fft_block.w_fft_in[1]
.sym 58052 fft_block.w_fft_in[0]
.sym 58053 fft_block.w_fft_in[15]
.sym 58056 fft_block.w_fft_in[2]
.sym 58057 fft_block.w_fft_in[5]
.sym 58061 fft_block.w_fft_in[7]
.sym 58063 fft_block.w_fft_in[13]
.sym 58069 fft_block.w_fft_in[2]
.sym 58077 fft_block.w_fft_in[7]
.sym 58084 fft_block.w_fft_in[0]
.sym 58090 fft_block.w_fft_in[15]
.sym 58093 fft_block.w_fft_in[9]
.sym 58099 fft_block.w_fft_in[5]
.sym 58108 fft_block.w_fft_in[1]
.sym 58109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58110 CLK$SB_IO_IN_$glb_clk
.sym 58114 fft_block.reg_stage.w_input_regs[44]
.sym 58115 fft_block.reg_stage.w_input_regs[42]
.sym 58116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58125 fft_block.reg_stage.w_input_regs[43]
.sym 58127 fft_block.w_fft_in[3]
.sym 58132 fft_block.w_fft_in[8]
.sym 58134 fft_block.reg_stage.w_input_regs[111]
.sym 58136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 58137 fft_block.w_fft_in[14]
.sym 58138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 58139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 58142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 58143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 58144 fft_block.reg_stage.w_input_regs[43]
.sym 58147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 58153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58159 fft_block.reg_stage.w_index_out[0]
.sym 58160 fft_block.reg_stage.w_input_regs[40]
.sym 58165 fft_block.reg_stage.w_input_regs[41]
.sym 58166 fft_block.reg_stage.w_input_regs[105]
.sym 58170 fft_block.reg_stage.w_input_regs[108]
.sym 58171 fft_block.reg_stage.w_input_regs[44]
.sym 58172 fft_block.reg_stage.w_input_regs[42]
.sym 58175 fft_block.reg_stage.w_index_out[1]
.sym 58179 fft_block.reg_stage.w_input_regs[106]
.sym 58182 fft_block.reg_stage.w_input_regs[104]
.sym 58183 fft_block.reg_stage.w_index_out[2]
.sym 58184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58187 fft_block.reg_stage.w_input_regs[42]
.sym 58188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58189 fft_block.reg_stage.w_input_regs[106]
.sym 58193 fft_block.reg_stage.w_index_out[1]
.sym 58194 fft_block.reg_stage.w_index_out[2]
.sym 58195 fft_block.reg_stage.w_index_out[0]
.sym 58198 fft_block.reg_stage.w_index_out[0]
.sym 58199 fft_block.reg_stage.w_index_out[2]
.sym 58200 fft_block.reg_stage.w_index_out[1]
.sym 58204 fft_block.reg_stage.w_input_regs[41]
.sym 58205 fft_block.reg_stage.w_input_regs[105]
.sym 58206 fft_block.reg_stage.w_input_regs[40]
.sym 58207 fft_block.reg_stage.w_input_regs[104]
.sym 58216 fft_block.reg_stage.w_input_regs[106]
.sym 58218 fft_block.reg_stage.w_input_regs[42]
.sym 58219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58224 fft_block.reg_stage.w_input_regs[44]
.sym 58225 fft_block.reg_stage.w_input_regs[108]
.sym 58228 fft_block.reg_stage.w_input_regs[41]
.sym 58229 fft_block.reg_stage.w_input_regs[104]
.sym 58230 fft_block.reg_stage.w_input_regs[40]
.sym 58231 fft_block.reg_stage.w_input_regs[105]
.sym 58232 fft_block.start_calc_$glb_ce
.sym 58233 CLK$SB_IO_IN_$glb_clk
.sym 58235 fft_block.reg_stage.w_input_regs[100]
.sym 58236 fft_block.reg_stage.w_input_regs[108]
.sym 58237 fft_block.reg_stage.w_input_regs[106]
.sym 58239 fft_block.reg_stage.w_input_regs[102]
.sym 58240 fft_block.reg_stage.w_input_regs[104]
.sym 58241 fft_block.reg_stage.w_input_regs[107]
.sym 58242 fft_block.reg_stage.w_input_regs[110]
.sym 58251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58258 fft_block.reg_stage.w_input_regs[44]
.sym 58260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 58261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 58263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 58266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58268 w_fft_out[43]
.sym 58269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 58281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58286 fft_block.reg_stage.w_input_regs[44]
.sym 58287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 58290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 58295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 58296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 58298 fft_block.reg_stage.w_input_regs[107]
.sym 58300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58301 fft_block.reg_stage.w_input_regs[108]
.sym 58303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 58304 fft_block.reg_stage.w_input_regs[43]
.sym 58309 fft_block.reg_stage.w_input_regs[107]
.sym 58310 fft_block.reg_stage.w_input_regs[43]
.sym 58312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 58324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 58329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 58342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 58346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58347 fft_block.reg_stage.w_input_regs[108]
.sym 58348 fft_block.reg_stage.w_input_regs[44]
.sym 58355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 58356 CLK$SB_IO_IN_$glb_clk
.sym 58363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 58364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 58365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 58385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 58386 fft_block.w_fft_in[11]
.sym 58389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 58390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 58393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 58401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 58403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 58409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 58410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 58411 fft_block.reg_stage.w_input_regs[102]
.sym 58412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 58425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 58428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 58435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 58440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 58446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 58451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 58456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 58462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 58469 fft_block.reg_stage.w_input_regs[102]
.sym 58477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 58478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58481 w_fft_out[82]
.sym 58482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58486 w_fft_out[81]
.sym 58487 w_fft_out[80]
.sym 58501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 58505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 58509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 58511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58554 $nextpnr_ICESTORM_LC_3$O
.sym 58557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 58598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 58605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 58606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 58607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 58608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 58609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 58611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 58623 spi_out.send_data[4]
.sym 58624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 58630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 58632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 58634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 58635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 58638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 58640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 58645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 58653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 58656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 58661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 58662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 58663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 58671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 58672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 58673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 58677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 58679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 58681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 58683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 58686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 58687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 58689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 58692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 58693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 58695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 58697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 58699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 58701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 58704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 58707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 58709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 58711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 58713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 58715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 58717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 58720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 58721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 58722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 58723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 58724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58741 w_fft_out[97]
.sym 58744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 58747 w_fft_out[99]
.sym 58749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 58753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 58758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 58768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 58776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 58777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 58778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 58790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 58792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 58794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 58795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 58797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 58802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 58808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 58810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 58813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 58814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 58815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 58820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 58822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 58825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 58831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 58833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 58838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 58847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 58853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 58857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 58864 w_fft_out[111]
.sym 58867 w_fft_out[103]
.sym 58875 spi_out.addr[4]
.sym 58878 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 58880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 58891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 58893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 58907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 58909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 58910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 58912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 58914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 58915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 58926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 58939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 58950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 58956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 58966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 58968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 58970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 58971 CLK$SB_IO_IN_$glb_clk
.sym 58973 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 58974 spi_out.state_SB_DFFESR_Q_D[0]
.sym 58978 spi_out.addr_SB_DFFESR_Q_R
.sym 58994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 59023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 59025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 59033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 59035 spi_out.addr_SB_DFFESR_Q_R
.sym 59049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 59072 spi_out.addr_SB_DFFESR_Q_R
.sym 59089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 59093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 59094 CLK$SB_IO_IN_$glb_clk
.sym 60333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 60551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 60552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 60554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 60555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 60556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 60571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 60573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 60579 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 60583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 60591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 60593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 60604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 60606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 60607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 60611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 60612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 60615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[15]
.sym 60622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 60624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 60625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 60627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 60636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 60637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 60639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 60642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[15]
.sym 60645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 60654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 60655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 60656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 60660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 60661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 60662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 60663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 60667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 60668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 60669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 60670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 60671 CLK$SB_IO_IN_$glb_clk
.sym 60687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 60688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 60697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 60718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 60720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 60722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 60739 fft_block.reg_stage.w_cps_reg[22]
.sym 60754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 60756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 60757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 60761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 60765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 60766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 60768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 60778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 60780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 60781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 60788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 60793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 60794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 60795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 60802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 60805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 60807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 60811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 60813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 60818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 60820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 60824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 60826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 60829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 60830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 60831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 60834 CLK$SB_IO_IN_$glb_clk
.sym 60835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 60838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 60839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 60841 fft_block.reg_stage.w_cms_reg[25]
.sym 60842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 60843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 60858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 60863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 60868 fft_block.reg_stage.w_c_reg[17]
.sym 60870 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 60879 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 60887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 60890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 60901 fft_block.reg_stage.w_cps_in[4]
.sym 60916 fft_block.reg_stage.w_cps_in[4]
.sym 60928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 60929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 60956 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60959 fft_block.reg_stage.w_c_reg[17]
.sym 60960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 60961 fft_block.reg_stage.w_cps_reg[18]
.sym 60962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 60963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 60964 fft_block.reg_stage.w_cps_reg[25]
.sym 60965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 60966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 60974 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 60975 fft_block.reg_stage.w_cps_reg[22]
.sym 60983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 60993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 61004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 61005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 61010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 61011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 61021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 61045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 61046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 61063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 61066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 61069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 61071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 61072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 61084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I0[1]
.sym 61086 fft_block.reg_stage.w_cms_reg[18]
.sym 61087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 61088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 61089 fft_block.reg_stage.w_cps_reg[26]
.sym 61093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 61100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 61106 fft_block.reg_stage.w_c_reg[17]
.sym 61107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 61108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 61110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 61113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 61115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 61117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 61127 fft_block.reg_stage.w_c_in[1]
.sym 61134 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 61143 fft_block.reg_stage.w_cms_in[1]
.sym 61182 fft_block.reg_stage.w_c_in[1]
.sym 61189 fft_block.reg_stage.w_cms_in[1]
.sym 61202 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 61203 CLK$SB_IO_IN_$glb_clk
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 61207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 61208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 61209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 61210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 61211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 61213 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 61215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 61219 fft_block.reg_stage.w_cms_reg[19]
.sym 61220 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 61222 fft_block.reg_stage.w_cps_reg[26]
.sym 61225 fft_block.reg_stage.w_cms_in[0]
.sym 61227 fft_block.reg_stage.w_c_reg[17]
.sym 61231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 61233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 61235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 61236 fft_block.reg_stage.w_cms_reg[19]
.sym 61239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 61250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 61259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 61267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 61268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 61273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 61288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 61293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 61310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 61318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 61322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 61325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.sym 61331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 61352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 61362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 61371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 61379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 61380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 61386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 61387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 61397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 61401 $nextpnr_ICESTORM_LC_64$O
.sym 61404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 61407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 61410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 61411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 61413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 61416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 61417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 61419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 61421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 61423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 61427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 61429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 61432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 61433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 61441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 61444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 61445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 61446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 61448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 61451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 61454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 61456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61481 fft_block.reg_stage.w_c_reg[23]
.sym 61485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 61496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 61504 fft_block.reg_stage.w_input_regs[36]
.sym 61510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 61513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 61518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 61519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 61525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 61528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 61534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 61538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 61543 fft_block.reg_stage.w_input_regs[36]
.sym 61544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 61545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 61546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 61555 fft_block.reg_stage.w_input_regs[36]
.sym 61556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 61557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 61558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 61571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]_$glb_ce
.sym 61572 CLK$SB_IO_IN_$glb_clk
.sym 61573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 61575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 61576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 61577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 61578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 61579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 61580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 61581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 61584 fft_block.start_calc
.sym 61590 fft_block.reg_stage.w_c_reg[16]
.sym 61598 fft_block.reg_stage.w_c_reg[17]
.sym 61601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 61606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61608 fft_block.reg_stage.w_input_regs[37]
.sym 61615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61622 fft_block.reg_stage.w_input_regs[35]
.sym 61628 fft_block.reg_stage.w_input_regs[36]
.sym 61630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 61634 fft_block.reg_stage.w_input_regs[37]
.sym 61639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 61641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 61642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 61644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 61648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61651 fft_block.reg_stage.w_input_regs[35]
.sym 61660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 61666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 61668 fft_block.reg_stage.w_input_regs[35]
.sym 61669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 61674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 61679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 61680 fft_block.reg_stage.w_input_regs[37]
.sym 61684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 61685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 61687 fft_block.reg_stage.w_input_regs[37]
.sym 61690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 61691 fft_block.reg_stage.w_input_regs[36]
.sym 61693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 61697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 61699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 61704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 61718 fft_block.reg_stage.w_input_regs[35]
.sym 61722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 61726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 61728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 61732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 61740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 61747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 61748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 61757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 61758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61760 fft_block.reg_stage.w_input_regs[34]
.sym 61766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 61783 fft_block.reg_stage.w_input_regs[34]
.sym 61784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 61785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 61797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 61810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 61815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 61817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 61818 CLK$SB_IO_IN_$glb_clk
.sym 61821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 61844 fft_block.reg_stage.w_input_regs[33]
.sym 61846 fft_block.reg_stage.w_input_regs[104]
.sym 61848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 61849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 61851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 61852 fft_block.w_fft_in[3]
.sym 61870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61882 fft_block.reg_stage.w_input_regs[103]
.sym 61885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61893 $nextpnr_ICESTORM_LC_67$O
.sym 61896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61936 fft_block.reg_stage.w_input_regs[103]
.sym 61939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 61969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 61975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61992 fft_block.reg_stage.w_input_regs[33]
.sym 61993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 61995 fft_block.reg_stage.w_input_regs[32]
.sym 61996 fft_block.reg_stage.w_input_regs[99]
.sym 62003 fft_block.reg_stage.w_input_regs[96]
.sym 62011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62012 fft_block.w_fft_in[3]
.sym 62019 fft_block.reg_stage.w_input_regs[32]
.sym 62020 fft_block.reg_stage.w_input_regs[96]
.sym 62025 fft_block.reg_stage.w_input_regs[96]
.sym 62029 fft_block.reg_stage.w_input_regs[32]
.sym 62030 fft_block.reg_stage.w_input_regs[96]
.sym 62031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 62032 fft_block.reg_stage.w_input_regs[33]
.sym 62044 fft_block.w_fft_in[3]
.sym 62056 fft_block.reg_stage.w_input_regs[99]
.sym 62063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 62068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 62069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 62070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 62071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 62072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 62073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 62086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 62090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62094 fft_block.reg_stage.w_input_regs[43]
.sym 62098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 62100 fft_block.reg_stage.w_input_regs[37]
.sym 62110 fft_block.w_fft_in[8]
.sym 62113 fft_block.w_fft_in[3]
.sym 62118 fft_block.w_fft_in[11]
.sym 62120 fft_block.reg_stage.w_input_regs[105]
.sym 62125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62130 fft_block.w_fft_in[1]
.sym 62132 fft_block.w_fft_in[9]
.sym 62134 fft_block.w_fft_in[0]
.sym 62136 fft_block.w_fft_in[14]
.sym 62143 fft_block.w_fft_in[1]
.sym 62149 fft_block.w_fft_in[3]
.sym 62154 fft_block.w_fft_in[14]
.sym 62159 fft_block.w_fft_in[0]
.sym 62164 fft_block.w_fft_in[9]
.sym 62171 fft_block.reg_stage.w_input_regs[105]
.sym 62176 fft_block.w_fft_in[11]
.sym 62184 fft_block.w_fft_in[8]
.sym 62186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62187 CLK$SB_IO_IN_$glb_clk
.sym 62189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 62191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 62212 $PACKER_VCC_NET
.sym 62213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 62214 fft_block.reg_stage.w_input_regs[46]
.sym 62216 fft_block.reg_stage.w_input_regs[110]
.sym 62217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 62221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 62224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 62230 fft_block.reg_stage.w_input_regs[100]
.sym 62231 fft_block.reg_stage.w_input_regs[108]
.sym 62232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62242 fft_block.reg_stage.w_input_regs[102]
.sym 62245 fft_block.w_fft_in[10]
.sym 62260 fft_block.w_fft_in[12]
.sym 62278 fft_block.w_fft_in[12]
.sym 62282 fft_block.w_fft_in[10]
.sym 62290 fft_block.reg_stage.w_input_regs[102]
.sym 62294 fft_block.reg_stage.w_input_regs[100]
.sym 62300 fft_block.reg_stage.w_input_regs[108]
.sym 62309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 62338 fft_block.reg_stage.w_input_regs[104]
.sym 62341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 62356 fft_block.w_fft_in[6]
.sym 62363 fft_block.w_fft_in[10]
.sym 62366 fft_block.w_fft_in[14]
.sym 62369 fft_block.w_fft_in[11]
.sym 62372 fft_block.w_fft_in[12]
.sym 62376 fft_block.w_fft_in[8]
.sym 62379 fft_block.w_fft_in[4]
.sym 62380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62387 fft_block.w_fft_in[4]
.sym 62392 fft_block.w_fft_in[12]
.sym 62401 fft_block.w_fft_in[10]
.sym 62411 fft_block.w_fft_in[6]
.sym 62416 fft_block.w_fft_in[8]
.sym 62422 fft_block.w_fft_in[11]
.sym 62431 fft_block.w_fft_in[14]
.sym 62432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 62433 CLK$SB_IO_IN_$glb_clk
.sym 62435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62436 w_fft_out[104]
.sym 62441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62449 fft_block.w_fft_in[10]
.sym 62450 fft_block.w_fft_in[6]
.sym 62466 w_fft_out[96]
.sym 62470 w_fft_out[104]
.sym 62478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 62487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 62500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 62541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 62547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 62553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 62555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62556 CLK$SB_IO_IN_$glb_clk
.sym 62558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 62561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62562 w_fft_out[110]
.sym 62564 w_fft_out[106]
.sym 62565 w_fft_out[105]
.sym 62572 spi_out.send_data[2]
.sym 62582 w_fft_out[100]
.sym 62583 w_fft_out[110]
.sym 62586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 62589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 62601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 62602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 62604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 62605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 62608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 62610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 62613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 62614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 62616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 62619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 62635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 62640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 62650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 62651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 62652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 62653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 62656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 62659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 62662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 62663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 62665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 62669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 62670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 62671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 62678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 62679 CLK$SB_IO_IN_$glb_clk
.sym 62681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62682 w_fft_out[97]
.sym 62683 w_fft_out[98]
.sym 62684 w_fft_out[96]
.sym 62685 w_fft_out[101]
.sym 62686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62687 w_fft_out[102]
.sym 62688 w_fft_out[99]
.sym 62693 w_fft_out[82]
.sym 62694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 62703 spi_out.send_data[3]
.sym 62704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 62705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 62706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 62707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 62716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 62723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 62724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 62732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 62737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 62739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 62748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 62752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 62755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 62761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 62770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 62775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 62782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 62785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 62786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 62792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 62799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 62801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62806 w_fft_out[109]
.sym 62807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62810 w_fft_out[108]
.sym 62811 w_fft_out[107]
.sym 62816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 62817 w_fft_out[102]
.sym 62819 w_fft_out[96]
.sym 62820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 62827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 62828 w_fft_out[98]
.sym 62829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 62831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 62832 spi_out.state_SB_DFFESR_Q_R
.sym 62933 spi_out.start_tx
.sym 62940 w_fft_out[108]
.sym 62943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 62948 spi_out.send_data[7]
.sym 62950 w_fft_out[109]
.sym 62970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 62982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 62986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 62998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 63004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 63020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 63043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 63047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 63048 CLK$SB_IO_IN_$glb_clk
.sym 63050 spi_out.state_SB_DFFESR_Q_R
.sym 63051 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63052 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 63053 spi_out.start_tx_SB_DFFE_Q_E
.sym 63054 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 63055 spi_out.state_SB_DFFESR_Q_E
.sym 63056 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63057 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 63059 fft_block.start_calc
.sym 63063 spi_out.start_tx
.sym 63093 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 63100 spi_out.state_SB_DFFESR_Q_D[0]
.sym 63104 spi_out.addr[4]
.sym 63108 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63113 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63121 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63122 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 63124 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 63125 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63126 spi_out.state_SB_DFFESR_Q_D[0]
.sym 63130 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63131 spi_out.addr[4]
.sym 63132 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63133 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 63154 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 63157 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 63178 spi_out.addr_SB_DFFESR_Q_R
.sym 63185 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 63191 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 63676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 64623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 64626 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 64627 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 64628 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 64629 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 64630 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 64631 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 64632 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 64655 fft_block.reg_stage.w_cps_in[0]
.sym 64669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 64670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 64672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 64674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 64678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 64680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 64681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 64682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 64684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 64694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 64713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 64714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 64718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 64720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 64724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 64725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 64726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 64727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 64730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 64731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 64732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 64738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 64742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 64743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 64746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O
.sym 64747 CLK$SB_IO_IN_$glb_clk
.sym 64748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 64755 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 64765 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 64770 $PACKER_VCC_NET
.sym 64771 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 64791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 64802 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 64808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 64810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 64811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 64914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[3]
.sym 64915 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 64916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 64917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 64918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 64919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 64937 fft_block.reg_stage.w_c_reg[17]
.sym 64938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 64946 $PACKER_VCC_NET
.sym 64954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 64956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 64958 fft_block.reg_stage.w_cms_in[7]
.sym 64961 $PACKER_VCC_NET
.sym 64962 fft_block.reg_stage.w_cps_reg[22]
.sym 64965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 64966 fft_block.reg_stage.w_cps_reg[25]
.sym 64967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64970 fft_block.reg_stage.w_c_reg[17]
.sym 64971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64978 fft_block.reg_stage.w_c_reg[17]
.sym 64980 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 64981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 64985 $nextpnr_ICESTORM_LC_22$O
.sym 64987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 64991 $nextpnr_ICESTORM_LC_23$I3
.sym 64993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 64997 $nextpnr_ICESTORM_LC_23$COUT
.sym 64999 $PACKER_VCC_NET
.sym 65001 $nextpnr_ICESTORM_LC_23$I3
.sym 65004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65005 fft_block.reg_stage.w_cps_reg[22]
.sym 65006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 65007 $nextpnr_ICESTORM_LC_23$COUT
.sym 65016 fft_block.reg_stage.w_cms_in[7]
.sym 65022 fft_block.reg_stage.w_cps_reg[25]
.sym 65023 fft_block.reg_stage.w_c_reg[17]
.sym 65025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65029 fft_block.reg_stage.w_c_reg[17]
.sym 65030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 65032 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 65037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 65038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 65039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 65040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 65041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 65042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 65047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65048 fft_block.reg_stage.w_c_reg[17]
.sym 65050 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 65051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65054 fft_block.reg_stage.w_cms_in[7]
.sym 65055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 65068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 65069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 65078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 65083 fft_block.reg_stage.w_cps_reg[26]
.sym 65084 fft_block.reg_stage.w_cps_in[7]
.sym 65086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65087 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65093 fft_block.reg_stage.w_cps_reg[22]
.sym 65095 fft_block.reg_stage.w_cps_in[0]
.sym 65096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 65101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65102 fft_block.reg_stage.w_cps_reg[18]
.sym 65104 fft_block.reg_stage.w_c_reg[17]
.sym 65107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 65112 fft_block.reg_stage.w_c_reg[17]
.sym 65116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65124 fft_block.reg_stage.w_cps_in[0]
.sym 65128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 65133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65134 fft_block.reg_stage.w_c_reg[17]
.sym 65136 fft_block.reg_stage.w_cps_reg[18]
.sym 65141 fft_block.reg_stage.w_cps_in[7]
.sym 65145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 65148 fft_block.reg_stage.w_cps_reg[22]
.sym 65151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 65153 fft_block.reg_stage.w_cps_reg[26]
.sym 65154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65155 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 65159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 65160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 65161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 65162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 65163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 65164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 65165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 65170 fft_block.reg_stage.w_cps_in[7]
.sym 65171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 65173 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65176 fft_block.reg_stage.w_cps_reg[18]
.sym 65178 fft_block.reg_stage.w_cps_reg[22]
.sym 65182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 65187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 65193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65199 $PACKER_VCC_NET
.sym 65201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65202 fft_block.reg_stage.w_cms_in[0]
.sym 65203 fft_block.reg_stage.w_c_reg[17]
.sym 65204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 65207 $PACKER_VCC_NET
.sym 65209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65210 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 65216 fft_block.reg_stage.w_cps_in[8]
.sym 65226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I0[1]
.sym 65231 $nextpnr_ICESTORM_LC_28$O
.sym 65233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65237 $nextpnr_ICESTORM_LC_29$I3
.sym 65239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65240 $PACKER_VCC_NET
.sym 65243 $nextpnr_ICESTORM_LC_29$COUT
.sym 65246 $PACKER_VCC_NET
.sym 65247 $nextpnr_ICESTORM_LC_29$I3
.sym 65250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65251 fft_block.reg_stage.w_c_reg[17]
.sym 65252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 65253 $nextpnr_ICESTORM_LC_29$COUT
.sym 65257 fft_block.reg_stage.w_cms_in[0]
.sym 65262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65263 $PACKER_VCC_NET
.sym 65265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 65269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I0[1]
.sym 65271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65274 fft_block.reg_stage.w_cps_in[8]
.sym 65278 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 65283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 65284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 65285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 65286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 65287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 65288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65293 $PACKER_VCC_NET
.sym 65297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65298 $PACKER_VCC_NET
.sym 65303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65310 fft_block.reg_stage.w_cms_reg[18]
.sym 65311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 65323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 65324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 65326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 65327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 65330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 65336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 65339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 65342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 65347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 65348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 65349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 65353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 65362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 65363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 65367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 65368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 65373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 65374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 65375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 65380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 65381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 65382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 65386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 65387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 65391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 65393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 65404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 65406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 65408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 65409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 65410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 65417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65429 fft_block.reg_stage.w_c_reg[17]
.sym 65432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 65435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 65438 $PACKER_VCC_NET
.sym 65439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 65530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 65531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 65532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 65533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 65539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65540 fft_block.reg_stage.w_c_reg[17]
.sym 65541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 65550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 65551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 65552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 65553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 65557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 65568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 65571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 65572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 65575 fft_block.reg_stage.w_c_reg[16]
.sym 65576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 65577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 65581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 65584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 65591 fft_block.reg_stage.w_c_reg[23]
.sym 65596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 65603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 65604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 65613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65614 fft_block.reg_stage.w_c_reg[23]
.sym 65615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 65620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 65621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 65625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65628 fft_block.reg_stage.w_c_reg[16]
.sym 65631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 65637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 65638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 65639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 65644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 65646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 65651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 65652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 65653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 65654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 65655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 65656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 65657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 65662 fft_block.reg_stage.w_cms_reg[19]
.sym 65664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 65671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 65672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 65677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65679 fft_block.reg_stage.w_input_regs[38]
.sym 65680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65723 $nextpnr_ICESTORM_LC_68$O
.sym 65726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 65732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 65741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 65743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 65749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 65753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 65755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 65759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 65761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 65765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 65775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 65779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 65786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65800 fft_block.reg_stage.w_c_reg[19]
.sym 65802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 65804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 65816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65818 fft_block.reg_stage.w_c_reg[17]
.sym 65819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65833 fft_block.reg_stage.w_input_regs[39]
.sym 65836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 65838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65839 fft_block.reg_stage.w_input_regs[38]
.sym 65841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 65842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 65848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 65861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 65867 fft_block.reg_stage.w_input_regs[39]
.sym 65871 fft_block.reg_stage.w_input_regs[38]
.sym 65872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 65877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 65880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65885 fft_block.reg_stage.w_c_reg[17]
.sym 65886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65889 fft_block.reg_stage.w_input_regs[39]
.sym 65891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 65893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 65923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65924 fft_block.reg_stage.w_input_regs[109]
.sym 65926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 65929 fft_block.reg_stage.w_c_reg[17]
.sym 65930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 65931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 65947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 65949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65954 fft_block.reg_stage.w_input_regs[33]
.sym 65955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65960 fft_block.reg_stage.w_input_regs[34]
.sym 65961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 65968 fft_block.reg_stage.w_input_regs[47]
.sym 65976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 65977 fft_block.reg_stage.w_input_regs[47]
.sym 65978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 65985 fft_block.reg_stage.w_input_regs[34]
.sym 65988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 65990 fft_block.reg_stage.w_input_regs[33]
.sym 65991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66002 fft_block.reg_stage.w_input_regs[33]
.sym 66003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 66012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 66013 fft_block.reg_stage.w_input_regs[47]
.sym 66014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66050 fft_block.reg_stage.w_input_regs[45]
.sym 66066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 66069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 66074 fft_block.reg_stage.w_input_regs[104]
.sym 66080 fft_block.reg_stage.w_input_regs[41]
.sym 66083 fft_block.reg_stage.w_input_regs[40]
.sym 66084 fft_block.reg_stage.w_input_regs[109]
.sym 66086 fft_block.reg_stage.w_input_regs[46]
.sym 66088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 66094 fft_block.reg_stage.w_input_regs[46]
.sym 66096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 66106 fft_block.reg_stage.w_input_regs[104]
.sym 66107 fft_block.reg_stage.w_input_regs[41]
.sym 66108 fft_block.reg_stage.w_input_regs[40]
.sym 66118 fft_block.reg_stage.w_input_regs[46]
.sym 66119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 66120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66135 fft_block.reg_stage.w_input_regs[109]
.sym 66143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66166 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 66167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66207 fft_block.reg_stage.w_input_regs[111]
.sym 66213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66215 $nextpnr_ICESTORM_LC_66$O
.sym 66218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 66231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 66233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 66239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 66243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 66245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 66251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 66255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 66260 fft_block.reg_stage.w_input_regs[111]
.sym 66261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 66265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 66266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 66267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 66270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 66277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 66285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 66309 fft_block.reg_stage.w_input_regs[42]
.sym 66315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 66316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 66324 fft_block.reg_stage.w_input_regs[106]
.sym 66328 fft_block.reg_stage.w_input_regs[107]
.sym 66329 fft_block.reg_stage.w_input_regs[40]
.sym 66331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66334 fft_block.reg_stage.w_input_regs[41]
.sym 66335 fft_block.reg_stage.w_input_regs[104]
.sym 66337 fft_block.reg_stage.w_input_regs[110]
.sym 66340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 66341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66342 fft_block.reg_stage.w_input_regs[42]
.sym 66345 fft_block.reg_stage.w_input_regs[41]
.sym 66346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 66347 fft_block.reg_stage.w_input_regs[40]
.sym 66348 fft_block.reg_stage.w_input_regs[104]
.sym 66351 fft_block.reg_stage.w_input_regs[107]
.sym 66358 fft_block.reg_stage.w_input_regs[110]
.sym 66363 fft_block.reg_stage.w_input_regs[104]
.sym 66370 fft_block.reg_stage.w_input_regs[106]
.sym 66376 fft_block.reg_stage.w_input_regs[42]
.sym 66377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 66378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 66395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 66411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 66414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 66419 w_fft_out[104]
.sym 66511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 66512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 66513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 66514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 66515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 66516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 66517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 66518 w_fft_out[111]
.sym 66523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 66538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 66539 w_fft_out[98]
.sym 66542 w_fft_out[111]
.sym 66554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 66559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 66568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 66569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 66574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 66588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 66591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 66592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 66593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 66594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 66621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 66622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 66623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 66624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 66631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 66635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 66636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 66637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 66639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 66640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 66641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 66648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 66662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 66664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 66668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[15]
.sym 66677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 66679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 66680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 66683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 66685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 66686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 66689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 66708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 66709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 66714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 66716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 66722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 66727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 66728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 66732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 66733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 66744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 66746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 66747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 66752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 66754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[15]
.sym 66761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 66762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 66763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 66773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 66774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 66779 w_fft_out[110]
.sym 66784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66789 spi_out.send_data[6]
.sym 66792 fft_block.start_calc
.sym 66798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 66800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 66803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 66806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 66808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 66809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 66810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 66811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 66812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 66814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 66821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 66822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 66826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 66827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 66828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 66831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 66834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 66837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 66839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 66840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 66846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 66849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 66850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 66851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 66852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 66855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 66858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 66861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 66862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 66868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 66869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 66870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 66875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 66877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66878 CLK$SB_IO_IN_$glb_clk
.sym 66882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66883 w_fft_out[103]
.sym 66886 w_fft_out[100]
.sym 66887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 66903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 66914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 66922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 66923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 66926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 66928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 66932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 66934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 66936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 66937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 66956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 66966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 66967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 66968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 66975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 66990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 66991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 66992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 66998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 67000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 67001 CLK$SB_IO_IN_$glb_clk
.sym 67016 w_fft_out[100]
.sym 67017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 67022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 67026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 67033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 67045 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67055 spi_out.start_tx_SB_DFFE_Q_E
.sym 67114 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67123 spi_out.start_tx_SB_DFFE_Q_E
.sym 67124 CLK$SB_IO_IN_$glb_clk
.sym 67128 spi_out.count_spi[2]
.sym 67129 spi_out.count_spi[3]
.sym 67130 spi_out.count_spi[4]
.sym 67131 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 67132 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 67133 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 67148 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 67168 spi_out.state_SB_DFFESR_Q_D[0]
.sym 67169 spi_out.state_SB_DFFESR_Q_E
.sym 67175 PIN_21$SB_IO_OUT
.sym 67176 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 67180 spi_out.state_SB_DFFESR_Q_R
.sym 67181 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67184 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67187 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 67189 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67190 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 67192 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67198 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 67200 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67202 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67208 spi_out.state_SB_DFFESR_Q_D[0]
.sym 67212 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 67218 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67219 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67220 PIN_21$SB_IO_OUT
.sym 67221 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 67224 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 67225 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67226 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 67227 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67230 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67231 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67232 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 67233 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 67238 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67239 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67242 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 67243 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 67244 PIN_21$SB_IO_OUT
.sym 67245 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 67246 spi_out.state_SB_DFFESR_Q_E
.sym 67247 CLK$SB_IO_IN_$glb_clk
.sym 67248 spi_out.state_SB_DFFESR_Q_R
.sym 67255 spi_out.count_spi[1]
.sym 67256 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 67257 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 67261 spi_out.state_SB_DFFESR_Q_R
.sym 67263 spi_out.state_SB_DFFESR_Q_E
.sym 67271 PIN_21$SB_IO_OUT
.sym 67319 spi_out.addr_SB_DFFESR_Q_R
.sym 67354 spi_out.addr_SB_DFFESR_Q_R
.sym 68607 PIN_21$SB_IO_OUT
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 68707 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 68708 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 68709 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68731 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 68746 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68748 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68750 $PACKER_VCC_NET
.sym 68753 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68755 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68757 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68758 $PACKER_VCC_NET
.sym 68767 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68770 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68775 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68776 $nextpnr_ICESTORM_LC_65$O
.sym 68778 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68782 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68784 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68785 $PACKER_VCC_NET
.sym 68786 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68788 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68790 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68791 $PACKER_VCC_NET
.sym 68792 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68794 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 68796 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68797 $PACKER_VCC_NET
.sym 68798 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68801 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68803 $PACKER_VCC_NET
.sym 68804 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 68808 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68813 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68819 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68823 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68824 CLK$SB_IO_IN_$glb_clk
.sym 68825 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68831 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 68836 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68837 spi_out.spi_master.master_ready
.sym 68846 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68876 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 68909 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 68910 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 68918 $PACKER_VCC_NET
.sym 68927 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 68930 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 68933 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 68939 $nextpnr_ICESTORM_LC_24$O
.sym 68941 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 68945 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 68947 $PACKER_VCC_NET
.sym 68948 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 68953 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 68954 $PACKER_VCC_NET
.sym 68955 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 68986 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 68987 CLK$SB_IO_IN_$glb_clk
.sym 68988 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 68989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 68990 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 68991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 68992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[2]
.sym 68993 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 68995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 68996 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 68999 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69004 $PACKER_VCC_NET
.sym 69014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69017 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69024 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 69035 fft_block.reg_stage.w_cms_reg[25]
.sym 69037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69041 $PACKER_VCC_NET
.sym 69043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69046 fft_block.reg_stage.w_c_reg[17]
.sym 69048 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69049 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69050 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 69051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69056 fft_block.reg_stage.w_cps_reg[18]
.sym 69059 fft_block.reg_stage.w_cps_reg[25]
.sym 69061 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69062 $nextpnr_ICESTORM_LC_9$O
.sym 69064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3_SB_LUT4_O_1_I3[3]
.sym 69071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3_SB_LUT4_O_1_I3[3]
.sym 69082 $PACKER_VCC_NET
.sym 69083 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69084 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69089 fft_block.reg_stage.w_c_reg[17]
.sym 69090 fft_block.reg_stage.w_cms_reg[25]
.sym 69093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69094 fft_block.reg_stage.w_cps_reg[25]
.sym 69096 fft_block.reg_stage.w_c_reg[17]
.sym 69099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 69100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69102 fft_block.reg_stage.w_cps_reg[18]
.sym 69105 fft_block.reg_stage.w_cms_reg[25]
.sym 69107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69109 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69111 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 69112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 69113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 69115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 69116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 69117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69133 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[3]
.sym 69139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 69141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 69145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 69153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69156 fft_block.reg_stage.w_cps_reg[22]
.sym 69157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 69159 $PACKER_VCC_NET
.sym 69160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 69162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 69165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 69166 fft_block.reg_stage.w_c_reg[17]
.sym 69167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 69173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 69174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 69176 fft_block.reg_stage.w_cps_reg[26]
.sym 69177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 69183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69187 fft_block.reg_stage.w_cps_reg[26]
.sym 69189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69198 fft_block.reg_stage.w_c_reg[17]
.sym 69199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 69200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 69201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 69204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 69205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 69206 fft_block.reg_stage.w_cps_reg[22]
.sym 69207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 69210 $PACKER_VCC_NET
.sym 69212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 69216 fft_block.reg_stage.w_cps_reg[22]
.sym 69217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 69218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 69219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69222 fft_block.reg_stage.w_c_reg[17]
.sym 69223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 69224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 69228 fft_block.reg_stage.w_cps_reg[26]
.sym 69230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 69236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 69242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69246 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 69262 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 69265 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 69278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 69279 $PACKER_VCC_NET
.sym 69280 fft_block.reg_stage.w_cms_reg[18]
.sym 69281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 69289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 69291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 69294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 69296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 69299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 69300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 69301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69302 fft_block.reg_stage.w_cms_reg[19]
.sym 69307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69309 fft_block.reg_stage.w_cms_reg[18]
.sym 69311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69312 fft_block.reg_stage.w_cms_reg[19]
.sym 69315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 69316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 69321 fft_block.reg_stage.w_cms_reg[18]
.sym 69323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69324 fft_block.reg_stage.w_cms_reg[19]
.sym 69327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 69330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 69334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 69336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 69339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 69340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 69341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 69342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 69348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 69352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69353 $PACKER_VCC_NET
.sym 69354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 69359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 69360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 69361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 69362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 69363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 69364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 69365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 69373 $PACKER_VCC_NET
.sym 69375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 69406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 69410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 69413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 69415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 69419 fft_block.reg_stage.w_cms_reg[18]
.sym 69420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 69421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 69423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 69432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 69434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 69438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 69445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 69447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 69450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 69457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 69458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 69459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 69462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 69464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 69469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69475 fft_block.reg_stage.w_cms_reg[18]
.sym 69476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 69481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 69482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 69483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 69484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 69485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 69486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 69487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 69488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 69493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 69509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.sym 69523 fft_block.reg_stage.w_cms_reg[18]
.sym 69524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 69527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 69533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 69534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 69535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 69543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 69544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 69547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 69551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 69555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 69558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 69564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 69569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.sym 69570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 69575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 69576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 69580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 69581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69585 fft_block.reg_stage.w_cms_reg[18]
.sym 69586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 69594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 69597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 69599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 69600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69602 CLK$SB_IO_IN_$glb_clk
.sym 69605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 69606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 69607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 69608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 69609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 69618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 69621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 69623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 69625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 69634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 69638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 69645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 69647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 69648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69650 fft_block.reg_stage.w_cms_reg[19]
.sym 69652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 69655 fft_block.reg_stage.w_c_reg[19]
.sym 69656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 69657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 69660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 69662 fft_block.reg_stage.w_input_regs[38]
.sym 69665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 69666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 69667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 69668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 69669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 69671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 69672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 69673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 69675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 69676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 69680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 69684 fft_block.reg_stage.w_cms_reg[19]
.sym 69685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 69686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 69690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 69691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 69692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69693 fft_block.reg_stage.w_input_regs[38]
.sym 69696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 69698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 69703 fft_block.reg_stage.w_input_regs[38]
.sym 69704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 69708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 69709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 69710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 69711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 69714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 69715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 69716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 69717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 69720 fft_block.reg_stage.w_c_reg[19]
.sym 69721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 69724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 69725 CLK$SB_IO_IN_$glb_clk
.sym 69728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 69730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[1]
.sym 69733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 69734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 69741 fft_block.reg_stage.w_c_reg[19]
.sym 69755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69761 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 69771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 69774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69776 fft_block.reg_stage.w_c_reg[17]
.sym 69777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 69778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 69779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 69780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 69781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 69782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 69783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 69785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 69786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 69787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 69790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 69794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69799 fft_block.reg_stage.w_c_reg[19]
.sym 69801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 69802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 69803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 69804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 69807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69808 fft_block.reg_stage.w_c_reg[19]
.sym 69809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69815 fft_block.reg_stage.w_c_reg[19]
.sym 69816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 69820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 69821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 69822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 69825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 69826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 69828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 69831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 69833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 69834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 69837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 69838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 69840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 69843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69845 fft_block.reg_stage.w_c_reg[17]
.sym 69846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 69848 CLK$SB_IO_IN_$glb_clk
.sym 69850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 69865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 69866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 69869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 69893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 69910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69912 fft_block.reg_stage.w_c_reg[17]
.sym 69913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69937 fft_block.reg_stage.w_c_reg[17]
.sym 69938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 69939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 69967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 69978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 69992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 69994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 70099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 70101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 70102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 70122 fft_block.reg_stage.w_input_regs[44]
.sym 70127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 70130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 70219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 70223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 70224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 70226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 70236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 70244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 70250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 70252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 70262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70263 fft_block.reg_stage.w_input_regs[45]
.sym 70264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 70271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 70273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 70279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70282 fft_block.reg_stage.w_input_regs[44]
.sym 70284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70288 fft_block.reg_stage.w_input_regs[43]
.sym 70300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 70301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70302 fft_block.reg_stage.w_input_regs[44]
.sym 70305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 70307 fft_block.reg_stage.w_input_regs[44]
.sym 70308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70311 fft_block.reg_stage.w_input_regs[43]
.sym 70313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 70317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 70319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70320 fft_block.reg_stage.w_input_regs[45]
.sym 70323 fft_block.reg_stage.w_input_regs[45]
.sym 70324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 70335 fft_block.reg_stage.w_input_regs[43]
.sym 70337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 70338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 70342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 70344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 70345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 70346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 70347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 70348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 70368 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 70391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 70394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 70396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 70401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 70416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 70422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 70431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 70449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 70462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70468 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 70469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 70471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 70472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70493 spi_out.send_data[4]
.sym 70499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 70507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 70519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 70520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 70529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70538 $nextpnr_ICESTORM_LC_40$O
.sym 70540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 70544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 70547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 70550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 70552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 70556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 70559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 70562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 70565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 70568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 70570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 70574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 70576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 70580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 70584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 70588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 70589 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 70590 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 70591 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 70592 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 70593 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 70594 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 70595 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 70609 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 70614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 70616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 70620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 70621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 70624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 70634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 70635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 70639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 70640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 70644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 70647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 70648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 70653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 70654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 70659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[15]
.sym 70661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 70663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 70665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 70667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 70670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 70671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 70673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 70676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 70677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 70679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 70681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 70683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 70685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 70687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 70689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 70691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 70693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 70695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 70697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 70700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 70701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 70704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 70705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 70706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[15]
.sym 70707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 70708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 70709 CLK$SB_IO_IN_$glb_clk
.sym 70711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 70713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 70716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 70717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 70718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 70719 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 70728 fft_block.start_calc
.sym 70729 spi_out.send_data[0]
.sym 70732 spi_out.send_data[5]
.sym 70734 spi_out.send_data[6]
.sym 70736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 70738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 70744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 70746 w_fft_out[111]
.sym 70757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 70759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 70763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 70770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 70772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 70775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 70783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 70785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 70792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 70797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 70803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 70815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 70824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 70827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 70831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70832 CLK$SB_IO_IN_$glb_clk
.sym 70838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 70841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 70851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 70853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 70864 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 70877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 70880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 70883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 70884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 70888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 70889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 70890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 70896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 70897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 70898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 70901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 70906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 70909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 70910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 70914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 70915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 70916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 70917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 70920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 70921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 70923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 70932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 70938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 70944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 70945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 70953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 70954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70955 CLK$SB_IO_IN_$glb_clk
.sym 70958 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70959 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 70971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 70978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 71005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 71008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 71009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[15]
.sym 71010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 71011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 71012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 71016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 71022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 71046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 71049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 71050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[15]
.sym 71051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 71069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 71073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 71076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 71077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 71078 CLK$SB_IO_IN_$glb_clk
.sym 71086 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 71087 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 71111 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 71204 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 71206 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 71207 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 71208 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 71209 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 71217 fft_block.start_calc
.sym 71246 spi_out.count_spi[2]
.sym 71248 spi_out.count_spi[4]
.sym 71249 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 71251 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71255 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 71257 spi_out.addr_SB_DFFESR_Q_R
.sym 71258 spi_out.count_spi[1]
.sym 71263 spi_out.count_spi[3]
.sym 71266 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 71276 $nextpnr_ICESTORM_LC_10$O
.sym 71278 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71282 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 71285 spi_out.count_spi[1]
.sym 71288 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 71291 spi_out.count_spi[2]
.sym 71292 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 71294 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 71297 spi_out.count_spi[3]
.sym 71298 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 71300 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 71303 spi_out.count_spi[4]
.sym 71304 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 71309 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 71310 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 71313 spi_out.count_spi[2]
.sym 71314 spi_out.count_spi[3]
.sym 71315 spi_out.count_spi[4]
.sym 71316 spi_out.count_spi[1]
.sym 71319 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 71320 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 71321 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71323 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 71324 CLK$SB_IO_IN_$glb_clk
.sym 71325 spi_out.addr_SB_DFFESR_Q_R
.sym 71345 spi_out.addr_SB_DFFESR_Q_R
.sym 71380 spi_out.addr_SB_DFFESR_Q_R
.sym 71381 spi_out.count_spi[1]
.sym 71382 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71385 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 71438 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71439 spi_out.count_spi[1]
.sym 71445 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71446 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 71447 CLK$SB_IO_IN_$glb_clk
.sym 71448 spi_out.addr_SB_DFFESR_Q_R
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72780 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72781 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72782 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72783 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72784 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72785 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 72792 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 72795 spi_out.spi_master.master_ready
.sym 72825 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 72826 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72829 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 72834 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 72835 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 72838 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72847 $PACKER_VCC_NET
.sym 72849 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 72850 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 72852 $nextpnr_ICESTORM_LC_34$O
.sym 72855 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72858 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 72861 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 72864 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 72867 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 72870 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 72872 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 72876 $nextpnr_ICESTORM_LC_35$I3
.sym 72878 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 72882 $nextpnr_ICESTORM_LC_35$COUT
.sym 72884 $PACKER_VCC_NET
.sym 72886 $nextpnr_ICESTORM_LC_35$I3
.sym 72890 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 72892 $nextpnr_ICESTORM_LC_35$COUT
.sym 72896 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72899 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72900 CLK$SB_IO_IN_$glb_clk
.sym 72901 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 72907 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 72911 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 72917 $PACKER_VCC_NET
.sym 72925 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 72932 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72962 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 72967 spi_out.spi_master.master_ready
.sym 72972 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 72988 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 72990 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 73002 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 73012 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73024 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 73055 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 73058 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73063 CLK$SB_IO_IN_$glb_clk
.sym 73064 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73072 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73092 fft_block.reg_stage.w_c_reg[17]
.sym 73097 fft_block.reg_stage.w_cps_reg[26]
.sym 73106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 73107 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 73108 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[2]
.sym 73110 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73113 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 73120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 73121 spi_out.spi_master.master_ready
.sym 73123 fft_block.reg_stage.w_c_reg[17]
.sym 73124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73129 fft_block.reg_stage.w_cps_reg[22]
.sym 73135 spi_out.spi_master.master_ready
.sym 73136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73137 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73140 fft_block.reg_stage.w_cps_reg[22]
.sym 73142 fft_block.reg_stage.w_c_reg[17]
.sym 73145 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 73148 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 73152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 73153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 73154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[2]
.sym 73159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73163 spi_out.spi_master.master_ready
.sym 73165 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 73177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 73181 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73184 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73185 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73187 spi_out.spi_master.master_ready
.sym 73190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 73209 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[2]
.sym 73234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 73237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 73241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[3]
.sym 73248 $PACKER_VCC_NET
.sym 73249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 73251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 73255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73257 fft_block.reg_stage.w_cps_reg[26]
.sym 73259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 73263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 73265 fft_block.reg_stage.w_cps_reg[26]
.sym 73268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 73276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73277 fft_block.reg_stage.w_cps_reg[26]
.sym 73280 $PACKER_VCC_NET
.sym 73281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[3]
.sym 73287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[2]
.sym 73288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 73300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73301 fft_block.reg_stage.w_cps_reg[26]
.sym 73304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 73306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 73315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 73317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 73318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 73337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73338 fft_block.reg_stage.w_cps_reg[22]
.sym 73340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 73345 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 73353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 73363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 73366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 73367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 73368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 73375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 73376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 73379 $PACKER_VCC_NET
.sym 73380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 73385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 73392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 73398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 73399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 73400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 73404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 73409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 73410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 73411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 73412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 73415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 73418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 73421 $PACKER_VCC_NET
.sym 73424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 73427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 73435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 73436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 73437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 73441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 73452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73460 spi_out.spi_master.master_ready
.sym 73465 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 73468 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 73479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 73480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 73483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[3]
.sym 73484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 73485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 73487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 73488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 73490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 73492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 73497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 73498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 73499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 73500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 73501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 73503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 73504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 73506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 73508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 73511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 73514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 73515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 73521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 73522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 73526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 73529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 73532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 73535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 73538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 73539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 73540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[3]
.sym 73541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 73544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 73545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 73546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 73550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 73551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 73552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 73553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 73554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 73562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73563 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 73568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 73572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 73573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 73575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 73578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 73584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 73587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 73589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 73600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 73601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 73602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 73604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 73606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 73609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 73612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 73615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 73616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 73617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 73622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 73625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 73626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 73632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 73633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 73634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 73638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 73639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 73640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 73643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 73644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 73645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 73651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 73655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 73656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 73661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 73662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 73668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 73673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 73675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 73676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 73677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 73681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 73684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 73686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 73705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 73712 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 73723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 73732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 73746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 73748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 73753 $nextpnr_ICESTORM_LC_55$O
.sym 73756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 73761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 73763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 73768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 73769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 73771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 73773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 73780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 73781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 73785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 73801 CLK$SB_IO_IN_$glb_clk
.sym 73802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 73803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 73806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 73807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 73810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 73813 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 73828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 73829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 73832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 73833 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73836 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 73847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 73849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 73851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 73853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 73854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 73857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 73862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 73867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 73886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 73889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 73890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 73895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 73898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 73914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 73915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 73916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 73920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 73921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 73922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 73923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 73924 CLK$SB_IO_IN_$glb_clk
.sym 73925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 73927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 73929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 73932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 73933 PIN_15$SB_IO_OUT
.sym 73936 spi_out.spi_master.master_ready
.sym 73938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 73944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 73950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 73957 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 73969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 73973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 73977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 73979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 74002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 74003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 74032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 74046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 74054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 74055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 74066 PIN_15$SB_IO_OUT
.sym 74067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 74077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 74078 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 74084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 74090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 74101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 74132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 74154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 74169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 74173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 74174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 74175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 74176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 74177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[15]
.sym 74178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 74187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 74197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 74201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 74219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 74226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 74227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 74240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 74241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 74264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 74265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 74266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 74273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 74276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 74278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 74282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 74285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 74292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 74293 CLK$SB_IO_IN_$glb_clk
.sym 74294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 74295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 74296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 74299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 74300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 74301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[15]
.sym 74320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 74321 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74328 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 74347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 74353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 74357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 74367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[15]
.sym 74370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 74393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 74401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 74412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[15]
.sym 74415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 74425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 74437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 74449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74453 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 74461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 74464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 74467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 74473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 74477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 74485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 74495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 74505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 74513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 74517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 74524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 74528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 74538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74539 CLK$SB_IO_IN_$glb_clk
.sym 74543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74545 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 74546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 74561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 74565 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 74568 spi_out.send_data[3]
.sym 74569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 74573 $PACKER_VCC_NET
.sym 74574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 74576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 74582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 74587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 74589 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 74590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 74591 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 74592 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74593 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 74615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 74633 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 74634 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74635 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74636 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 74640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 74651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 74657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 74661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74662 CLK$SB_IO_IN_$glb_clk
.sym 74665 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 74666 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 74668 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 74670 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74671 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 74689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 74693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 74694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 74706 spi_out.send_data[0]
.sym 74707 spi_out.send_data[5]
.sym 74708 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 74713 spi_out.send_data[4]
.sym 74716 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74717 spi_out.send_data[1]
.sym 74718 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 74723 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 74727 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 74728 spi_out.send_data[2]
.sym 74733 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 74740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 74744 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 74746 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74747 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 74751 spi_out.send_data[4]
.sym 74756 spi_out.send_data[2]
.sym 74762 spi_out.send_data[5]
.sym 74768 spi_out.send_data[0]
.sym 74777 spi_out.send_data[1]
.sym 74780 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74781 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 74783 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 74784 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 74789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74811 spi_out.send_data[7]
.sym 74819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 74831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 74833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 74836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 74844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 74846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 74855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 74875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 74891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 74899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 74905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 74907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74934 spi_out.start_tx
.sym 74938 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 74941 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 74956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 74957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 75009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 75027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 75030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 75031 CLK$SB_IO_IN_$glb_clk
.sym 75033 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 75036 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 75037 PIN_16_SB_LUT4_O_I3
.sym 75039 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 75051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 75058 $PACKER_VCC_NET
.sym 75060 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 75067 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 75080 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 75094 spi_out.start_tx
.sym 75095 spi_out.spi_master.master_ready
.sym 75096 spi_out.spi_master.r_SM_CS[0]
.sym 75097 spi_out.spi_master.r_SM_CS[1]
.sym 75113 spi_out.spi_master.master_ready
.sym 75114 spi_out.start_tx
.sym 75115 spi_out.spi_master.r_SM_CS[1]
.sym 75116 spi_out.spi_master.r_SM_CS[0]
.sym 75119 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 75120 spi_out.spi_master.master_ready
.sym 75121 spi_out.spi_master.r_SM_CS[0]
.sym 75122 spi_out.spi_master.r_SM_CS[1]
.sym 75156 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 75157 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 75158 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 75161 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 75162 spi_out.spi_master.r_SM_CS[0]
.sym 75163 spi_out.spi_master.r_SM_CS[1]
.sym 75189 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 75198 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 75201 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 75203 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 75208 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 75215 spi_out.spi_master.master_ready
.sym 75219 spi_out.spi_master.r_SM_CS[0]
.sym 75220 spi_out.spi_master.r_SM_CS[1]
.sym 75226 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 75227 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 75228 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 75229 $nextpnr_ICESTORM_LC_1$O
.sym 75231 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 75235 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 75237 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 75241 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 75244 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 75247 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 75249 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 75253 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 75256 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 75259 $nextpnr_ICESTORM_LC_2$I3
.sym 75261 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 75269 $nextpnr_ICESTORM_LC_2$I3
.sym 75272 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 75273 spi_out.spi_master.r_SM_CS[0]
.sym 75274 spi_out.spi_master.r_SM_CS[1]
.sym 75275 spi_out.spi_master.master_ready
.sym 75281 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 75282 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 75283 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 75284 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 75285 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 75286 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 75321 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 75331 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 75333 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 75338 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 75348 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 75349 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 75350 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 75360 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 75371 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 75379 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 75385 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 75390 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 75399 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 75400 CLK$SB_IO_IN_$glb_clk
.sym 75401 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 76873 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 76877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 76897 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 76899 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76902 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 76903 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76909 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76915 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76919 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76926 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 76929 $nextpnr_ICESTORM_LC_30$O
.sym 76931 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76935 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76937 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76944 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76945 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76948 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76949 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76951 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76957 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76960 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 76961 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 76962 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76963 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76966 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76969 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76973 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 76974 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76975 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76976 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76977 CLK$SB_IO_IN_$glb_clk
.sym 76978 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 76989 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 76993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 77009 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77032 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 77052 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77063 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77073 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 77090 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77101 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77125 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77141 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 77155 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 77168 $PACKER_VCC_NET
.sym 77176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77193 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77260 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77263 CLK$SB_IO_IN_$glb_clk
.sym 77289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77321 fft_block.reg_stage.w_c_reg[17]
.sym 77327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77328 $PACKER_VCC_NET
.sym 77329 fft_block.reg_stage.w_cps_reg[22]
.sym 77336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77338 $nextpnr_ICESTORM_LC_36$O
.sym 77340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77344 $nextpnr_ICESTORM_LC_37$I3
.sym 77346 $PACKER_VCC_NET
.sym 77347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77350 $nextpnr_ICESTORM_LC_37$COUT
.sym 77353 $PACKER_VCC_NET
.sym 77354 $nextpnr_ICESTORM_LC_37$I3
.sym 77356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 77359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 77376 fft_block.reg_stage.w_cps_reg[22]
.sym 77377 fft_block.reg_stage.w_c_reg[17]
.sym 77378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 77413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77422 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 77443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 77447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 77448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77459 $PACKER_VCC_NET
.sym 77461 $nextpnr_ICESTORM_LC_17$O
.sym 77464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77467 $nextpnr_ICESTORM_LC_18$I3
.sym 77470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77473 $nextpnr_ICESTORM_LC_18$COUT
.sym 77475 $PACKER_VCC_NET
.sym 77477 $nextpnr_ICESTORM_LC_18$I3
.sym 77479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 77481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 77498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 77504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 77506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 77507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77543 fft_block.reg_stage.w_cps_reg[18]
.sym 77553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 77556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 77557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 77558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 77560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 77562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 77563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 77567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 77568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 77569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 77570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 77574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 77581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 77586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 77587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 77594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 77597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 77599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 77603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 77606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 77615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 77616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 77618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 77628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 77629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77632 CLK$SB_IO_IN_$glb_clk
.sym 77659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 77662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 77667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 77681 spi_out.spi_master.master_ready
.sym 77682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 77686 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77689 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 77703 fft_block.reg_stage.w_cps_reg[18]
.sym 77704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 77716 fft_block.reg_stage.w_cps_reg[18]
.sym 77717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 77739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 77741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77744 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77745 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77746 spi_out.spi_master.master_ready
.sym 77754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77755 CLK$SB_IO_IN_$glb_clk
.sym 77756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 77800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 77810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 77814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 77816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 77817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 77820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 77831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 77832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 77837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 77839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 77840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 77844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 77845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 77846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 77855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 77858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 77867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 77868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 77869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 77870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 77877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 77878 CLK$SB_IO_IN_$glb_clk
.sym 77879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 77884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 77906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77907 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 77911 fft_block.reg_stage.w_c_reg[17]
.sym 77914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 77928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 77929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 77930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[1]
.sym 77939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 77940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 77945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 77955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 77956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 77966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[1]
.sym 77967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 77968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 77972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 77979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 77981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 77996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 77998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 77999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 78001 CLK$SB_IO_IN_$glb_clk
.sym 78002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 78008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 78028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 78033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 78034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 78036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 78038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 78048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 78049 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 78052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 78055 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 78056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 78058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 78061 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 78066 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78069 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 78071 fft_block.reg_stage.w_c_reg[17]
.sym 78074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 78083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 78085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 78095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 78098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 78101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 78102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 78103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 78104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 78113 fft_block.reg_stage.w_c_reg[17]
.sym 78116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 78119 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78120 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78121 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78122 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 78123 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 78124 CLK$SB_IO_IN_$glb_clk
.sym 78143 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 78154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 78156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 78176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 78178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 78185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 78186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 78193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 78206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 78208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 78209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 78230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 78231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 78233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 78238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 78246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 78247 CLK$SB_IO_IN_$glb_clk
.sym 78248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 78252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 78255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 78275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 78291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 78294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 78298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 78301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 78305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[15]
.sym 78307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 78309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 78311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[15]
.sym 78312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 78323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[15]
.sym 78326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[15]
.sym 78329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 78330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 78336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 78337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 78341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 78342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 78347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 78349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 78353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 78355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 78356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 78361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 78369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 78370 CLK$SB_IO_IN_$glb_clk
.sym 78372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 78373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 78378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 78379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 78398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78407 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 78415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 78416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 78417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 78419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 78421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 78424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 78425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 78426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 78427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 78435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 78437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 78440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 78449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 78453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 78455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 78458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 78459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 78464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 78465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 78470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 78471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 78472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 78477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 78478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 78482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 78485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 78488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 78489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 78490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 78491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 78492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 78493 CLK$SB_IO_IN_$glb_clk
.sym 78494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 78497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 78502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 78509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 78514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 78515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 78517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 78520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 78525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 78526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 78528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 78538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 78541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 78565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 78608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 78612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 78615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 78616 CLK$SB_IO_IN_$glb_clk
.sym 78618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 78619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 78623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 78642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78662 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 78663 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 78669 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 78670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 78677 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 78689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78716 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 78717 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 78718 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 78719 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 78725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 78738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 78744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 78745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 78746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 78747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 78769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 78770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 78772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 78774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 78775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 78783 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 78785 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 78788 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78789 spi_out.send_data[3]
.sym 78793 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 78794 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 78797 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 78807 spi_out.send_data[6]
.sym 78810 spi_out.send_data[7]
.sym 78821 spi_out.send_data[3]
.sym 78828 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 78829 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78830 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 78839 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 78840 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 78842 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 78854 spi_out.send_data[7]
.sym 78860 spi_out.send_data[6]
.sym 78861 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 78862 CLK$SB_IO_IN_$glb_clk
.sym 78868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 78877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78879 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 78888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 78889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 78896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 78897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 78907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 78911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 78938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 78950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 78984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 78985 CLK$SB_IO_IN_$glb_clk
.sym 78987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 78988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 78989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 78990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 78991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 78992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 78993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 79013 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 79016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 79142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 79153 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 79155 spi_out.start_tx
.sym 79157 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 79158 spi_out.spi_master.r_SM_CS[1]
.sym 79163 PIN_16_SB_LUT4_O_I3
.sym 79165 spi_out.spi_master.r_SM_CS[0]
.sym 79170 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 79178 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 79184 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 79185 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 79186 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 79202 spi_out.spi_master.r_SM_CS[1]
.sym 79204 spi_out.spi_master.r_SM_CS[0]
.sym 79208 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 79222 spi_out.start_tx
.sym 79223 PIN_16_SB_LUT4_O_I3
.sym 79230 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 79231 CLK$SB_IO_IN_$glb_clk
.sym 79241 PIN_16_SB_LUT4_O_I3
.sym 79280 spi_out.spi_master.r_SM_CS[0]
.sym 79281 spi_out.spi_master.r_SM_CS[1]
.sym 79285 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 79287 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79292 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 79303 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 79308 spi_out.spi_master.r_SM_CS[1]
.sym 79309 spi_out.spi_master.r_SM_CS[0]
.sym 79313 spi_out.spi_master.r_SM_CS[1]
.sym 79321 spi_out.spi_master.r_SM_CS[0]
.sym 79322 spi_out.spi_master.r_SM_CS[1]
.sym 79338 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79343 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 79350 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 79353 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 79354 CLK$SB_IO_IN_$glb_clk
.sym 79355 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 79371 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 79397 $PACKER_VCC_NET
.sym 79399 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79402 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79405 $PACKER_VCC_NET
.sym 79407 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 79410 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 79416 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 79417 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 79419 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79426 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79429 $nextpnr_ICESTORM_LC_51$O
.sym 79431 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79435 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 79437 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79438 $PACKER_VCC_NET
.sym 79441 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 79443 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 79444 $PACKER_VCC_NET
.sym 79445 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 79447 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 79449 $PACKER_VCC_NET
.sym 79450 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 79451 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 79453 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 79455 $PACKER_VCC_NET
.sym 79456 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 79457 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 79461 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 79462 $PACKER_VCC_NET
.sym 79463 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 79466 $PACKER_VCC_NET
.sym 79467 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 79468 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 79472 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 79476 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79477 CLK$SB_IO_IN_$glb_clk
.sym 79478 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 81139 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 81167 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 81207 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 81216 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 81352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 81743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 81859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 81985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 82025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 82027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 82028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 82055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 82058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 82070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 82077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_E
.sym 82078 CLK$SB_IO_IN_$glb_clk
.sym 82079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 82106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 82127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 82184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 82185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 82361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 82369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 82378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 82381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 82384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 82389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 82419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 82436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 82437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 82438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 82447 CLK$SB_IO_IN_$glb_clk
.sym 82476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 82499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 82504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 82505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 82519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 82521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 82524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 82526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 82529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 82530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 82531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 82556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 82562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 82565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 82566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 82568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 82569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 82570 CLK$SB_IO_IN_$glb_clk
.sym 82571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D_$glb_sr
.sym 82586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 82587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_O
.sym 82615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 82621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 82626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 82631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 82658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 82660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 82688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 82692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 82693 CLK$SB_IO_IN_$glb_clk
.sym 82727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 82737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 82738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 82751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 82771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 82800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 82801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 82815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 82816 CLK$SB_IO_IN_$glb_clk
.sym 82832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_DFFE_Q_E
.sym 82834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 82846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 82849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 82850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 82861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 82868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 82876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 82879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 82881 fft_block.start_calc
.sym 82889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 82893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 82895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 82910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 82911 fft_block.start_calc
.sym 82912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 82913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 82916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 82917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 82918 fft_block.start_calc
.sym 82919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 82925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 82928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 82929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 82931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 82938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 82939 CLK$SB_IO_IN_$glb_clk
.sym 82955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 82988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 83009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 83039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 83061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 83062 CLK$SB_IO_IN_$glb_clk
.sym 83099 fft_block.start_calc
.sym 83106 fft_block.start_calc
.sym 83108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 83110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 83113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 83118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 83121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 83123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 83125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 83130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 83138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 83139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 83144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 83147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 83150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 83151 fft_block.start_calc
.sym 83153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 83159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 83165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 83168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 83169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 83175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 83176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 83177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 83184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 83185 CLK$SB_IO_IN_$glb_clk
.sym 83186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 83199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 83201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 83331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 85943 PIN_15$SB_IO_OUT
.sym 87164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 89881 PIN_15$SB_IO_OUT
.sym 93473 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97024 PIN_21$SB_IO_OUT
.sym 101144 PIN_21$SB_IO_OUT
.sym 101213 PIN_21$SB_IO_OUT
.sym 103103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 103411 fft_block.start_calc
.sym 104669 PIN_21$SB_IO_OUT
.sym 104682 PIN_21$SB_IO_OUT
.sym 105519 PIN_15$SB_IO_OUT
.sym 109108 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 115036 fft_block.start_calc
.sym 118984 fft_block.start_calc
.sym 119101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 121159 PIN_14$SB_IO_OUT
.sym 121827 PIN_15$SB_IO_OUT
.sym 123163 PIN_16$SB_IO_OUT
.sym 125319 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 125357 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 125391 CLK$SB_IO_IN_$glb_clk
.sym 125405 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 125411 PIN_14$SB_IO_OUT
.sym 126019 PIN_16_SB_LUT4_O_I3
.sym 127306 PIN_16_SB_LUT4_O_I3
.sym 127324 PIN_16_SB_LUT4_O_I3
.sym 127386 PIN_16$SB_IO_OUT
.sym 131799 PIN_16$SB_IO_OUT
.sym 134262 PIN_14$SB_IO_OUT
.sym 134280 PIN_14$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134404 PIN_15$SB_IO_OUT
.sym 134681 fft_block.start_calc
.sym 134703 fft_block.start_calc
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 134712 PIN_16$SB_IO_OUT
.sym 134721 PIN_16$SB_IO_OUT
.sym 134735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 135270 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 135281 fft_block.reg_stage.c_map.state[0]
.sym 135335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135339 $PACKER_VCC_NET
.sym 135340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135343 $PACKER_VCC_NET
.sym 135345 $nextpnr_ICESTORM_LC_14$I3
.sym 135346 fft_block.reg_stage.w_c_reg[1]
.sym 135347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 135348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 135349 $nextpnr_ICESTORM_LC_14$COUT
.sym 135350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 135351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 135352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135355 fft_block.reg_stage.w_cps_reg[0]
.sym 135356 fft_block.reg_stage.w_c_reg[1]
.sym 135357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135358 fft_block.reg_stage.w_cps_reg[4]
.sym 135359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 135360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 135361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 135362 fft_block.reg_stage.w_cms_in[7]
.sym 135368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135369 fft_block.reg_stage.w_cms_reg[7]
.sym 135370 fft_block.reg_stage.w_cps_reg[4]
.sym 135371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 135372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 135373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 135375 $PACKER_VCC_NET
.sym 135376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 135379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 135380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 135381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 135382 fft_block.reg_stage.w_c_reg[1]
.sym 135383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 135384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 135385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 135387 fft_block.reg_stage.w_cps_reg[7]
.sym 135388 fft_block.reg_stage.w_c_reg[1]
.sym 135389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135390 fft_block.reg_stage.w_cms_reg[7]
.sym 135391 fft_block.reg_stage.w_c_reg[1]
.sym 135392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135396 fft_block.reg_stage.w_cps_reg[0]
.sym 135397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 135399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135403 $PACKER_VCC_NET
.sym 135404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135407 $PACKER_VCC_NET
.sym 135409 $nextpnr_ICESTORM_LC_33$I3
.sym 135412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 135415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 135419 fft_block.reg_stage.w_cps_reg[8]
.sym 135420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 135421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135423 fft_block.reg_stage.w_cps_reg[8]
.sym 135424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 135425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 135427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 135428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 135431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 135432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 135433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 135435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 135436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 135437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 135443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 135444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 135445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 135446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 135447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 135448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 135451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 135452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135455 fft_block.reg_stage.w_cps_reg[4]
.sym 135456 fft_block.reg_stage.w_c_reg[1]
.sym 135457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135459 fft_block.reg_stage.w_cps_reg[4]
.sym 135460 fft_block.reg_stage.w_c_reg[1]
.sym 135461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135471 fft_block.reg_stage.w_cms_reg[1]
.sym 135472 fft_block.reg_stage.w_cms_reg[0]
.sym 135473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 135475 $PACKER_VCC_NET
.sym 135477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 135479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 135480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 135481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 135483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 135484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 135487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 135488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 135489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 135491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 135492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 135493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 135519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 135521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 135523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[6]
.sym 135525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 135535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 135537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 135562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 135563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 135564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 135566 fft_block.reg_stage.w_c_reg[1]
.sym 135567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135574 fft_block.reg_stage.w_c_reg[1]
.sym 135575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135580 fft_block.reg_stage.w_c_reg[1]
.sym 135581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135586 fft_block.reg_stage.w_c_reg[1]
.sym 135587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 135595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 135596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 135597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 135598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 135599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 135600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 135601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 135602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 135603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 135604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 135605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 135613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 135614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 135618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 135619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 135620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 135621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 135623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135624 fft_block.reg_stage.w_input_regs[15]
.sym 135625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 135631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 135633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 135637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[7]
.sym 135641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 135643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 135645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 135653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 135660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 135661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 135664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 135665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 135669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 135673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 135677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 135681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 135682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 135683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 135684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 135685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 135687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 135689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 135691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 135693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 135695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 135697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 135698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 135700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 135701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 135705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 135707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[9]
.sym 135709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 135711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 135713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 135715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[10]
.sym 135717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 135719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 135721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 135725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 135727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 135729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[13]
.sym 135733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 135735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[14]
.sym 135737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[15]
.sym 135741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[15]
.sym 135743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[11]
.sym 135745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 135747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[12]
.sym 135749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 135764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135766 fft_block.start_calc
.sym 135767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 135768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 135784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 135794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 135795 fft_block.start_calc
.sym 135796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[0]
.sym 135813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 135829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 135832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 135842 fft_block.start_calc
.sym 135843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 135844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 135845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 135861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state_SB_DFFESR_Q_E
.sym 136198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 136199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 136200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 136201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 136203 fft_block.reg_stage.w_cps_reg[35]
.sym 136204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 136205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 136219 fft_block.reg_stage.w_cps_reg[31]
.sym 136220 fft_block.reg_stage.w_c_reg[25]
.sym 136221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 136227 fft_block.reg_stage.w_cps_reg[34]
.sym 136228 fft_block.reg_stage.w_c_reg[25]
.sym 136229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 136230 fft_block.reg_stage.w_cms_reg[34]
.sym 136231 fft_block.reg_stage.w_c_reg[25]
.sym 136232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 136233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 136235 fft_block.reg_stage.w_cps_reg[34]
.sym 136236 fft_block.reg_stage.w_c_reg[25]
.sym 136237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 136238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 136239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 136240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 136241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 136243 fft_block.reg_stage.w_cps_reg[35]
.sym 136244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 136245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 136248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 136249 fft_block.reg_stage.w_cms_reg[34]
.sym 136250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 136251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 136252 fft_block.reg_stage.w_cps_reg[27]
.sym 136253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 136254 fft_block.reg_stage.w_cms_in[7]
.sym 136258 fft_block.reg_stage.w_cps_in[7]
.sym 136263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 136268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 136273 $nextpnr_ICESTORM_LC_73$I3
.sym 136274 fft_block.reg_stage.w_cps_in[4]
.sym 136282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 136283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 136284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 136285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 136286 fft_block.reg_stage.w_c_reg[25]
.sym 136287 fft_block.reg_stage.w_cps_reg[31]
.sym 136288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 136289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 136290 fft_block.reg_stage.w_cps_in[0]
.sym 136298 fft_block.reg_stage.w_c_map_addr[1]
.sym 136299 fft_block.reg_stage.w_c_map_addr[0]
.sym 136300 fft_block.fill_regs
.sym 136301 fft_block.reg_stage.c_map.state[0]
.sym 136302 fft_block.reg_stage.w_c_map_addr[1]
.sym 136303 fft_block.reg_stage.w_c_map_addr[0]
.sym 136304 fft_block.fill_regs
.sym 136305 fft_block.reg_stage.c_map.state[0]
.sym 136306 fft_block.fill_regs
.sym 136328 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 136329 fft_block.stage[0]
.sym 136332 fft_block.stage[1]
.sym 136333 fft_block.reg_stage.c_map.state[0]
.sym 136343 fft_block.reg_stage.w_c_map_addr[1]
.sym 136344 fft_block.reg_stage.w_c_map_addr[0]
.sym 136345 fft_block.reg_stage.w_we_c_map
.sym 136347 fft_block.stage[0]
.sym 136348 fft_block.reg_stage.w_c_map_addr[1]
.sym 136349 fft_block.reg_stage.w_c_map_addr[0]
.sym 136355 fft_block.reg_stage.w_c_map_addr[1]
.sym 136356 fft_block.reg_stage.w_c_map_addr[0]
.sym 136357 fft_block.reg_stage.w_we_c_map
.sym 136358 fft_block.reg_stage.w_cps_in[4]
.sym 136362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 136363 fft_block.reg_stage.w_c_reg[1]
.sym 136364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 136365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 136366 fft_block.reg_stage.w_cps_in[8]
.sym 136370 fft_block.reg_stage.w_cps_in[7]
.sym 136374 fft_block.reg_stage.w_cps_in[0]
.sym 136378 fft_block.reg_stage.w_cps_reg[8]
.sym 136379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 136380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 136381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 136384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 136385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136386 fft_block.reg_stage.w_c_in[1]
.sym 136390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136391 fft_block.reg_stage.w_cps_reg[4]
.sym 136392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 136393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 136394 fft_block.reg_stage.w_cps_reg[8]
.sym 136395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 136396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 136397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 136403 fft_block.reg_stage.w_c_reg[1]
.sym 136404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 136406 fft_block.reg_stage.w_cps_reg[8]
.sym 136407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 136408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 136409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 136410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 136411 fft_block.reg_stage.w_cps_reg[8]
.sym 136412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 136413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 136415 fft_block.reg_stage.w_cps_reg[4]
.sym 136416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 136417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 136419 fft_block.reg_stage.w_cps_reg[7]
.sym 136420 fft_block.reg_stage.w_c_reg[1]
.sym 136421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 136423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 136424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 136425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 136427 $PACKER_VCC_NET
.sym 136429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 136430 fft_block.reg_stage.w_c_in[7]
.sym 136434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 136435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 136436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 136437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3]
.sym 136440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 136447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 136448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 136449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 136451 $PACKER_VCC_NET
.sym 136452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 136474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 136475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 136476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 136477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 136479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 136480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 136481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 136483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 136485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 136486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 136487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[1]
.sym 136488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 136489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[2]
.sym 136490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]
.sym 136491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]
.sym 136492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]
.sym 136493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[0]
.sym 136495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[1]
.sym 136496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_1_O[2]
.sym 136497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 136503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 136505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 136508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 136509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[5]
.sym 136517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 136523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 136524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 136525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 136532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 136539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I2_I1[0]
.sym 136544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 136545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 136550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 136553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 136555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 136559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 136563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136564 fft_block.reg_stage.w_input_regs[7]
.sym 136565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 136567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136568 fft_block.reg_stage.w_input_regs[7]
.sym 136569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 136571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 136577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 136580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136583 fft_block.reg_stage.w_cms_reg[1]
.sym 136584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 136586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 136587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136590 fft_block.reg_stage.w_c_reg[0]
.sym 136591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 136596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136597 fft_block.reg_stage.w_input_regs[4]
.sym 136598 fft_block.reg_stage.w_c_reg[7]
.sym 136599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 136607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 136610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 136613 fft_block.reg_stage.w_input_regs[4]
.sym 136615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136616 fft_block.reg_stage.w_input_regs[13]
.sym 136617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 136619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136620 fft_block.reg_stage.w_input_regs[14]
.sym 136621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 136623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136624 fft_block.reg_stage.w_input_regs[15]
.sym 136625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 136626 fft_block.reg_stage.w_c_reg[3]
.sym 136627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 136628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136630 fft_block.reg_stage.w_c_reg[3]
.sym 136631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136634 fft_block.reg_stage.w_c_reg[3]
.sym 136635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 136636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 136637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 136639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136640 fft_block.reg_stage.w_input_regs[14]
.sym 136641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 136643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 136644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 136647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 136660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 136664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 136665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 136668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 136669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 136672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 136673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 136676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 136680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 136683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 136684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 136685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 136687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 136689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 136690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 136691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 136692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 136693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 136695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[8]
.sym 136697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 136698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 136699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 136700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 136701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 136702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 136703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 136704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 136705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 136707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 136708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 136709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 136726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[14]
.sym 136734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[6]
.sym 136748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 136749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 136752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 136753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 136754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[13]
.sym 136758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[12]
.sym 136764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 136765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult
.sym 136766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[15]
.sym 136772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 136773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 136782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 136807 count[0]
.sym 136812 count[1]
.sym 136813 count[0]
.sym 136816 count[2]
.sym 136817 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 136820 count[3]
.sym 136821 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 136824 count[4]
.sym 136825 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 136828 count[5]
.sym 136829 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 136832 count[6]
.sym 136833 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 136836 count[7]
.sym 136837 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 136840 count[8]
.sym 136841 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 136844 count[9]
.sym 136845 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 136848 count[10]
.sym 136849 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 136852 count[11]
.sym 136853 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 136856 count[12]
.sym 136857 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 136860 count[13]
.sym 136861 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 136864 count[14]
.sym 136865 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 136868 count[15]
.sym 136869 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 136872 count[16]
.sym 136873 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 136876 count[17]
.sym 136877 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 136880 count[18]
.sym 136881 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 136884 count[19]
.sym 136885 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 136888 count[20]
.sym 136889 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 136890 count[14]
.sym 136891 count[15]
.sym 136892 count[16]
.sym 136893 count[17]
.sym 136898 count[18]
.sym 136899 count[19]
.sym 136900 count[20]
.sym 136901 count[2]
.sym 137223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 137224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 137225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137227 fft_block.reg_stage.w_cps_reg[35]
.sym 137228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 137229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 137230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 137231 fft_block.reg_stage.w_c_reg[25]
.sym 137232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 137233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 137235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 137236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 137237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 137239 fft_block.reg_stage.w_cps_reg[35]
.sym 137240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 137241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 137243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 137244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 137246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 137247 fft_block.reg_stage.w_cps_reg[35]
.sym 137248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 137249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137251 fft_block.reg_stage.w_cps_reg[31]
.sym 137252 fft_block.reg_stage.w_c_reg[25]
.sym 137253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 137259 $PACKER_VCC_NET
.sym 137260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137263 $PACKER_VCC_NET
.sym 137265 $nextpnr_ICESTORM_LC_7$I3
.sym 137266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 137267 fft_block.reg_stage.w_cps_reg[31]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 137269 $nextpnr_ICESTORM_LC_7$COUT
.sym 137270 fft_block.reg_stage.w_cps_reg[35]
.sym 137271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 137272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 137274 fft_block.reg_stage.w_cps_reg[31]
.sym 137275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 137276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 137278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 137279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 137280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 137281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137283 fft_block.reg_stage.w_c_reg[25]
.sym 137284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 137285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 137292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137295 $PACKER_VCC_NET
.sym 137297 $nextpnr_ICESTORM_LC_20$I3
.sym 137300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 137302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 137303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 137304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 137307 fft_block.reg_stage.w_cps_reg[27]
.sym 137308 fft_block.reg_stage.w_c_reg[25]
.sym 137309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 137310 fft_block.reg_stage.w_cps_in[8]
.sym 137315 $PACKER_VCC_NET
.sym 137317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 137318 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 137324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 137325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 137327 fft_block.reg_stage.w_c_reg[25]
.sym 137328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 137329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 137331 $PACKER_VCC_NET
.sym 137333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 137334 fft_block.reg_stage.w_cps_reg[35]
.sym 137335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 137336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 137337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 137338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 137339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 137340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 137341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 137344 fft_block.reg_stage.w_c_map_addr[1]
.sym 137345 fft_block.reg_stage.w_c_map_addr[0]
.sym 137346 fft_block.reg_stage.w_cps_reg[31]
.sym 137347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 137348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 137349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 137353 fft_block.reg_stage.w_c_map_addr[0]
.sym 137356 fft_block.reg_stage.w_cps_in[8]
.sym 137357 fft_block.reg_stage.c_map.stage_data[0]
.sym 137358 fft_block.reg_stage.w_cms_in[0]
.sym 137363 fft_block.reg_stage.w_c_map_addr[1]
.sym 137364 fft_block.reg_stage.w_c_map_addr[0]
.sym 137365 fft_block.reg_stage.w_we_c_map
.sym 137367 fft_block.reg_stage.w_c_map_addr[0]
.sym 137368 fft_block.reg_stage.w_c_map_addr[1]
.sym 137369 fft_block.reg_stage.w_we_c_map
.sym 137370 fft_block.reg_stage.w_cms_in[1]
.sym 137376 fft_block.reg_stage.w_cps_in[8]
.sym 137377 fft_block.reg_stage.c_map.stage_data[0]
.sym 137380 fft_block.reg_stage.w_cps_in[8]
.sym 137381 fft_block.reg_stage.c_map.stage_data[0]
.sym 137383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137391 $PACKER_VCC_NET
.sym 137393 $nextpnr_ICESTORM_LC_5$I3
.sym 137396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 137404 fft_block.reg_stage.w_cps_in[8]
.sym 137405 fft_block.reg_stage.c_map.stage_data[0]
.sym 137408 fft_block.reg_stage.c_map.stage_data[0]
.sym 137409 fft_block.reg_stage.w_cps_in[8]
.sym 137410 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 137414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 137415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 137416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 137417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 137419 fft_block.reg_stage.w_cms_reg[0]
.sym 137420 fft_block.reg_stage.w_cms_reg[1]
.sym 137421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 137424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 137425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 137426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 137427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 137428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 137429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 137431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 137432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 137433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[4]
.sym 137434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 137435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 137436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 137439 $PACKER_VCC_NET
.sym 137441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 137444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 137447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 137448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 137449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 137451 fft_block.reg_stage.w_cms_reg[0]
.sym 137452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 137453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 137457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 137458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 137459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 137460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 137461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 137462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 137463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 137464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 137466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 137467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 137468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 137471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 137472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 137475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137476 fft_block.reg_stage.w_cps_reg[0]
.sym 137477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 137479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 137481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 137483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 137485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 137487 fft_block.reg_stage.w_cms_reg[1]
.sym 137488 fft_block.reg_stage.w_cms_reg[0]
.sym 137489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 137496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 137497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[2]
.sym 137501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 137503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[4]
.sym 137509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 137515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]
.sym 137516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 137517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 137538 fft_block.reg_stage.w_cms_reg[0]
.sym 137539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 137541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 137583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137584 fft_block.reg_stage.w_input_regs[6]
.sym 137585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 137587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137588 fft_block.reg_stage.w_input_regs[6]
.sym 137589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 137590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 137595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137596 fft_block.reg_stage.w_input_regs[5]
.sym 137597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 137599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137600 fft_block.reg_stage.w_input_regs[5]
.sym 137601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 137602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[2]
.sym 137607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 137608 fft_block.reg_stage.w_input_regs[4]
.sym 137609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 137611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 137613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 137619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 137626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[4]
.sym 137636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 137637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 137638 fft_block.reg_stage.w_input_regs[72]
.sym 137639 fft_block.reg_stage.w_input_regs[8]
.sym 137640 fft_block.reg_stage.w_input_regs[9]
.sym 137641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 137643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137644 fft_block.reg_stage.w_input_regs[12]
.sym 137645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 137647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137648 fft_block.reg_stage.w_input_regs[11]
.sym 137649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 137651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137652 fft_block.reg_stage.w_input_regs[12]
.sym 137653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 137655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137656 fft_block.reg_stage.w_input_regs[10]
.sym 137657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 137659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137660 fft_block.reg_stage.w_input_regs[10]
.sym 137661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 137663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137664 fft_block.reg_stage.w_input_regs[13]
.sym 137665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 137667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137668 fft_block.reg_stage.w_input_regs[11]
.sym 137669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 137671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137698 fft_block.reg_stage.w_input_regs[79]
.sym 137701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[5]
.sym 137710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 137717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 137720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 137721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 137730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[7]
.sym 137745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 137746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[4]
.sym 137750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[6]
.sym 137757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[4]
.sym 137765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 137770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[0]
.sym 137777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[0]
.sym 137784 fft_block.stage[0]
.sym 137785 fft_block.stage[1]
.sym 137789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[6]
.sym 137790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 137797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 137801 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 137811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 137812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 137813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 137826 fft_block.fill_regs_SB_DFFE_Q_D
.sym 137830 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 137831 insert_data
.sym 137832 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 137833 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 137836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D[1]
.sym 137837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 137840 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 137841 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 137842 count[1]
.sym 137843 count[3]
.sym 137844 count[4]
.sym 137845 count[5]
.sym 137848 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 137849 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 137852 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[1]
.sym 137853 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 137854 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 137860 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 137861 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 137866 fft_block.start_calc
.sym 137867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_dv
.sym 137868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[0]
.sym 137869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.state[1]
.sym 137870 count[10]
.sym 137871 count[11]
.sym 137872 count[12]
.sym 137873 count[13]
.sym 137874 count[6]
.sym 137875 count[7]
.sym 137876 count[8]
.sym 137877 count[9]
.sym 137878 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 137879 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 137880 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 137881 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 137882 insert_data
.sym 137883 count[0]
.sym 137884 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 137885 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 137893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.data_valid_SB_DFFE_Q_D_SB_LUT4_I2_O
.sym 137905 count[0]
.sym 138247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138251 $PACKER_VCC_NET
.sym 138252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 138255 $PACKER_VCC_NET
.sym 138257 $nextpnr_ICESTORM_LC_43$I3
.sym 138260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 138263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 138264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 138265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 138270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 138271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 138272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 138275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 138276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[1]
.sym 138277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 138278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 138279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 138280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 138281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 138282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138283 fft_block.reg_stage.w_c_reg[25]
.sym 138284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 138285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I3[3]
.sym 138287 $PACKER_VCC_NET
.sym 138289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 138291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 138292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 138293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138295 $PACKER_VCC_NET
.sym 138296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 138297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 138304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 138305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 138307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 138308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 138309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 138311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 138312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 138313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 138315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 138316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 138317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 138318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 138319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 138320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 138321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 138322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 138323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 138324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 138325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 138326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 138327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 138328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 138329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 138330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 138331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 138332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 138334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 138335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 138336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 138337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 138338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 138339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 138340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 138344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 138345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 138346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 138347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 138348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 138349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 138352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 138353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138357 fft_block.reg_stage.w_c_reg[25]
.sym 138362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 138363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 138364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 138365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 138370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 138371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 138372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 138373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 138376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 138381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 138393 fft_block.reg_stage.c_map.stage_data[0]
.sym 138397 fft_block.reg_stage.w_c_in[7]
.sym 138405 fft_block.reg_stage.c_map.stage_data[0]
.sym 138411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 138412 fft_block.start_calc
.sym 138413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 138414 fft_block.start_calc
.sym 138415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 138416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 138417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 138418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 138428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 138429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 138432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 138433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 138437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 138439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138447 $PACKER_VCC_NET
.sym 138449 $nextpnr_ICESTORM_LC_47$I3
.sym 138451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 138452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 138453 $nextpnr_ICESTORM_LC_47$COUT
.sym 138455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 138456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 138457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 138459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 138460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 138461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 138463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 138464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 138465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 138466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 138467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 138468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 138469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 138470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 138471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 138472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 138473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 138475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 138477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 138478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 138479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 138480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 138481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 138482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 138483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 138484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 138486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 138487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 138488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 138489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 138490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 138491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 138492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 138493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 138494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 138495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 138496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 138497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 138498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 138499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 138500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 138501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 138506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 138507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 138508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 138509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 138512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 138513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 138515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[3]
.sym 138517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 138518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[0]
.sym 138519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[0]
.sym 138520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.t[1]
.sym 138521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 138522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 138523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 138524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[0]
.sym 138525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.sel[1]
.sym 138546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[3]
.sym 138558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[1]
.sym 138567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138594 fft_block.reg_stage.w_input_regs[71]
.sym 138597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138600 fft_block.reg_stage.w_input_regs[1]
.sym 138601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 138604 fft_block.reg_stage.w_input_regs[2]
.sym 138605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 138607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 138608 fft_block.reg_stage.w_input_regs[2]
.sym 138609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 138616 fft_block.reg_stage.w_input_regs[64]
.sym 138617 fft_block.reg_stage.w_input_regs[0]
.sym 138618 fft_block.reg_stage.w_input_regs[1]
.sym 138619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138620 fft_block.reg_stage.w_input_regs[0]
.sym 138621 fft_block.reg_stage.w_input_regs[64]
.sym 138625 fft_block.reg_stage.w_input_regs[66]
.sym 138629 fft_block.reg_stage.w_input_regs[64]
.sym 138630 fft_block.w_fft_in[2]
.sym 138642 fft_block.w_fft_in[0]
.sym 138647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138648 fft_block.reg_stage.w_input_regs[3]
.sym 138649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 138654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 138656 fft_block.reg_stage.w_input_regs[1]
.sym 138657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138661 fft_block.reg_stage.w_input_regs[3]
.sym 138662 fft_block.w_fft_in[12]
.sym 138666 fft_block.w_fft_in[11]
.sym 138670 fft_block.w_fft_in[9]
.sym 138674 fft_block.w_fft_in[10]
.sym 138678 fft_block.reg_stage.w_input_regs[9]
.sym 138679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 138680 fft_block.reg_stage.w_input_regs[8]
.sym 138681 fft_block.reg_stage.w_input_regs[72]
.sym 138682 fft_block.w_fft_in[14]
.sym 138690 fft_block.w_fft_in[8]
.sym 138697 fft_block.reg_stage.w_input_regs[73]
.sym 138701 fft_block.reg_stage.w_input_regs[72]
.sym 138705 fft_block.reg_stage.w_input_regs[74]
.sym 138713 fft_block.reg_stage.w_input_regs[75]
.sym 138717 fft_block.reg_stage.w_input_regs[76]
.sym 138721 fft_block.reg_stage.w_input_regs[78]
.sym 138722 fft_block.w_fft_in[8]
.sym 138730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[1]
.sym 138734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[3]
.sym 138738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[5]
.sym 138754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[2]
.sym 138761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[2]
.sym 138765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[1]
.sym 138766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[11]
.sym 138773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[5]
.sym 138774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[9]
.sym 138778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[10]
.sym 138785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[3]
.sym 138786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multplier.p[8]
.sym 138791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 138796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 138825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 138828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 138829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 138832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 138833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 138836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 138837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 138840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 138841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 138844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 138845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 138848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 138849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 138850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 138851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 138852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[15]
.sym 138853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 138854 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 138855 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 138856 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 138857 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 138860 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 138861 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 138863 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 138864 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 138865 insert_data
.sym 138866 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 138867 fft_block.start_calc_SB_DFFE_Q_E[1]
.sym 138868 fft_block.start_calc_SB_DFFE_Q_E[2]
.sym 138869 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 138870 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 138871 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 138872 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 138873 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 138874 fft_block.stage_SB_DFFESR_Q_R
.sym 138878 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
.sym 138879 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 138880 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 138881 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 138884 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 138885 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 138897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 138898 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 139271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1_SB_LUT4_O_1_I3[3]
.sym 139292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[0]
.sym 139295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[1]
.sym 139296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 139297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 139303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 139304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 139305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139307 $PACKER_VCC_NET
.sym 139308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 139313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 139316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 139317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 139319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 139320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 139321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 139322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 139323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 139324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 139325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 139326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 139328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 139329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 139331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 139332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 139336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 139337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 139339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 139340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 139341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 139342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 139343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 139344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 139345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 139346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 139347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 139348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 139349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 139350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 139351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 139352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 139353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 139354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 139355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 139356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 139359 fft_block.reg_stage.w_cps_reg[27]
.sym 139360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I2[1]
.sym 139361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 139362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 139363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 139364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[0]
.sym 139365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 139367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139371 fft_block.reg_stage.w_cms_reg[27]
.sym 139372 fft_block.reg_stage.w_cms_reg[28]
.sym 139373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 139375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 139376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 139377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 139379 fft_block.reg_stage.w_cms_reg[28]
.sym 139380 fft_block.reg_stage.w_cms_reg[27]
.sym 139381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139383 fft_block.reg_stage.w_cms_reg[27]
.sym 139384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139395 fft_block.reg_stage.w_cms_reg[27]
.sym 139396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 139398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 139400 fft_block.reg_stage.w_input_regs[52]
.sym 139401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 139402 fft_block.reg_stage.w_cms_in[0]
.sym 139414 fft_block.reg_stage.w_cms_in[1]
.sym 139418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[3]
.sym 139420 fft_block.reg_stage.w_input_regs[52]
.sym 139421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 139426 fft_block.reg_stage.w_c_in[1]
.sym 139431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139432 fft_block.reg_stage.w_input_regs[55]
.sym 139433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 139435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 139436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139440 fft_block.reg_stage.w_input_regs[55]
.sym 139441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 139445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_DFFE_Q_E
.sym 139455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 139463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 139465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 139476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 139477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 139479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 139488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 139489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 139491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 139495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139496 fft_block.reg_stage.w_input_regs[50]
.sym 139497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 139500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 139501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 139503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139504 fft_block.reg_stage.w_input_regs[51]
.sym 139505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 139508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139509 fft_block.reg_stage.w_input_regs[51]
.sym 139510 fft_block.reg_stage.w_c_in[0]
.sym 139515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139516 fft_block.reg_stage.w_input_regs[50]
.sym 139517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 139518 fft_block.reg_stage.w_c_in[3]
.sym 139523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 139524 fft_block.reg_stage.w_input_regs[52]
.sym 139525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 139527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139554 fft_block.reg_stage.w_input_regs[119]
.sym 139557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139573 fft_block.reg_stage.w_input_regs[118]
.sym 139577 fft_block.reg_stage.w_input_regs[117]
.sym 139585 fft_block.reg_stage.w_input_regs[115]
.sym 139590 fft_block.w_fft_in[6]
.sym 139598 fft_block.w_fft_in[3]
.sym 139602 fft_block.w_fft_in[5]
.sym 139633 fft_block.reg_stage.w_input_regs[68]
.sym 139641 fft_block.reg_stage.w_input_regs[69]
.sym 139643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 139644 fft_block.reg_stage.w_input_regs[65]
.sym 139645 fft_block.reg_stage.w_input_regs[1]
.sym 139649 fft_block.reg_stage.w_input_regs[65]
.sym 139653 fft_block.reg_stage.w_input_regs[67]
.sym 139654 fft_block.w_fft_in[0]
.sym 139658 fft_block.w_fft_in[1]
.sym 139662 fft_block.w_fft_in[3]
.sym 139679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 139680 fft_block.reg_stage.w_input_regs[65]
.sym 139681 fft_block.reg_stage.w_input_regs[1]
.sym 139682 fft_block.w_fft_in[2]
.sym 139690 fft_block.reg_stage.w_input_regs[72]
.sym 139691 fft_block.reg_stage.w_input_regs[8]
.sym 139692 fft_block.reg_stage.w_input_regs[73]
.sym 139693 fft_block.reg_stage.w_input_regs[9]
.sym 139694 fft_block.reg_stage.w_input_regs[73]
.sym 139695 fft_block.reg_stage.w_input_regs[9]
.sym 139696 fft_block.reg_stage.w_input_regs[72]
.sym 139697 fft_block.reg_stage.w_input_regs[8]
.sym 139699 fft_block.reg_stage.w_index_out[0]
.sym 139700 fft_block.reg_stage.w_index_out[1]
.sym 139701 fft_block.reg_stage.w_index_out[2]
.sym 139707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139708 fft_block.reg_stage.w_input_regs[66]
.sym 139709 fft_block.reg_stage.w_input_regs[2]
.sym 139711 fft_block.reg_stage.w_index_out[0]
.sym 139712 fft_block.reg_stage.w_index_out[1]
.sym 139713 fft_block.reg_stage.w_index_out[2]
.sym 139717 fft_block.reg_stage.w_input_regs[70]
.sym 139718 fft_block.w_fft_in[11]
.sym 139725 fft_block.reg_stage.w_input_regs[77]
.sym 139726 fft_block.w_fft_in[12]
.sym 139734 fft_block.w_fft_in[14]
.sym 139738 fft_block.w_fft_in[9]
.sym 139746 fft_block.w_fft_in[10]
.sym 139755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139756 fft_block.reg_stage.w_input_regs[75]
.sym 139757 fft_block.reg_stage.w_input_regs[11]
.sym 139759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139760 fft_block.reg_stage.w_input_regs[76]
.sym 139761 fft_block.reg_stage.w_input_regs[12]
.sym 139763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139764 fft_block.reg_stage.w_input_regs[76]
.sym 139765 fft_block.reg_stage.w_input_regs[12]
.sym 139767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139768 fft_block.reg_stage.w_input_regs[74]
.sym 139769 fft_block.reg_stage.w_input_regs[10]
.sym 139771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139772 fft_block.reg_stage.w_input_regs[75]
.sym 139773 fft_block.reg_stage.w_input_regs[11]
.sym 139775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139776 fft_block.reg_stage.w_input_regs[74]
.sym 139777 fft_block.reg_stage.w_input_regs[10]
.sym 139779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139780 fft_block.reg_stage.w_input_regs[66]
.sym 139781 fft_block.reg_stage.w_input_regs[2]
.sym 139793 fft_block.stage[0]
.sym 139802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 139803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 139804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 139805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 139809 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_I3[1]
.sym 139812 fft_block.stage[0]
.sym 139813 fft_block.stage[1]
.sym 139814 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 139818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 139819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 139820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 139821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 139823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 139825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 139829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 139830 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 139837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 139838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 139839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 139840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[7]
.sym 139841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 139843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 139845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 139846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 139853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 139857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 139861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[8]
.sym 139862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 139867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 139869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 139870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 139874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 139880 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 139881 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 139882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 139886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 139893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 139894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 139901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 139905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 139906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 139925 fft_block.sel_in_SB_DFFE_Q_E
.sym 139926 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 139933 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 140294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 140299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 140301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 140303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 140305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 140307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 140309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 140311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 140313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 140315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 140317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 140318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 140319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 140320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 140321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 140323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 140325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 140326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 140327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 140328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 140329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 140332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 140333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 140334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 140335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 140336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 140340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 140341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 140343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 140344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 140345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 140347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 140348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0_SB_LUT4_O_I2[2]
.sym 140349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I0[1]
.sym 140354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 140355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 140356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 140357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 140359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 140360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 140361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140362 fft_block.reg_stage.w_cms_reg[27]
.sym 140363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 140367 fft_block.reg_stage.w_cms_reg[28]
.sym 140368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 140370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 140371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 140372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 140375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 140376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 140378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 140379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 140380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_I1[1]
.sym 140386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 140387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 140388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 140397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 140399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 140407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 140411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 140418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 140421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 140423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 140426 fft_block.reg_stage.w_c_in[0]
.sym 140431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 140435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 140438 fft_block.reg_stage.w_c_in[7]
.sym 140442 fft_block.reg_stage.w_c_in[3]
.sym 140447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 140451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 140455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 140460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 140464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 140491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 140492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 140493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 140498 fft_block.start_calc
.sym 140499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 140500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 140501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 140505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 140507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140508 fft_block.reg_stage.w_input_regs[54]
.sym 140509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 140511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[1]
.sym 140512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state[0]
.sym 140513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 140515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140516 fft_block.reg_stage.w_input_regs[54]
.sym 140517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 140518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 140519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 140520 fft_block.reg_stage.w_input_regs[49]
.sym 140521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 140527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140528 fft_block.reg_stage.w_input_regs[53]
.sym 140529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 140531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140532 fft_block.reg_stage.w_input_regs[53]
.sym 140533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 140534 fft_block.reg_stage.w_input_regs[49]
.sym 140535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 140536 fft_block.reg_stage.w_input_regs[112]
.sym 140537 fft_block.reg_stage.w_input_regs[48]
.sym 140540 fft_block.reg_stage.w_input_regs[112]
.sym 140541 fft_block.reg_stage.w_input_regs[48]
.sym 140542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 140543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 140544 fft_block.reg_stage.w_input_regs[49]
.sym 140545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 140550 fft_block.w_fft_in[8]
.sym 140554 fft_block.w_fft_in[1]
.sym 140561 fft_block.reg_stage.w_input_regs[113]
.sym 140562 fft_block.w_fft_in[2]
.sym 140566 fft_block.w_fft_in[0]
.sym 140573 fft_block.reg_stage.w_input_regs[114]
.sym 140574 fft_block.w_fft_in[9]
.sym 140581 fft_block.reg_stage.w_input_regs[112]
.sym 140585 fft_block.reg_stage.w_input_regs[116]
.sym 140586 fft_block.w_fft_in[11]
.sym 140598 fft_block.w_fft_in[12]
.sym 140602 fft_block.w_fft_in[10]
.sym 140607 fft_block.reg_stage.w_index_out[2]
.sym 140608 fft_block.reg_stage.w_index_out[1]
.sym 140609 fft_block.reg_stage.w_index_out[0]
.sym 140611 fft_block.reg_stage.w_index_out[0]
.sym 140612 fft_block.reg_stage.w_index_out[1]
.sym 140613 fft_block.reg_stage.w_index_out[2]
.sym 140614 fft_block.w_fft_in[7]
.sym 140618 fft_block.w_fft_in[5]
.sym 140622 fft_block.w_fft_in[14]
.sym 140626 fft_block.w_fft_in[15]
.sym 140630 fft_block.w_fft_in[4]
.sym 140634 fft_block.w_fft_in[6]
.sym 140638 fft_block.w_fft_in[3]
.sym 140642 fft_block.w_fft_in[13]
.sym 140651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140652 fft_block.reg_stage.w_input_regs[117]
.sym 140653 fft_block.reg_stage.w_input_regs[53]
.sym 140659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140660 fft_block.reg_stage.w_input_regs[117]
.sym 140661 fft_block.reg_stage.w_input_regs[53]
.sym 140675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140676 fft_block.reg_stage.w_input_regs[116]
.sym 140677 fft_block.reg_stage.w_input_regs[52]
.sym 140682 fft_block.w_fft_in[3]
.sym 140686 fft_block.w_fft_in[5]
.sym 140702 fft_block.w_fft_in[1]
.sym 140706 fft_block.w_fft_in[4]
.sym 140711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140712 fft_block.reg_stage.w_input_regs[67]
.sym 140713 fft_block.reg_stage.w_input_regs[3]
.sym 140714 fft_block.w_fft_in[4]
.sym 140718 fft_block.w_fft_in[13]
.sym 140722 fft_block.w_fft_in[5]
.sym 140729 fft_block.w_fft_in[1]
.sym 140730 fft_block.w_fft_in[15]
.sym 140734 fft_block.w_fft_in[7]
.sym 140738 fft_block.w_fft_in[6]
.sym 140742 fft_block.w_fft_in[6]
.sym 140749 fft_block.reg_stage.w_input_regs[78]
.sym 140750 fft_block.w_fft_in[15]
.sym 140754 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[0]
.sym 140755 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[1]
.sym 140756 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 140757 fft_block.stage[1]
.sym 140762 fft_block.w_fft_in[7]
.sym 140766 fft_block.w_fft_in[13]
.sym 140771 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 140772 fft_block.stage[1]
.sym 140773 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 140775 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 140780 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 140783 $PACKER_VCC_NET
.sym 140785 $nextpnr_ICESTORM_LC_39$I3
.sym 140786 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 140787 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I2[1]
.sym 140788 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 140789 $nextpnr_ICESTORM_LC_39$COUT
.sym 140791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140792 fft_block.reg_stage.w_input_regs[77]
.sym 140793 fft_block.reg_stage.w_input_regs[13]
.sym 140796 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 140797 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 140799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140800 fft_block.reg_stage.w_input_regs[77]
.sym 140801 fft_block.reg_stage.w_input_regs[13]
.sym 140802 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 140803 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I2[1]
.sym 140804 fft_block.stage[1]
.sym 140805 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 140806 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 140807 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 140808 fft_block.stage[1]
.sym 140809 fft_block.stage[0]
.sym 140811 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 140812 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 140813 fft_block.stage[0]
.sym 140815 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 140816 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[2]
.sym 140817 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 140819 $PACKER_VCC_NET
.sym 140820 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 140821 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 140822 fft_block.stage[1]
.sym 140823 fft_block.stage[0]
.sym 140824 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 140825 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140827 $PACKER_VCC_NET
.sym 140828 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_I3[1]
.sym 140829 fft_block.stage[0]
.sym 140836 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 140837 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 140839 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 140843 $PACKER_VCC_NET
.sym 140844 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 140849 $nextpnr_ICESTORM_LC_71$I3
.sym 140851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 140853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 140855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 140857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 140858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[7]
.sym 140859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 140860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[8]
.sym 140861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 140863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 140865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 140871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 140873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 140875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 140877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 140885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 140887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 140889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 140891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 140893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 140895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 140897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 140899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 140901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 140903 insert_data
.sym 140908 insert_data
.sym 140911 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 140912 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 140913 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 140915 fft_block.counter_N[0]
.sym 140916 addr_count[0]
.sym 140917 insert_data
.sym 140918 fft_block.counter_N[1]
.sym 140919 fft_block.counter_N[0]
.sym 140921 insert_data
.sym 140923 insert_data
.sym 140924 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[1]
.sym 140925 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_I3_O[2]
.sym 140927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[15]
.sym 140929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[15]
.sym 140935 addr_count_SB_DFFESR_Q_R[2]
.sym 140936 insert_data
.sym 140937 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 141322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 141350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 141351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 141352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 141353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 141356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 141367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 141368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[1]
.sym 141369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 141372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[0]
.sym 141373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 141375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 141377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 141379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[2]
.sym 141381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 141383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 141384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 141385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 141388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 141389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 141393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 141396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 141397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 141399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 141400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 141401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 141414 fft_block.reg_stage.w_c_reg[24]
.sym 141415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 141416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141422 fft_block.reg_stage.w_c_reg[25]
.sym 141423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 141431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 141432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 141434 fft_block.reg_stage.w_c_reg[25]
.sym 141435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 141443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 141444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 141445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 141446 fft_block.reg_stage.w_c_reg[27]
.sym 141447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141450 fft_block.reg_stage.w_c_reg[27]
.sym 141451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 141458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 141459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 141460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 141461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 141462 fft_block.reg_stage.w_c_reg[25]
.sym 141463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 141470 fft_block.reg_stage.w_c_reg[27]
.sym 141471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141474 fft_block.reg_stage.w_c_reg[31]
.sym 141475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 141476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[0]
.sym 141477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.sel[1]
.sym 141479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141480 fft_block.reg_stage.w_input_regs[60]
.sym 141481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 141483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141484 fft_block.reg_stage.w_input_regs[61]
.sym 141485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 141491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141492 fft_block.reg_stage.w_input_regs[59]
.sym 141493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 141497 fft_block.reg_stage.w_cps_in[8]
.sym 141499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141500 fft_block.reg_stage.w_input_regs[59]
.sym 141501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 141503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141504 fft_block.reg_stage.w_input_regs[60]
.sym 141505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 141507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141508 fft_block.reg_stage.w_input_regs[61]
.sym 141509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 141510 fft_block.reg_stage.w_input_regs[120]
.sym 141511 fft_block.reg_stage.w_input_regs[56]
.sym 141512 fft_block.reg_stage.w_input_regs[57]
.sym 141513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 141515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141516 fft_block.reg_stage.w_input_regs[63]
.sym 141517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 141523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141524 fft_block.reg_stage.w_input_regs[63]
.sym 141525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 141527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141528 fft_block.reg_stage.w_input_regs[62]
.sym 141529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 141531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141532 fft_block.reg_stage.w_input_regs[62]
.sym 141533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 141539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 141540 fft_block.reg_stage.w_input_regs[58]
.sym 141541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 141547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 141548 fft_block.reg_stage.w_input_regs[113]
.sym 141549 fft_block.reg_stage.w_input_regs[49]
.sym 141555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 141556 fft_block.reg_stage.w_input_regs[113]
.sym 141557 fft_block.reg_stage.w_input_regs[49]
.sym 141563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141564 fft_block.reg_stage.w_input_regs[114]
.sym 141565 fft_block.reg_stage.w_input_regs[50]
.sym 141574 fft_block.w_fft_in[10]
.sym 141578 fft_block.w_fft_in[2]
.sym 141585 fft_block.reg_stage.w_input_regs[124]
.sym 141587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141588 fft_block.reg_stage.w_input_regs[114]
.sym 141589 fft_block.reg_stage.w_input_regs[50]
.sym 141590 fft_block.w_fft_in[8]
.sym 141594 fft_block.w_fft_in[11]
.sym 141598 fft_block.w_fft_in[0]
.sym 141602 fft_block.w_fft_in[1]
.sym 141606 fft_block.w_fft_in[14]
.sym 141614 fft_block.w_fft_in[4]
.sym 141622 fft_block.w_fft_in[13]
.sym 141626 fft_block.w_fft_in[7]
.sym 141630 fft_block.w_fft_in[12]
.sym 141634 fft_block.w_fft_in[15]
.sym 141643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141644 fft_block.reg_stage.w_input_regs[124]
.sym 141645 fft_block.reg_stage.w_input_regs[60]
.sym 141651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141652 fft_block.reg_stage.w_input_regs[125]
.sym 141653 fft_block.reg_stage.w_input_regs[61]
.sym 141655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141656 fft_block.reg_stage.w_input_regs[124]
.sym 141657 fft_block.reg_stage.w_input_regs[60]
.sym 141659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141660 fft_block.reg_stage.w_input_regs[125]
.sym 141661 fft_block.reg_stage.w_input_regs[61]
.sym 141671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141672 fft_block.reg_stage.w_input_regs[115]
.sym 141673 fft_block.reg_stage.w_input_regs[51]
.sym 141675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141676 fft_block.reg_stage.w_input_regs[115]
.sym 141677 fft_block.reg_stage.w_input_regs[51]
.sym 141687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141688 fft_block.reg_stage.w_input_regs[118]
.sym 141689 fft_block.reg_stage.w_input_regs[54]
.sym 141691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141692 fft_block.reg_stage.w_input_regs[118]
.sym 141693 fft_block.reg_stage.w_input_regs[54]
.sym 141699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141700 fft_block.reg_stage.w_input_regs[116]
.sym 141701 fft_block.reg_stage.w_input_regs[52]
.sym 141735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141736 fft_block.reg_stage.w_input_regs[67]
.sym 141737 fft_block.reg_stage.w_input_regs[3]
.sym 141739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141740 fft_block.reg_stage.w_input_regs[68]
.sym 141741 fft_block.reg_stage.w_input_regs[4]
.sym 141743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141744 fft_block.reg_stage.w_input_regs[69]
.sym 141745 fft_block.reg_stage.w_input_regs[5]
.sym 141747 addr_count[1]
.sym 141748 addr_count[2]
.sym 141749 addr_count[0]
.sym 141751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141752 fft_block.reg_stage.w_input_regs[69]
.sym 141753 fft_block.reg_stage.w_input_regs[5]
.sym 141755 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[0]
.sym 141756 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1[1]
.sym 141757 fft_block.sel_in
.sym 141758 fft_block.sel_in
.sym 141759 addr_count[1]
.sym 141760 addr_count[2]
.sym 141761 addr_count[0]
.sym 141763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141764 fft_block.reg_stage.w_input_regs[68]
.sym 141765 fft_block.reg_stage.w_input_regs[4]
.sym 141767 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[0]
.sym 141768 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1[1]
.sym 141769 fft_block.sel_in
.sym 141771 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[0]
.sym 141772 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1[1]
.sym 141773 fft_block.sel_in
.sym 141774 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 141775 addr_count[0]
.sym 141776 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[2]
.sym 141777 fft_block.sel_in
.sym 141779 addr_count[2]
.sym 141780 addr_count[0]
.sym 141781 addr_count[1]
.sym 141787 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[0]
.sym 141788 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1[1]
.sym 141789 fft_block.sel_in
.sym 141791 addr_count[2]
.sym 141792 addr_count[0]
.sym 141793 addr_count[1]
.sym 141795 addr_count[1]
.sym 141796 addr_count[0]
.sym 141797 addr_count[2]
.sym 141803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141804 fft_block.reg_stage.w_input_regs[78]
.sym 141805 fft_block.reg_stage.w_input_regs[14]
.sym 141823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141824 fft_block.reg_stage.w_input_regs[78]
.sym 141825 fft_block.reg_stage.w_input_regs[14]
.sym 141835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141836 fft_block.reg_stage.w_input_regs[70]
.sym 141837 fft_block.reg_stage.w_input_regs[6]
.sym 141843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141844 fft_block.reg_stage.w_input_regs[70]
.sym 141845 fft_block.reg_stage.w_input_regs[6]
.sym 141847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141848 fft_block.reg_stage.w_input_regs[79]
.sym 141849 fft_block.reg_stage.w_input_regs[15]
.sym 141851 fft_block.counter_N[2]
.sym 141852 addr_count[2]
.sym 141853 insert_data
.sym 141859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141860 fft_block.reg_stage.w_input_regs[79]
.sym 141861 fft_block.reg_stage.w_input_regs[15]
.sym 141863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141864 fft_block.reg_stage.w_input_regs[71]
.sym 141865 fft_block.reg_stage.w_input_regs[7]
.sym 141875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141876 fft_block.reg_stage.w_input_regs[71]
.sym 141877 fft_block.reg_stage.w_input_regs[7]
.sym 141892 addr_count[2]
.sym 141893 addr_count[1]
.sym 141898 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]
.sym 141899 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]
.sym 141900 fft_block.counter_N[1]
.sym 141901 fft_block.counter_N[0]
.sym 141904 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0[0]
.sym 141905 addr_count[0]
.sym 141909 addr_count[0]
.sym 141920 addr_count[1]
.sym 141921 addr_count[0]
.sym 141923 w_fft_out[15]
.sym 141924 w_fft_out[79]
.sym 141925 fft_block.counter_N[2]
.sym 141927 fft_block.counter_N[0]
.sym 141932 fft_block.counter_N[1]
.sym 141936 fft_block.counter_N[2]
.sym 141937 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 141939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 141941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 141944 fft_block.counter_N[1]
.sym 141945 fft_block.counter_N[0]
.sym 141947 fft_block.counter_N[2]
.sym 141948 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 141949 addr_count_SB_DFFESR_Q_R[2]
.sym 141951 addr_count[1]
.sym 141952 addr_count[2]
.sym 141953 insert_data
.sym 141957 fft_block.counter_N[0]
.sym 141959 addr_count[0]
.sym 141964 addr_count[1]
.sym 141968 addr_count[2]
.sym 141969 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 142355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 142357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 142361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 142363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 142365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 142367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[10]
.sym 142369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 142371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[11]
.sym 142373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 142379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 142381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 142385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_O
.sym 142387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 142389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 142391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 142393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 142395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[3]
.sym 142397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 142399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[5]
.sym 142401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 142403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[4]
.sym 142405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 142407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 142408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 142409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[2]
.sym 142410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 142411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[1]
.sym 142412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult
.sym 142413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 142414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[5]
.sym 142418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[10]
.sym 142428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[0]
.sym 142429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 142434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[11]
.sym 142439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 142444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 142445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 142448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 142449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 142452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 142453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 142456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 142457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 142458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[0]
.sym 142459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 142460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 142461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 142463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 142464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[2]
.sym 142465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[3]
.sym 142469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 142486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0[3]
.sym 142492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 142493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 142494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 142495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0[1]
.sym 142496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[1]
.sym 142497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_1_I3[0]
.sym 142498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 142499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 142500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 142501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.start_mult_SB_LUT4_I2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 142503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 142516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 142520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 142521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 142524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 142525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 142528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 142529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 142530 fft_block.reg_stage.w_input_regs[127]
.sym 142533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 142537 fft_block.reg_stage.w_input_regs[120]
.sym 142538 fft_block.reg_stage.w_input_regs[57]
.sym 142539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 142540 fft_block.reg_stage.w_input_regs[56]
.sym 142541 fft_block.reg_stage.w_input_regs[120]
.sym 142545 fft_block.reg_stage.w_input_regs[125]
.sym 142549 fft_block.reg_stage.w_input_regs[121]
.sym 142553 fft_block.reg_stage.w_input_regs[123]
.sym 142555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 142556 fft_block.reg_stage.w_input_regs[58]
.sym 142557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 142558 fft_block.w_fft_in[9]
.sym 142565 fft_block.reg_stage.w_input_regs[122]
.sym 142581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[5]
.sym 142582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[5]
.sym 142586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 142599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142600 fft_block.reg_stage.w_input_regs[123]
.sym 142601 fft_block.reg_stage.w_input_regs[59]
.sym 142607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142608 fft_block.reg_stage.w_input_regs[123]
.sym 142609 fft_block.reg_stage.w_input_regs[59]
.sym 142610 fft_block.reg_stage.w_input_regs[120]
.sym 142611 fft_block.reg_stage.w_input_regs[56]
.sym 142612 fft_block.reg_stage.w_input_regs[121]
.sym 142613 fft_block.reg_stage.w_input_regs[57]
.sym 142615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142616 fft_block.reg_stage.w_input_regs[122]
.sym 142617 fft_block.reg_stage.w_input_regs[58]
.sym 142619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142620 fft_block.reg_stage.w_input_regs[122]
.sym 142621 fft_block.reg_stage.w_input_regs[58]
.sym 142622 fft_block.reg_stage.w_input_regs[121]
.sym 142623 fft_block.reg_stage.w_input_regs[57]
.sym 142624 fft_block.reg_stage.w_input_regs[120]
.sym 142625 fft_block.reg_stage.w_input_regs[56]
.sym 142630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 142641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 142646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 142653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 142657 fft_block.reg_stage.w_input_regs[126]
.sym 142661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 142665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 142673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 142685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 142686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 142691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142692 fft_block.reg_stage.w_input_regs[126]
.sym 142693 fft_block.reg_stage.w_input_regs[62]
.sym 142702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 142706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 142710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 142711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 142712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 142713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 142714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 142718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 142722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 142726 w_fft_out[0]
.sym 142727 w_fft_out[16]
.sym 142728 fft_block.counter_N[2]
.sym 142729 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 142730 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[0]
.sym 142731 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0[1]
.sym 142732 fft_block.counter_N[1]
.sym 142733 fft_block.sel_in
.sym 142735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 142737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 142739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 142741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 142743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142744 fft_block.reg_stage.w_input_regs[127]
.sym 142745 fft_block.reg_stage.w_input_regs[63]
.sym 142747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142748 fft_block.reg_stage.w_input_regs[127]
.sym 142749 fft_block.reg_stage.w_input_regs[63]
.sym 142750 w_fft_out[32]
.sym 142751 w_fft_out[48]
.sym 142752 fft_block.counter_N[2]
.sym 142753 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 142756 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 142757 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I2[1]
.sym 142759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 142761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 142763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[12]
.sym 142765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 142767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 142769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 142770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[7]
.sym 142771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 142772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 142773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 142775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[10]
.sym 142777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 142778 w_fft_out[96]
.sym 142779 w_fft_out[112]
.sym 142780 fft_block.counter_N[2]
.sym 142781 fft_block.counter_N[0]
.sym 142783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[11]
.sym 142785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 142787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 142789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 142791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 142793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 142796 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 142797 w_fft_out[49]
.sym 142799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[13]
.sym 142801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 142802 w_fft_out[49]
.sym 142803 w_fft_out[113]
.sym 142804 fft_block.counter_N[0]
.sym 142805 fft_block.counter_N[2]
.sym 142808 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 142809 w_fft_out[48]
.sym 142811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[15]
.sym 142813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 142815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 142817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 142819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[14]
.sym 142821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 142823 w_fft_out[9]
.sym 142824 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 142825 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 142826 w_fft_out[81]
.sym 142827 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 142828 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 142829 w_fft_out[113]
.sym 142830 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 142831 w_fft_out[17]
.sym 142832 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 142833 w_fft_out[65]
.sym 142835 w_fft_out[57]
.sym 142836 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 142837 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 142839 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1[0]
.sym 142840 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1[1]
.sym 142841 fft_block.counter_N[1]
.sym 142842 w_fft_out[1]
.sym 142843 w_fft_out[17]
.sym 142844 fft_block.counter_N[2]
.sym 142845 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 142846 w_fft_out[80]
.sym 142847 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 142848 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 142849 w_fft_out[112]
.sym 142850 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 142851 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 142852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[2]
.sym 142853 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 142854 w_fft_out[64]
.sym 142855 w_fft_out[80]
.sym 142856 fft_block.counter_N[2]
.sym 142857 fft_block.counter_N[0]
.sym 142858 w_fft_out[57]
.sym 142859 w_fft_out[121]
.sym 142860 fft_block.counter_N[2]
.sym 142861 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 142862 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[0]
.sym 142863 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_2_I0[1]
.sym 142864 fft_block.counter_N[1]
.sym 142865 fft_block.counter_N[0]
.sym 142866 w_fft_out[41]
.sym 142867 w_fft_out[105]
.sym 142868 fft_block.counter_N[2]
.sym 142869 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 142870 w_fft_out[65]
.sym 142871 w_fft_out[81]
.sym 142872 fft_block.counter_N[2]
.sym 142873 fft_block.counter_N[0]
.sym 142874 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 142875 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 142876 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 142877 fft_block.sel_in
.sym 142879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142880 fft_block.reg_stage.w_input_regs[119]
.sym 142881 fft_block.reg_stage.w_input_regs[55]
.sym 142883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142884 fft_block.reg_stage.w_input_regs[119]
.sym 142885 fft_block.reg_stage.w_input_regs[55]
.sym 142886 w_fft_out[63]
.sym 142887 w_fft_out[127]
.sym 142888 fft_block.counter_N[2]
.sym 142889 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 142891 w_fft_out[9]
.sym 142892 w_fft_out[73]
.sym 142893 fft_block.counter_N[2]
.sym 142896 fft_block.counter_N[0]
.sym 142897 fft_block.counter_N[1]
.sym 142898 w_fft_out[55]
.sym 142899 w_fft_out[119]
.sym 142900 fft_block.counter_N[2]
.sym 142901 fft_block.start_calc_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 142902 w_fft_out[47]
.sym 142903 w_fft_out[111]
.sym 142904 fft_block.counter_N[2]
.sym 142905 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 142906 fft_block.counter_N[1]
.sym 142907 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[1]
.sym 142908 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[2]
.sym 142909 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1[3]
.sym 142910 w_fft_out[39]
.sym 142911 w_fft_out[103]
.sym 142912 fft_block.counter_N[2]
.sym 142913 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I3[3]
.sym 142914 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 142915 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 142916 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[2]
.sym 142917 fft_block.sel_in
.sym 142918 w_fft_out[7]
.sym 142919 w_fft_out[23]
.sym 142920 fft_block.counter_N[2]
.sym 142921 fft_block.mux_data_in.data_out_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 142923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 142925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 142926 w_fft_out[63]
.sym 142927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 142928 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 142929 w_fft_out[103]
.sym 142930 w_fft_out[55]
.sym 142931 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 142932 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 142933 w_fft_out[71]
.sym 142935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[9]
.sym 142937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[9]
.sym 142940 fft_block.counter_N[1]
.sym 142941 fft_block.counter_N[0]
.sym 142943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 142945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 142947 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1[0]
.sym 142948 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1[1]
.sym 142949 fft_block.counter_N[1]
.sym 142951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 142953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 142955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 142957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 142959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 142961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 142963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[10]
.sym 142965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[10]
.sym 142967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[11]
.sym 142969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[11]
.sym 142971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[14]
.sym 142973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[14]
.sym 142975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[13]
.sym 142977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[13]
.sym 142979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.reg_z[12]
.sym 142981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult[12]
.sym 143367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 143369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 143375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[12]
.sym 143377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 143379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 143381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 143383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 143385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 143387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 143389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 143391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[8]
.sym 143393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 143395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[9]
.sym 143397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 143399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[7]
.sym 143401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 143403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 143405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 143407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 143409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 143411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[6]
.sym 143413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 143414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 143415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 143416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 143417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 143423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 143424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[14]
.sym 143425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 143427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[13]
.sym 143429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 143434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[15]
.sym 143438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[13]
.sym 143442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[2]
.sym 143446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[6]
.sym 143450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[0]
.sym 143460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[15]
.sym 143461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.t[15]
.sym 143466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[14]
.sym 143470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[4]
.sym 143474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[1]
.sym 143486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[3]
.sym 143494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[8]
.sym 143498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[9]
.sym 143502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[12]
.sym 143518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multplier.p[7]
.sym 143549 fft_block.reg_stage.w_cps_in[7]
.sym 143562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[0]
.sym 143566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[2]
.sym 143570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[4]
.sym 143574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[3]
.sym 143590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[6]
.sym 143597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[1]
.sym 143601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[0]
.sym 143602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[1]
.sym 143609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[2]
.sym 143613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[4]
.sym 143617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[3]
.sym 143621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[6]
.sym 143623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 143628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 143657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 143660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 143661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 143664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 143665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 143668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 143669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 143672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 143673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 143676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 143677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 143680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 143681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 143682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 143683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[15]
.sym 143684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[15]
.sym 143685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 143687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143688 fft_block.reg_stage.w_input_regs[82]
.sym 143689 fft_block.reg_stage.w_input_regs[18]
.sym 143691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 143693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 143697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[9]
.sym 143698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 143699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 143700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 143701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 143703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143704 fft_block.reg_stage.w_input_regs[82]
.sym 143705 fft_block.reg_stage.w_input_regs[18]
.sym 143707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143708 fft_block.reg_stage.w_input_regs[126]
.sym 143709 fft_block.reg_stage.w_input_regs[62]
.sym 143713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.reg_z[8]
.sym 143719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143720 fft_block.reg_stage.w_input_regs[83]
.sym 143721 fft_block.reg_stage.w_input_regs[19]
.sym 143723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143724 fft_block.reg_stage.w_input_regs[90]
.sym 143725 fft_block.reg_stage.w_input_regs[26]
.sym 143727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 143729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 143735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143736 fft_block.reg_stage.w_input_regs[83]
.sym 143737 fft_block.reg_stage.w_input_regs[19]
.sym 143747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 143749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 143751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 143753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 143755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143756 fft_block.reg_stage.w_input_regs[84]
.sym 143757 fft_block.reg_stage.w_input_regs[20]
.sym 143759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143760 fft_block.reg_stage.w_input_regs[91]
.sym 143761 fft_block.reg_stage.w_input_regs[27]
.sym 143763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143764 fft_block.reg_stage.w_input_regs[99]
.sym 143765 fft_block.reg_stage.w_input_regs[35]
.sym 143768 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[0]
.sym 143769 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3[1]
.sym 143770 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0[0]
.sym 143771 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0[1]
.sym 143772 fft_block.counter_N[1]
.sym 143773 fft_block.sel_in
.sym 143774 w_fft_out[3]
.sym 143775 w_fft_out[19]
.sym 143776 fft_block.counter_N[2]
.sym 143777 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 143779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 143781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 143782 w_fft_out[50]
.sym 143783 w_fft_out[114]
.sym 143784 fft_block.counter_N[0]
.sym 143785 fft_block.counter_N[2]
.sym 143787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[12]
.sym 143789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 143791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[11]
.sym 143793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 143794 w_fft_out[34]
.sym 143795 w_fft_out[98]
.sym 143796 fft_block.counter_N[0]
.sym 143797 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 143799 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1[0]
.sym 143800 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1[1]
.sym 143801 fft_block.counter_N[1]
.sym 143803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[10]
.sym 143805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 143807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[9]
.sym 143809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 143810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[7]
.sym 143811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 143812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[8]
.sym 143813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 143814 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 143815 w_fft_out[8]
.sym 143816 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 143817 w_fft_out[0]
.sym 143818 w_fft_out[2]
.sym 143819 w_fft_out[18]
.sym 143820 fft_block.counter_N[2]
.sym 143821 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 143822 w_fft_out[2]
.sym 143823 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 143824 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 143825 w_fft_out[34]
.sym 143826 w_fft_out[40]
.sym 143827 w_fft_out[56]
.sym 143828 fft_block.counter_N[1]
.sym 143829 fft_block.counter_N[0]
.sym 143830 w_fft_out[8]
.sym 143831 w_fft_out[24]
.sym 143832 fft_block.counter_N[1]
.sym 143833 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 143834 w_fft_out[25]
.sym 143835 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 143836 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 143837 w_fft_out[33]
.sym 143838 w_fft_out[32]
.sym 143839 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 143840 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[2]
.sym 143841 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[3]
.sym 143842 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 143843 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 143844 fft_block.counter_N[2]
.sym 143845 fft_block.sel_in
.sym 143846 w_fft_out[33]
.sym 143847 w_fft_out[97]
.sym 143848 fft_block.counter_N[0]
.sym 143849 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 143852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 143853 w_fft_out[19]
.sym 143854 w_fft_out[66]
.sym 143855 w_fft_out[82]
.sym 143856 fft_block.counter_N[2]
.sym 143857 fft_block.counter_N[0]
.sym 143858 w_fft_out[56]
.sym 143859 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 143860 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 143861 w_fft_out[96]
.sym 143862 w_fft_out[40]
.sym 143863 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 143864 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 143865 w_fft_out[72]
.sym 143867 w_fft_out[41]
.sym 143868 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 143869 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_LUT4_O_I3[2]
.sym 143870 w_fft_out[97]
.sym 143871 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 143872 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[2]
.sym 143873 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2[3]
.sym 143874 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[0]
.sym 143875 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[1]
.sym 143876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[2]
.sym 143877 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0[3]
.sym 143878 w_fft_out[3]
.sym 143879 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 143880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[2]
.sym 143881 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[3]
.sym 143882 w_fft_out[72]
.sym 143883 w_fft_out[88]
.sym 143884 fft_block.counter_N[1]
.sym 143885 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I3[3]
.sym 143886 w_fft_out[105]
.sym 143887 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 143888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 143889 w_fft_out[121]
.sym 143890 w_fft_out[104]
.sym 143891 w_fft_out[120]
.sym 143892 fft_block.counter_N[1]
.sym 143893 fft_block.counter_N[0]
.sym 143894 w_fft_out[51]
.sym 143895 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 143896 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 143897 w_fft_out[75]
.sym 143899 w_fft_out[25]
.sym 143900 w_fft_out[89]
.sym 143901 fft_block.counter_N[2]
.sym 143902 w_fft_out[66]
.sym 143903 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 143904 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 143905 w_fft_out[74]
.sym 143906 w_fft_out[64]
.sym 143907 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 143908 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 143909 w_fft_out[88]
.sym 143910 w_fft_out[1]
.sym 143911 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 143912 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 143913 w_fft_out[89]
.sym 143914 w_fft_out[102]
.sym 143915 w_fft_out[118]
.sym 143916 fft_block.counter_N[2]
.sym 143917 fft_block.counter_N[0]
.sym 143920 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 143921 w_fft_out[18]
.sym 143922 w_fft_out[73]
.sym 143923 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 143924 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[2]
.sym 143925 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[3]
.sym 143926 w_fft_out[38]
.sym 143927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 143928 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 143929 w_fft_out[118]
.sym 143930 w_fft_out[39]
.sym 143931 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 143932 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 143933 w_fft_out[47]
.sym 143934 w_fft_out[11]
.sym 143935 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 143936 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 143937 w_fft_out[67]
.sym 143938 w_fft_out[38]
.sym 143939 w_fft_out[54]
.sym 143940 fft_block.counter_N[2]
.sym 143941 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 143942 w_fft_out[69]
.sym 143943 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 143944 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 143945 w_fft_out[77]
.sym 143946 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 143947 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 143948 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 143949 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 143950 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 143951 w_fft_out[111]
.sym 143952 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 143953 w_fft_out[79]
.sym 143954 w_fft_out[7]
.sym 143955 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 143956 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 143957 w_fft_out[127]
.sym 143958 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 143959 w_fft_out[31]
.sym 143960 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 143961 w_fft_out[15]
.sym 143962 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[0]
.sym 143963 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[1]
.sym 143964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[2]
.sym 143965 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0[3]
.sym 143966 w_fft_out[69]
.sym 143967 w_fft_out[85]
.sym 143968 fft_block.counter_N[2]
.sym 143969 fft_block.counter_N[0]
.sym 143971 w_fft_out[31]
.sym 143972 w_fft_out[95]
.sym 143973 fft_block.counter_N[2]
.sym 143974 w_fft_out[70]
.sym 143975 w_fft_out[86]
.sym 143976 fft_block.counter_N[2]
.sym 143977 fft_block.counter_N[0]
.sym 143978 w_fft_out[71]
.sym 143979 w_fft_out[87]
.sym 143980 fft_block.counter_N[2]
.sym 143981 fft_block.counter_N[0]
.sym 143982 w_fft_out[119]
.sym 143983 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 143984 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 143985 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 143988 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 143989 w_fft_out[23]
.sym 143994 w_fft_out[6]
.sym 143995 w_fft_out[22]
.sym 143996 fft_block.counter_N[2]
.sym 143997 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 143998 w_fft_out[67]
.sym 143999 w_fft_out[83]
.sym 144000 fft_block.counter_N[2]
.sym 144001 fft_block.counter_N[0]
.sym 144002 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 144003 w_fft_out[95]
.sym 144004 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 144005 w_fft_out[87]
.sym 144424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144429 fft_block.reg_stage.w_cms_reg[16]
.sym 144430 fft_block.reg_stage.w_cps_reg[17]
.sym 144431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 144432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 144433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144435 fft_block.reg_stage.w_cps_reg[17]
.sym 144436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 144437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144439 fft_block.reg_stage.w_cps_reg[16]
.sym 144440 fft_block.reg_stage.w_c_reg[10]
.sym 144441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144443 fft_block.reg_stage.w_cps_reg[16]
.sym 144444 fft_block.reg_stage.w_c_reg[10]
.sym 144445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144447 fft_block.reg_stage.w_cps_reg[17]
.sym 144448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 144449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 144450 fft_block.reg_stage.w_cps_in[7]
.sym 144454 fft_block.reg_stage.w_cps_in[4]
.sym 144463 fft_block.reg_stage.w_cps_reg[17]
.sym 144464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 144465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144467 fft_block.reg_stage.w_cps_reg[13]
.sym 144468 fft_block.reg_stage.w_c_reg[10]
.sym 144469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144471 $PACKER_VCC_NET
.sym 144472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144474 fft_block.reg_stage.w_cms_in[7]
.sym 144478 fft_block.reg_stage.w_cps_in[0]
.sym 144482 fft_block.reg_stage.w_cps_in[8]
.sym 144487 fft_block.reg_stage.w_cps_reg[9]
.sym 144488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 144489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[2]
.sym 144491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 144492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 144493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 144495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 144496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 144503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 144504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 144505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[2]
.sym 144506 fft_block.reg_stage.w_cms_reg[16]
.sym 144507 fft_block.reg_stage.w_c_reg[10]
.sym 144508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 144511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1]
.sym 144512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 144513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 144515 fft_block.reg_stage.w_cms_reg[11]
.sym 144516 fft_block.reg_stage.w_cms_reg[10]
.sym 144517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3_SB_LUT4_O_1_I3[3]
.sym 144531 $PACKER_VCC_NET
.sym 144533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144534 fft_block.reg_stage.w_cms_in[0]
.sym 144540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144542 fft_block.reg_stage.w_cms_in[1]
.sym 144546 fft_block.reg_stage.w_c_in[1]
.sym 144552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 144553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 144554 fft_block.start_calc
.sym 144555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 144556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 144557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 144593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 144599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 144600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 144601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 144606 fft_block.reg_stage.w_c_in[0]
.sym 144615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144616 fft_block.reg_stage.w_input_regs[21]
.sym 144617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 144626 fft_block.reg_stage.w_c_in[0]
.sym 144635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 144636 fft_block.reg_stage.w_input_regs[20]
.sym 144637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 144639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144640 fft_block.reg_stage.w_input_regs[21]
.sym 144641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 144647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 144660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 144664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 144665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 144668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 144672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 144674 fft_block.reg_stage.w_input_regs[87]
.sym 144677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144681 fft_block.reg_stage.w_input_regs[80]
.sym 144683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144684 fft_block.reg_stage.w_input_regs[18]
.sym 144685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 144689 fft_block.reg_stage.w_input_regs[82]
.sym 144691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144692 fft_block.reg_stage.w_input_regs[18]
.sym 144693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144696 fft_block.reg_stage.w_input_regs[81]
.sym 144697 fft_block.reg_stage.w_input_regs[17]
.sym 144698 fft_block.reg_stage.w_input_regs[17]
.sym 144699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 144700 fft_block.reg_stage.w_input_regs[16]
.sym 144701 fft_block.reg_stage.w_input_regs[80]
.sym 144705 fft_block.reg_stage.w_input_regs[84]
.sym 144709 fft_block.reg_stage.w_input_regs[81]
.sym 144710 fft_block.w_fft_in[1]
.sym 144714 fft_block.w_fft_in[15]
.sym 144718 fft_block.w_fft_in[2]
.sym 144723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144724 fft_block.reg_stage.w_input_regs[81]
.sym 144725 fft_block.reg_stage.w_input_regs[17]
.sym 144729 fft_block.reg_stage.w_input_regs[83]
.sym 144733 fft_block.reg_stage.w_input_regs[26]
.sym 144736 fft_block.reg_stage.w_input_regs[80]
.sym 144737 fft_block.reg_stage.w_input_regs[16]
.sym 144738 fft_block.w_fft_in[0]
.sym 144742 fft_block.w_fft_in[0]
.sym 144746 fft_block.w_fft_in[8]
.sym 144750 fft_block.w_fft_in[10]
.sym 144755 fft_block.reg_stage.w_index_out[1]
.sym 144756 fft_block.reg_stage.w_index_out[2]
.sym 144757 fft_block.reg_stage.w_index_out[0]
.sym 144759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 144761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 144762 fft_block.w_fft_in[1]
.sym 144766 fft_block.w_fft_in[3]
.sym 144770 fft_block.w_fft_in[2]
.sym 144774 fft_block.w_fft_in[4]
.sym 144778 fft_block.w_fft_in[3]
.sym 144782 fft_block.w_fft_in[12]
.sym 144786 fft_block.w_fft_in[11]
.sym 144793 fft_block.reg_stage.w_input_regs[85]
.sym 144794 fft_block.w_fft_in[5]
.sym 144799 fft_block.reg_stage.w_index_out[1]
.sym 144800 fft_block.reg_stage.w_index_out[0]
.sym 144801 fft_block.reg_stage.w_index_out[2]
.sym 144802 fft_block.w_fft_in[6]
.sym 144806 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 144807 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 144808 fft_block.counter_N[2]
.sym 144809 fft_block.sel_in
.sym 144810 fft_block.w_fft_in[15]
.sym 144814 fft_block.w_fft_in[6]
.sym 144818 w_fft_out[35]
.sym 144819 w_fft_out[51]
.sym 144820 fft_block.counter_N[2]
.sym 144821 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 144826 fft_block.w_fft_in[5]
.sym 144830 w_fft_out[99]
.sym 144831 w_fft_out[115]
.sym 144832 fft_block.counter_N[2]
.sym 144833 fft_block.counter_N[0]
.sym 144837 fft_block.reg_stage.w_input_regs[86]
.sym 144838 w_fft_out[11]
.sym 144839 w_fft_out[27]
.sym 144840 fft_block.counter_N[1]
.sym 144841 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 144842 w_fft_out[43]
.sym 144843 w_fft_out[59]
.sym 144844 fft_block.counter_N[1]
.sym 144845 fft_block.counter_N[0]
.sym 144846 w_fft_out[26]
.sym 144847 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 144848 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 144849 w_fft_out[114]
.sym 144850 w_fft_out[27]
.sym 144851 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 144852 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 144853 w_fft_out[115]
.sym 144854 w_fft_out[10]
.sym 144855 w_fft_out[26]
.sym 144856 fft_block.counter_N[1]
.sym 144857 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 144858 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[0]
.sym 144859 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 144860 fft_block.counter_N[2]
.sym 144861 fft_block.sel_in
.sym 144863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144864 fft_block.reg_stage.w_input_regs[92]
.sym 144865 fft_block.reg_stage.w_input_regs[28]
.sym 144866 w_fft_out[42]
.sym 144867 w_fft_out[58]
.sym 144868 fft_block.counter_N[1]
.sym 144869 fft_block.counter_N[0]
.sym 144870 w_fft_out[82]
.sym 144871 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 144872 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 144873 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 144875 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[0]
.sym 144876 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[1]
.sym 144877 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1[2]
.sym 144880 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 144881 w_fft_out[98]
.sym 144882 w_fft_out[50]
.sym 144883 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 144884 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[2]
.sym 144885 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2[3]
.sym 144886 w_fft_out[58]
.sym 144887 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 144888 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 144889 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[3]
.sym 144892 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 144893 w_fft_out[4]
.sym 144895 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[0]
.sym 144896 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[1]
.sym 144897 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1[2]
.sym 144899 w_fft_out[10]
.sym 144900 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 144901 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]
.sym 144902 w_fft_out[120]
.sym 144903 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 144904 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_I2[2]
.sym 144905 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_I2[3]
.sym 144908 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 144909 w_fft_out[35]
.sym 144910 w_fft_out[104]
.sym 144911 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 144912 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 144913 w_fft_out[16]
.sym 144914 w_fft_out[74]
.sym 144915 w_fft_out[90]
.sym 144916 fft_block.counter_N[1]
.sym 144917 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_1_I3[3]
.sym 144918 w_fft_out[106]
.sym 144919 w_fft_out[122]
.sym 144920 fft_block.counter_N[1]
.sym 144921 fft_block.counter_N[0]
.sym 144923 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1[0]
.sym 144924 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1[1]
.sym 144925 fft_block.counter_N[1]
.sym 144928 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 144929 w_fft_out[24]
.sym 144930 w_fft_out[106]
.sym 144931 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 144932 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 144933 w_fft_out[122]
.sym 144935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144936 fft_block.reg_stage.w_input_regs[103]
.sym 144937 fft_block.reg_stage.w_input_regs[39]
.sym 144938 w_fft_out[5]
.sym 144939 w_fft_out[21]
.sym 144940 fft_block.counter_N[2]
.sym 144941 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 144943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144944 fft_block.reg_stage.w_input_regs[95]
.sym 144945 fft_block.reg_stage.w_input_regs[31]
.sym 144946 w_fft_out[75]
.sym 144947 w_fft_out[91]
.sym 144948 fft_block.counter_N[1]
.sym 144949 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]
.sym 144950 w_fft_out[90]
.sym 144951 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 144952 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[2]
.sym 144953 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I2[3]
.sym 144955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144956 fft_block.reg_stage.w_input_regs[95]
.sym 144957 fft_block.reg_stage.w_input_regs[31]
.sym 144959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144960 fft_block.reg_stage.w_input_regs[103]
.sym 144961 fft_block.reg_stage.w_input_regs[39]
.sym 144964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 144965 w_fft_out[42]
.sym 144966 w_fft_out[14]
.sym 144967 w_fft_out[30]
.sym 144968 fft_block.counter_N[1]
.sym 144969 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 144970 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 144971 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 144972 fft_block.counter_N[2]
.sym 144973 fft_block.sel_in
.sym 144976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 144977 w_fft_out[78]
.sym 144978 w_fft_out[78]
.sym 144979 w_fft_out[94]
.sym 144980 fft_block.counter_N[1]
.sym 144981 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 144982 w_fft_out[110]
.sym 144983 w_fft_out[126]
.sym 144984 fft_block.counter_N[1]
.sym 144985 fft_block.counter_N[0]
.sym 144986 w_fft_out[30]
.sym 144987 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 144988 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 144989 w_fft_out[126]
.sym 144990 w_fft_out[14]
.sym 144991 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 144992 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 144993 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 144994 w_fft_out[46]
.sym 144995 w_fft_out[62]
.sym 144996 fft_block.counter_N[1]
.sym 144997 fft_block.counter_N[0]
.sym 144998 w_fft_out[110]
.sym 144999 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 145000 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 145001 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 145004 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 145005 w_fft_out[54]
.sym 145006 w_fft_out[70]
.sym 145007 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 145008 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 145009 w_fft_out[94]
.sym 145010 w_fft_out[22]
.sym 145011 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 145012 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 145013 w_fft_out[86]
.sym 145014 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]
.sym 145015 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[1]
.sym 145016 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[2]
.sym 145017 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3]
.sym 145018 w_fft_out[62]
.sym 145019 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 145020 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 145021 w_fft_out[102]
.sym 145022 w_fft_out[6]
.sym 145023 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 145024 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 145025 w_fft_out[46]
.sym 145027 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[0]
.sym 145028 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[1]
.sym 145029 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1[2]
.sym 145415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145419 $PACKER_VCC_NET
.sym 145420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145423 $PACKER_VCC_NET
.sym 145425 $nextpnr_ICESTORM_LC_12$I3
.sym 145428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 145446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 145447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 145448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 145449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 145450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 145451 fft_block.reg_stage.w_cps_reg[13]
.sym 145452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 145453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 145455 $PACKER_VCC_NET
.sym 145457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 145458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 145459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 145460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145462 fft_block.reg_stage.w_cps_reg[13]
.sym 145463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 145464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 145465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 145466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 145467 fft_block.reg_stage.w_c_reg[10]
.sym 145468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 145469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 145470 fft_block.reg_stage.w_c_reg[10]
.sym 145471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 145472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 145473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 145476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 145478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 145479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 145480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 145481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 145483 fft_block.reg_stage.w_cps_reg[9]
.sym 145484 fft_block.reg_stage.w_c_reg[10]
.sym 145485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 145488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 145489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 145492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 145495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 145496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 145497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 145498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 145499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 145500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 145502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 145503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 145504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 145505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 145507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 145508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 145509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 145510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 145511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 145512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 145513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 145514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 145515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 145516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 145518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 145519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 145520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 145521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 145522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 145526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 145527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 145528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 145529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 145532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 145533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 145535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 145536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 145537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 145538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 145539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 145541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3]
.sym 145543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145551 $PACKER_VCC_NET
.sym 145553 $nextpnr_ICESTORM_LC_45$I3
.sym 145554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 145555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 145556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 145557 $nextpnr_ICESTORM_LC_45$COUT
.sym 145558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 145559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 145560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[3]
.sym 145561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 145563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 145564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 145565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 145567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[0]
.sym 145568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[1]
.sym 145569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[2]
.sym 145570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 145571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 145572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 145573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145575 fft_block.reg_stage.w_cms_reg[10]
.sym 145576 fft_block.reg_stage.w_cms_reg[11]
.sym 145577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145578 fft_block.reg_stage.w_c_in[7]
.sym 145583 fft_block.reg_stage.w_cms_reg[10]
.sym 145584 fft_block.reg_stage.w_cms_reg[11]
.sym 145585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 145586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 145587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 145588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 145589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_I1_I3[2]
.sym 145593 fft_block.reg_stage.w_cms_reg[11]
.sym 145594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O[0]
.sym 145595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 145596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]
.sym 145599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 145600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_1_I2[2]
.sym 145601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 145604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 145605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 145610 fft_block.reg_stage.w_cms_reg[10]
.sym 145611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 145612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[0]
.sym 145616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I1[1]
.sym 145617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 145624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 145625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 145628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 145629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 145635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 145637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 145638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 145640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 145641 fft_block.reg_stage.w_input_regs[20]
.sym 145642 fft_block.reg_stage.w_c_in[3]
.sym 145648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 145649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 145651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145652 fft_block.reg_stage.w_input_regs[23]
.sym 145653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 145654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145658 fft_block.reg_stage.w_c_in[7]
.sym 145663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145664 fft_block.reg_stage.w_input_regs[23]
.sym 145665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 145666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 145671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 145672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 145673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 145676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 145678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 145680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 145681 fft_block.reg_stage.w_input_regs[20]
.sym 145683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 145684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 145685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 145687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 145689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 145691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145692 fft_block.reg_stage.w_input_regs[22]
.sym 145693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 145695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145696 fft_block.reg_stage.w_input_regs[19]
.sym 145697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 145699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 145701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 145702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145704 fft_block.reg_stage.w_input_regs[17]
.sym 145705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 145711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 145715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 145717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 145720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145721 fft_block.reg_stage.w_input_regs[19]
.sym 145723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 145724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 145725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 145728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 145730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145732 fft_block.reg_stage.w_input_regs[17]
.sym 145733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 145734 fft_block.w_fft_in[13]
.sym 145738 fft_block.w_fft_in[8]
.sym 145742 fft_block.w_fft_in[7]
.sym 145746 fft_block.w_fft_in[9]
.sym 145750 fft_block.w_fft_in[14]
.sym 145754 fft_block.w_fft_in[10]
.sym 145758 fft_block.reg_stage.w_input_regs[25]
.sym 145759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 145760 fft_block.reg_stage.w_input_regs[24]
.sym 145761 fft_block.reg_stage.w_input_regs[88]
.sym 145762 fft_block.reg_stage.w_input_regs[88]
.sym 145763 fft_block.reg_stage.w_input_regs[24]
.sym 145764 fft_block.reg_stage.w_input_regs[25]
.sym 145765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 145769 fft_block.reg_stage.w_input_regs[90]
.sym 145771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[13]
.sym 145773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 145781 fft_block.reg_stage.w_input_regs[88]
.sym 145783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult[14]
.sym 145785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 145787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145788 fft_block.reg_stage.w_input_regs[90]
.sym 145789 fft_block.reg_stage.w_input_regs[26]
.sym 145797 fft_block.reg_stage.w_input_regs[89]
.sym 145801 fft_block.reg_stage.w_input_regs[95]
.sym 145802 fft_block.w_fft_in[4]
.sym 145815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145816 fft_block.reg_stage.w_input_regs[91]
.sym 145817 fft_block.reg_stage.w_input_regs[27]
.sym 145819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145820 fft_block.reg_stage.w_input_regs[84]
.sym 145821 fft_block.reg_stage.w_input_regs[20]
.sym 145822 fft_block.w_fft_in[9]
.sym 145826 fft_block.w_fft_in[11]
.sym 145830 fft_block.w_fft_in[12]
.sym 145834 fft_block.w_fft_in[7]
.sym 145839 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[0]
.sym 145840 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 145841 fft_block.counter_N[1]
.sym 145842 fft_block.w_fft_in[14]
.sym 145850 fft_block.w_fft_in[13]
.sym 145855 addr_count[1]
.sym 145856 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[1]
.sym 145857 fft_block.sel_in
.sym 145859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145860 fft_block.reg_stage.w_input_regs[92]
.sym 145861 fft_block.reg_stage.w_input_regs[28]
.sym 145863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145864 fft_block.reg_stage.w_input_regs[107]
.sym 145865 fft_block.reg_stage.w_input_regs[43]
.sym 145866 w_fft_out[4]
.sym 145867 w_fft_out[20]
.sym 145868 fft_block.counter_N[2]
.sym 145869 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 145870 w_fft_out[100]
.sym 145871 w_fft_out[116]
.sym 145872 fft_block.counter_N[2]
.sym 145873 fft_block.counter_N[0]
.sym 145875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145876 fft_block.reg_stage.w_input_regs[100]
.sym 145877 fft_block.reg_stage.w_input_regs[36]
.sym 145879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145880 fft_block.reg_stage.w_input_regs[93]
.sym 145881 fft_block.reg_stage.w_input_regs[29]
.sym 145882 w_fft_out[36]
.sym 145883 w_fft_out[52]
.sym 145884 fft_block.counter_N[2]
.sym 145885 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 145887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145888 fft_block.reg_stage.w_input_regs[85]
.sym 145889 fft_block.reg_stage.w_input_regs[21]
.sym 145891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145892 fft_block.reg_stage.w_input_regs[85]
.sym 145893 fft_block.reg_stage.w_input_regs[21]
.sym 145895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145896 fft_block.reg_stage.w_input_regs[87]
.sym 145897 fft_block.reg_stage.w_input_regs[23]
.sym 145898 w_fft_out[28]
.sym 145899 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 145900 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 145901 w_fft_out[116]
.sym 145903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145904 fft_block.reg_stage.w_input_regs[86]
.sym 145905 fft_block.reg_stage.w_input_regs[22]
.sym 145907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145908 fft_block.reg_stage.w_input_regs[94]
.sym 145909 fft_block.reg_stage.w_input_regs[30]
.sym 145911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145912 fft_block.reg_stage.w_input_regs[86]
.sym 145913 fft_block.reg_stage.w_input_regs[22]
.sym 145915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145916 fft_block.reg_stage.w_input_regs[87]
.sym 145917 fft_block.reg_stage.w_input_regs[23]
.sym 145918 w_fft_out[60]
.sym 145919 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 145920 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[2]
.sym 145921 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_3_I2[3]
.sym 145922 w_fft_out[20]
.sym 145923 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 145924 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 145925 w_fft_out[36]
.sym 145926 w_fft_out[123]
.sym 145927 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 145928 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[2]
.sym 145929 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[3]
.sym 145930 w_fft_out[45]
.sym 145931 w_fft_out[61]
.sym 145932 fft_block.counter_N[1]
.sym 145933 fft_block.counter_N[0]
.sym 145934 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 145935 w_fft_out[99]
.sym 145936 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 145937 w_fft_out[43]
.sym 145938 w_fft_out[13]
.sym 145939 w_fft_out[29]
.sym 145940 fft_block.counter_N[1]
.sym 145941 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 145942 w_fft_out[37]
.sym 145943 w_fft_out[53]
.sym 145944 fft_block.counter_N[2]
.sym 145945 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 145946 w_fft_out[44]
.sym 145947 w_fft_out[60]
.sym 145948 fft_block.counter_N[1]
.sym 145949 fft_block.counter_N[0]
.sym 145950 w_fft_out[12]
.sym 145951 w_fft_out[28]
.sym 145952 fft_block.counter_N[1]
.sym 145953 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 145954 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 145955 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[1]
.sym 145956 fft_block.counter_N[2]
.sym 145957 fft_block.sel_in
.sym 145958 w_fft_out[93]
.sym 145959 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 145960 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I2[2]
.sym 145961 w_fft_out[117]
.sym 145962 w_fft_out[53]
.sym 145963 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 145964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 145965 w_fft_out[101]
.sym 145966 w_fft_out[5]
.sym 145967 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_1_I2[1]
.sym 145968 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 145969 w_fft_out[125]
.sym 145970 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 145971 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 145972 fft_block.counter_N[2]
.sym 145973 fft_block.sel_in
.sym 145974 w_fft_out[21]
.sym 145975 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 145976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[2]
.sym 145977 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[3]
.sym 145978 w_fft_out[107]
.sym 145979 w_fft_out[123]
.sym 145980 fft_block.counter_N[1]
.sym 145981 fft_block.counter_N[0]
.sym 145984 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 145985 w_fft_out[13]
.sym 145986 w_fft_out[101]
.sym 145987 w_fft_out[117]
.sym 145988 fft_block.counter_N[2]
.sym 145989 fft_block.counter_N[0]
.sym 145990 w_fft_out[52]
.sym 145991 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I1[0]
.sym 145992 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 145993 w_fft_out[92]
.sym 145994 w_fft_out[108]
.sym 145995 w_fft_out[124]
.sym 145996 fft_block.counter_N[1]
.sym 145997 fft_block.counter_N[0]
.sym 145998 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 145999 w_fft_out[108]
.sym 146000 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I2_SB_LUT4_O_I1[1]
.sym 146001 w_fft_out[76]
.sym 146002 w_fft_out[109]
.sym 146003 w_fft_out[125]
.sym 146004 fft_block.counter_N[1]
.sym 146005 fft_block.counter_N[0]
.sym 146006 w_fft_out[77]
.sym 146007 w_fft_out[93]
.sym 146008 fft_block.counter_N[1]
.sym 146009 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[3]
.sym 146010 w_fft_out[76]
.sym 146011 w_fft_out[92]
.sym 146012 fft_block.counter_N[1]
.sym 146013 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 146014 w_fft_out[12]
.sym 146015 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 146016 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 146017 w_fft_out[124]
.sym 146018 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]
.sym 146019 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1]
.sym 146020 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[2]
.sym 146021 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[3]
.sym 146022 spi_out.addr[3]
.sym 146023 spi_out.addr[0]
.sym 146024 spi_out.addr[2]
.sym 146025 spi_out.addr[1]
.sym 146026 w_fft_out[68]
.sym 146027 w_fft_out[84]
.sym 146028 fft_block.counter_N[2]
.sym 146029 fft_block.counter_N[0]
.sym 146030 spi_out.addr[0]
.sym 146031 spi_out.addr[3]
.sym 146032 spi_out.addr[2]
.sym 146033 spi_out.addr[1]
.sym 146034 spi_out.addr[2]
.sym 146035 spi_out.addr[3]
.sym 146036 spi_out.addr[0]
.sym 146037 spi_out.addr[1]
.sym 146038 spi_out.addr[2]
.sym 146039 spi_out.addr[3]
.sym 146040 spi_out.addr[0]
.sym 146041 spi_out.addr[1]
.sym 146042 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 146043 w_fft_out[68]
.sym 146044 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 146045 w_fft_out[44]
.sym 146046 spi_out.addr[2]
.sym 146047 spi_out.addr[3]
.sym 146048 spi_out.addr[0]
.sym 146049 spi_out.addr[1]
.sym 146050 spi_out.addr[2]
.sym 146051 spi_out.addr[0]
.sym 146052 spi_out.addr[3]
.sym 146053 spi_out.addr[1]
.sym 146054 spi_out.addr[3]
.sym 146055 spi_out.addr[0]
.sym 146056 spi_out.addr[1]
.sym 146057 spi_out.addr[2]
.sym 146058 spi_out.addr[2]
.sym 146059 spi_out.addr[1]
.sym 146060 spi_out.addr[0]
.sym 146061 spi_out.addr[3]
.sym 146062 spi_out.addr[0]
.sym 146063 spi_out.addr[1]
.sym 146064 spi_out.addr[2]
.sym 146065 spi_out.addr[3]
.sym 146066 spi_out.addr[2]
.sym 146067 spi_out.addr[3]
.sym 146068 spi_out.addr[0]
.sym 146069 spi_out.addr[1]
.sym 146070 spi_out.addr[1]
.sym 146071 spi_out.addr[3]
.sym 146072 spi_out.addr[0]
.sym 146073 spi_out.addr[2]
.sym 146074 spi_out.addr[2]
.sym 146075 spi_out.addr[3]
.sym 146076 spi_out.addr[1]
.sym 146077 spi_out.addr[0]
.sym 146078 spi_out.addr[2]
.sym 146079 spi_out.addr[0]
.sym 146080 spi_out.addr[1]
.sym 146081 spi_out.addr[3]
.sym 146082 spi_out.addr[3]
.sym 146083 spi_out.addr[1]
.sym 146084 spi_out.addr[0]
.sym 146085 spi_out.addr[2]
.sym 146110 spi_out.addr[2]
.sym 146111 spi_out.addr[3]
.sym 146112 spi_out.addr[0]
.sym 146113 spi_out.addr[1]
.sym 146439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146447 $PACKER_VCC_NET
.sym 146449 $nextpnr_ICESTORM_LC_27$I3
.sym 146452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 146455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 146456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[4]
.sym 146460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 146467 $PACKER_VCC_NET
.sym 146469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3[2]
.sym 146471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 146472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 146473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 146475 fft_block.reg_stage.w_cps_reg[17]
.sym 146476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 146478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 146479 fft_block.reg_stage.w_c_reg[10]
.sym 146480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 146481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[3]
.sym 146482 fft_block.reg_stage.w_cps_reg[13]
.sym 146483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 146484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 146485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 146486 fft_block.reg_stage.w_cps_reg[17]
.sym 146487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.sym 146488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 146489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 146490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 146491 fft_block.reg_stage.w_cps_reg[13]
.sym 146492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 146493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 146494 fft_block.reg_stage.w_c_reg[10]
.sym 146495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_I1[0]
.sym 146496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 146497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 146498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 146499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 146500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 146501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 146502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[0]
.sym 146503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[1]
.sym 146504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 146505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O[3]
.sym 146507 $PACKER_VCC_NET
.sym 146508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 146511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 146512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 146513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 146514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 146515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 146516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 146517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_I3_SB_LUT4_I3_O[3]
.sym 146518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 146520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 146521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 146523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[1]
.sym 146524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 146525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 146527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 146528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 146529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 146532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 146533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 146535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146539 $PACKER_VCC_NET
.sym 146540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146543 $PACKER_VCC_NET
.sym 146545 $nextpnr_ICESTORM_LC_50$I3
.sym 146546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 146547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 146548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 146549 $nextpnr_ICESTORM_LC_50$COUT
.sym 146550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 146551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 146552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 146553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 146555 fft_block.reg_stage.w_cms_reg[11]
.sym 146556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 146557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[0]
.sym 146559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[1]
.sym 146560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[2]
.sym 146561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_1_O[3]
.sym 146562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 146563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 146564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 146565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 146567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 146569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 146571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146572 fft_block.reg_stage.w_cps_reg[9]
.sym 146573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 146574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 146575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 146576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 146577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 146578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[0]
.sym 146579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[1]
.sym 146580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[2]
.sym 146581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_1_O[3]
.sym 146583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 146589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 146592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 146593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 146600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 146601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 146603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 146604 fft_block.start_calc
.sym 146605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 146608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 146609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 146610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 146614 fft_block.reg_stage.w_cms_reg[11]
.sym 146615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 146621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 146625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 146627 fft_block.reg_stage.w_cms_reg[11]
.sym 146628 fft_block.reg_stage.w_cms_reg[10]
.sym 146629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 146630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 146631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 146641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 146644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 146645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 146649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 146652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2[1]
.sym 146653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D[1]
.sym 146658 fft_block.start_calc
.sym 146659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 146660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[0]
.sym 146661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state[1]
.sym 146666 fft_block.reg_stage.w_c_in[3]
.sym 146672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 146673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 146674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 146677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 146679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 146681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 146683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 146684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 146685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 146695 fft_block.reg_stage.w_c_reg[8]
.sym 146696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 146703 fft_block.reg_stage.w_c_reg[11]
.sym 146704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 146707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 146709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 146710 fft_block.reg_stage.w_c_reg[10]
.sym 146711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 146716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 146717 fft_block.reg_stage.w_input_regs[22]
.sym 146718 fft_block.reg_stage.w_c_reg[10]
.sym 146719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 146721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 146722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 146723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 146724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 146725 fft_block.reg_stage.w_input_regs[22]
.sym 146727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 146763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146764 fft_block.reg_stage.w_input_regs[30]
.sym 146765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 146767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146768 fft_block.reg_stage.w_input_regs[29]
.sym 146769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 146770 fft_block.reg_stage.w_input_regs[89]
.sym 146771 fft_block.reg_stage.w_input_regs[25]
.sym 146772 fft_block.reg_stage.w_input_regs[88]
.sym 146773 fft_block.reg_stage.w_input_regs[24]
.sym 146774 fft_block.reg_stage.w_input_regs[88]
.sym 146775 fft_block.reg_stage.w_input_regs[24]
.sym 146776 fft_block.reg_stage.w_input_regs[89]
.sym 146777 fft_block.reg_stage.w_input_regs[25]
.sym 146779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146780 fft_block.reg_stage.w_input_regs[29]
.sym 146781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 146783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 146784 fft_block.reg_stage.w_input_regs[26]
.sym 146785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 146787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 146788 fft_block.reg_stage.w_input_regs[26]
.sym 146789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 146791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146818 fft_block.reg_stage.w_input_regs[95]
.sym 146821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146824 fft_block.reg_stage.w_input_regs[98]
.sym 146825 fft_block.reg_stage.w_input_regs[34]
.sym 146831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146832 fft_block.reg_stage.w_input_regs[98]
.sym 146833 fft_block.reg_stage.w_input_regs[34]
.sym 146835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146836 fft_block.reg_stage.w_input_regs[99]
.sym 146837 fft_block.reg_stage.w_input_regs[35]
.sym 146841 fft_block.reg_stage.w_input_regs[94]
.sym 146845 fft_block.reg_stage.w_input_regs[92]
.sym 146849 fft_block.reg_stage.w_input_regs[93]
.sym 146853 fft_block.reg_stage.w_input_regs[91]
.sym 146866 fft_block.w_fft_in[13]
.sym 146870 fft_block.w_fft_in[4]
.sym 146882 fft_block.w_fft_in[2]
.sym 146887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146888 fft_block.reg_stage.w_input_regs[100]
.sym 146889 fft_block.reg_stage.w_input_regs[36]
.sym 146891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146892 fft_block.reg_stage.w_input_regs[101]
.sym 146893 fft_block.reg_stage.w_input_regs[37]
.sym 146894 fft_block.w_fft_in[6]
.sym 146898 fft_block.w_fft_in[5]
.sym 146905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146906 fft_block.w_fft_in[15]
.sym 146910 fft_block.w_fft_in[7]
.sym 146915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146916 fft_block.reg_stage.w_input_regs[93]
.sym 146917 fft_block.reg_stage.w_input_regs[29]
.sym 146919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146920 fft_block.reg_stage.w_input_regs[110]
.sym 146921 fft_block.reg_stage.w_input_regs[46]
.sym 146923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146924 fft_block.reg_stage.w_input_regs[101]
.sym 146925 fft_block.reg_stage.w_input_regs[37]
.sym 146927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146928 fft_block.reg_stage.w_input_regs[102]
.sym 146929 fft_block.reg_stage.w_input_regs[38]
.sym 146931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146932 fft_block.reg_stage.w_input_regs[102]
.sym 146933 fft_block.reg_stage.w_input_regs[38]
.sym 146935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146936 fft_block.reg_stage.w_input_regs[110]
.sym 146937 fft_block.reg_stage.w_input_regs[46]
.sym 146939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146940 fft_block.reg_stage.w_input_regs[94]
.sym 146941 fft_block.reg_stage.w_input_regs[30]
.sym 146943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146944 fft_block.reg_stage.w_input_regs[109]
.sym 146945 fft_block.reg_stage.w_input_regs[45]
.sym 146947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146948 fft_block.reg_stage.w_input_regs[109]
.sym 146949 fft_block.reg_stage.w_input_regs[45]
.sym 146952 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[1]
.sym 146953 w_fft_out[37]
.sym 146954 w_fft_out[45]
.sym 146955 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]
.sym 146956 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2]
.sym 146957 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[3]
.sym 146958 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[0]
.sym 146959 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[1]
.sym 146960 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[2]
.sym 146961 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_3_I0[3]
.sym 146962 w_fft_out[61]
.sym 146963 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 146964 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[2]
.sym 146965 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[3]
.sym 146967 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[0]
.sym 146968 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[1]
.sym 146969 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1[2]
.sym 146976 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_I1[0]
.sym 146977 w_fft_out[29]
.sym 146979 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[0]
.sym 146980 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[1]
.sym 146981 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1[2]
.sym 146982 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 146983 w_fft_out[107]
.sym 146984 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_I2[1]
.sym 146985 w_fft_out[59]
.sym 146987 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0]
.sym 146988 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]
.sym 146989 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]
.sym 146991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146992 fft_block.reg_stage.w_input_regs[111]
.sym 146993 fft_block.reg_stage.w_input_regs[47]
.sym 146994 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[0]
.sym 146995 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[1]
.sym 146996 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[2]
.sym 146997 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_2_I0[3]
.sym 147001 w_fft_out[93]
.sym 147007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147008 fft_block.reg_stage.w_input_regs[111]
.sym 147009 fft_block.reg_stage.w_input_regs[47]
.sym 147015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 147017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 147018 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_1_I1[2]
.sym 147019 w_fft_out[91]
.sym 147020 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 147021 w_fft_out[83]
.sym 147023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 147025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 147027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 147029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 147035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 147037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 147038 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 147039 w_fft_out[109]
.sym 147040 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 147041 w_fft_out[85]
.sym 147042 w_fft_out[84]
.sym 147043 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_5_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1]
.sym 147044 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_6_I1[2]
.sym 147045 w_fft_out[100]
.sym 147047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 147049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 147051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 147053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 147055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 147057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 147059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 147061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 147063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 147065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 147067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 147069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 147071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 147073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 147075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 147077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 147079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 147081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 147092 spi_out.addr[1]
.sym 147093 spi_out.addr[0]
.sym 147098 spi_out.addr[3]
.sym 147099 spi_out.addr[2]
.sym 147100 spi_out.addr[0]
.sym 147101 spi_out.addr[1]
.sym 147105 spi_out.addr[0]
.sym 147111 spi_out.addr[0]
.sym 147116 spi_out.addr[1]
.sym 147120 spi_out.addr[2]
.sym 147121 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 147124 spi_out.addr[3]
.sym 147125 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 147128 spi_out.addr[4]
.sym 147129 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 147494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 147495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 147496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 147497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 147500 fft_block.reg_stage.w_c_reg[10]
.sym 147501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 147504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 147505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 147506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 147507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 147508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 147509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 147515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 147516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 147517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 147518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 147519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 147520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 147521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 147523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 147524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 147525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 147527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 147528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 147529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 147531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 147532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 147533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 147539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 147540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 147543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[3]
.sym 147555 fft_block.reg_stage.w_cps_reg[13]
.sym 147556 fft_block.reg_stage.w_c_reg[10]
.sym 147557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 147563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 147565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 147567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 147569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 147571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[3]
.sym 147573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 147579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[5]
.sym 147581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 147583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 147585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 147587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[4]
.sym 147589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 147590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 147591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 147592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[1]
.sym 147593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 147603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[2]
.sym 147605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 147612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[0]
.sym 147613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 147624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 147626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[2]
.sym 147630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[4]
.sym 147634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 147638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[0]
.sym 147639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel_SB_DFFESR_Q_D_SB_LUT4_I3_O[1]
.sym 147640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 147641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 147642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[3]
.sym 147646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[5]
.sym 147652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult
.sym 147656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 147657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 147662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 147668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 147669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 147671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 147672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 147673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 147674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[0]
.sym 147675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 147676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[2]
.sym 147677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 147679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 147680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 147681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 147684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 147685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[3]
.sym 147691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 147692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 147693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 147697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_E
.sym 147702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[0]
.sym 147718 fft_block.reg_stage.w_c_reg[10]
.sym 147719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[0]
.sym 147721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.sel[1]
.sym 147722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 147723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0]
.sym 147724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 147727 fft_block.reg_stage.w_c_reg[11]
.sym 147728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 147730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 147731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 147732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 147734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 147735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 147736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 147738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 147739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 147740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 147741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 147743 fft_block.reg_stage.w_c_reg[11]
.sym 147744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 147745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 147747 fft_block.reg_stage.w_c_reg[15]
.sym 147748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 147749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.in_0_SB_LUT4_O_I3[1]
.sym 147766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[1]
.sym 147783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147784 fft_block.reg_stage.w_input_regs[28]
.sym 147785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 147791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147792 fft_block.reg_stage.w_input_regs[27]
.sym 147793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 147795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147796 fft_block.reg_stage.w_input_regs[31]
.sym 147797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 147799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147800 fft_block.reg_stage.w_input_regs[27]
.sym 147801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 147803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147804 fft_block.reg_stage.w_input_regs[31]
.sym 147805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 147807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147808 fft_block.reg_stage.w_input_regs[30]
.sym 147809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 147811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147812 fft_block.reg_stage.w_input_regs[28]
.sym 147813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 147817 fft_block.reg_stage.w_input_regs[98]
.sym 147825 fft_block.reg_stage.w_input_regs[101]
.sym 147831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147832 fft_block.reg_stage.w_input_regs[97]
.sym 147833 fft_block.reg_stage.w_input_regs[33]
.sym 147837 fft_block.reg_stage.w_input_regs[97]
.sym 147839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147840 fft_block.reg_stage.w_input_regs[97]
.sym 147841 fft_block.reg_stage.w_input_regs[33]
.sym 147846 fft_block.w_fft_in[13]
.sym 147850 fft_block.w_fft_in[2]
.sym 147854 fft_block.w_fft_in[7]
.sym 147858 fft_block.w_fft_in[0]
.sym 147862 fft_block.w_fft_in[15]
.sym 147866 fft_block.w_fft_in[9]
.sym 147870 fft_block.w_fft_in[5]
.sym 147874 fft_block.w_fft_in[1]
.sym 147879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147880 fft_block.reg_stage.w_input_regs[106]
.sym 147881 fft_block.reg_stage.w_input_regs[42]
.sym 147883 fft_block.reg_stage.w_index_out[0]
.sym 147884 fft_block.reg_stage.w_index_out[1]
.sym 147885 fft_block.reg_stage.w_index_out[2]
.sym 147887 fft_block.reg_stage.w_index_out[0]
.sym 147888 fft_block.reg_stage.w_index_out[2]
.sym 147889 fft_block.reg_stage.w_index_out[1]
.sym 147890 fft_block.reg_stage.w_input_regs[104]
.sym 147891 fft_block.reg_stage.w_input_regs[40]
.sym 147892 fft_block.reg_stage.w_input_regs[105]
.sym 147893 fft_block.reg_stage.w_input_regs[41]
.sym 147899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147900 fft_block.reg_stage.w_input_regs[106]
.sym 147901 fft_block.reg_stage.w_input_regs[42]
.sym 147903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147904 fft_block.reg_stage.w_input_regs[108]
.sym 147905 fft_block.reg_stage.w_input_regs[44]
.sym 147906 fft_block.reg_stage.w_input_regs[105]
.sym 147907 fft_block.reg_stage.w_input_regs[41]
.sym 147908 fft_block.reg_stage.w_input_regs[104]
.sym 147909 fft_block.reg_stage.w_input_regs[40]
.sym 147911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147912 fft_block.reg_stage.w_input_regs[107]
.sym 147913 fft_block.reg_stage.w_input_regs[43]
.sym 147914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[1]
.sym 147918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[5]
.sym 147922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[4]
.sym 147930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[3]
.sym 147935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147936 fft_block.reg_stage.w_input_regs[108]
.sym 147937 fft_block.reg_stage.w_input_regs[44]
.sym 147945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[0]
.sym 147949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[1]
.sym 147950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[0]
.sym 147957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[4]
.sym 147961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[6]
.sym 147965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[5]
.sym 147969 fft_block.reg_stage.w_input_regs[102]
.sym 147973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[3]
.sym 147975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 148009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 148013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 148016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 148017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 148020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 148021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 148024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 148025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 148028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 148029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 148032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 148033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 148034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 148036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[15]
.sym 148037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 148039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 148041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 148042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 148043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 148044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 148045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 148046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 148047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 148048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 148049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 148051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 148053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 148055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 148057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 148059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 148061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 148063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 148065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 148067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 148069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 148071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 148073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 148077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[14]
.sym 148081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[12]
.sym 148089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[13]
.sym 148093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[11]
.sym 148099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 148101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 148102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[14]
.sym 148121 spi_out.addr_SB_DFFESR_Q_R
.sym 148130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[15]
.sym 148486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 148487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 148488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 148489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 148495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 148496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 148497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 148501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[15]
.sym 148506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 148507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 148508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 148509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 148511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 148512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 148513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 148515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 148516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 148517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 148521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 148523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[11]
.sym 148525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 148527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 148529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 148531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[9]
.sym 148533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 148535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 148537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 148539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[10]
.sym 148541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 148543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 148545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 148547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[8]
.sym 148549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 148554 fft_block.reg_stage.w_cps_in[4]
.sym 148563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 148565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 148591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[7]
.sym 148593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 148603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 148605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 148607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[6]
.sym 148609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 148630 fft_block.reg_stage.w_c_in[1]
.sym 148634 fft_block.reg_stage.w_cms_in[1]
.sym 148650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 148654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[6]
.sym 148666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[11]
.sym 148670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 148674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[15]
.sym 148679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 148684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 148685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 148688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 148689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 148692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 148693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 148696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 148697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 148700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 148701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 148705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]
.sym 148707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 148708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[3]
.sym 148709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.count[4]
.sym 148711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 148712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 148716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 148721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.start_mult_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0]
.sym 148722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 148723 fft_block.reg_stage.w_input_regs[36]
.sym 148724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 148725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 148730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 148731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 148732 fft_block.reg_stage.w_input_regs[36]
.sym 148733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 148744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 148745 fft_block.reg_stage.w_input_regs[35]
.sym 148751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 148752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 148753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 148755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 148756 fft_block.reg_stage.w_input_regs[35]
.sym 148757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 148759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 148760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 148761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 148763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 148764 fft_block.reg_stage.w_input_regs[37]
.sym 148765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 148767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_I1[0]
.sym 148768 fft_block.reg_stage.w_input_regs[37]
.sym 148769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 148771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 148772 fft_block.reg_stage.w_input_regs[36]
.sym 148773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 148783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148784 fft_block.reg_stage.w_input_regs[34]
.sym 148785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 148786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[9]
.sym 148790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[7]
.sym 148798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[10]
.sym 148802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[8]
.sym 148807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148834 fft_block.reg_stage.w_input_regs[103]
.sym 148837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148840 fft_block.reg_stage.w_input_regs[96]
.sym 148841 fft_block.reg_stage.w_input_regs[32]
.sym 148845 fft_block.reg_stage.w_input_regs[96]
.sym 148846 fft_block.reg_stage.w_input_regs[33]
.sym 148847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 148848 fft_block.reg_stage.w_input_regs[32]
.sym 148849 fft_block.reg_stage.w_input_regs[96]
.sym 148854 fft_block.w_fft_in[3]
.sym 148865 fft_block.reg_stage.w_input_regs[99]
.sym 148870 fft_block.w_fft_in[1]
.sym 148874 fft_block.w_fft_in[3]
.sym 148878 fft_block.w_fft_in[14]
.sym 148882 fft_block.w_fft_in[0]
.sym 148886 fft_block.w_fft_in[9]
.sym 148893 fft_block.reg_stage.w_input_regs[105]
.sym 148894 fft_block.w_fft_in[11]
.sym 148898 fft_block.w_fft_in[8]
.sym 148910 fft_block.w_fft_in[12]
.sym 148914 fft_block.w_fft_in[10]
.sym 148921 fft_block.reg_stage.w_input_regs[102]
.sym 148925 fft_block.reg_stage.w_input_regs[100]
.sym 148929 fft_block.reg_stage.w_input_regs[108]
.sym 148934 fft_block.w_fft_in[4]
.sym 148938 fft_block.w_fft_in[12]
.sym 148942 fft_block.w_fft_in[10]
.sym 148950 fft_block.w_fft_in[6]
.sym 148954 fft_block.w_fft_in[8]
.sym 148958 fft_block.w_fft_in[11]
.sym 148962 fft_block.w_fft_in[14]
.sym 148986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[6]
.sym 148990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[2]
.sym 148997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[2]
.sym 148999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 149001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 149005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 149010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 149011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 149012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 149013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 149015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 149017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 149019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 149021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 149022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[7]
.sym 149023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 149024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 149025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 149033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[8]
.sym 149034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[9]
.sym 149038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 149045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 149049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[9]
.sym 149051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.reg_z[10]
.sym 149053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[10]
.sym 149054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[7]
.sym 149058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[8]
.sym 149094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[13]
.sym 149106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[12]
.sym 149122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult[11]
.sym 149127 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149128 spi_out.state_SB_DFFESR_Q_D[0]
.sym 149129 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 149130 spi_out.addr[4]
.sym 149131 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149132 spi_out.send_data_SB_DFFN_Q_D_SB_LUT4_O_4_I1_SB_LUT4_O_I2[1]
.sym 149133 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149148 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 149149 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 149509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 149519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 149520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 149521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 149523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 149525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 149526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 149527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[14]
.sym 149528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[14]
.sym 149529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 149531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[12]
.sym 149533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[12]
.sym 149535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 149537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 149539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.t[13]
.sym 149541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multplier.p[13]
.sym 149575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149583 $PACKER_VCC_NET
.sym 149585 $nextpnr_ICESTORM_LC_23$I3
.sym 149586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 149587 fft_block.reg_stage.w_cps_reg[22]
.sym 149588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 149589 $nextpnr_ICESTORM_LC_23$COUT
.sym 149594 fft_block.reg_stage.w_cms_in[7]
.sym 149599 fft_block.reg_stage.w_cps_reg[25]
.sym 149600 fft_block.reg_stage.w_c_reg[17]
.sym 149601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149602 fft_block.reg_stage.w_c_reg[17]
.sym 149603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 149604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 149605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 149609 fft_block.reg_stage.w_c_reg[17]
.sym 149612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149614 fft_block.reg_stage.w_cps_in[0]
.sym 149619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]
.sym 149621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149623 fft_block.reg_stage.w_cps_reg[18]
.sym 149624 fft_block.reg_stage.w_c_reg[17]
.sym 149625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149626 fft_block.reg_stage.w_cps_in[7]
.sym 149630 fft_block.reg_stage.w_cps_reg[22]
.sym 149631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 149632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 149634 fft_block.reg_stage.w_cps_reg[26]
.sym 149635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 149636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 149637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149643 $PACKER_VCC_NET
.sym 149644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149647 $PACKER_VCC_NET
.sym 149649 $nextpnr_ICESTORM_LC_29$I3
.sym 149650 fft_block.reg_stage.w_c_reg[17]
.sym 149651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 149652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 149653 $nextpnr_ICESTORM_LC_29$COUT
.sym 149654 fft_block.reg_stage.w_cms_in[0]
.sym 149659 $PACKER_VCC_NET
.sym 149660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I0[0]
.sym 149663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O_I0[1]
.sym 149664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149666 fft_block.reg_stage.w_cps_in[8]
.sym 149675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[0]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 149678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 149679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 149681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 149682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 149683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 149685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 149686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 149687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 149688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 149689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 149690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 149691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 149692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 149693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 149695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 149696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 149703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 149736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 149737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149742 fft_block.reg_stage.w_c_reg[23]
.sym 149743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 149744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[1]
.sym 149749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I1_O[2]
.sym 149750 fft_block.reg_stage.w_c_reg[16]
.sym 149751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 149759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 149760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 149763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 149764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 149767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 149780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 149785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 149788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 149789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 149792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 149796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 149797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 149800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 149801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 149808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 149811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149812 fft_block.reg_stage.w_input_regs[39]
.sym 149813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 149815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149816 fft_block.reg_stage.w_input_regs[38]
.sym 149817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 149819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 149822 fft_block.reg_stage.w_c_reg[17]
.sym 149823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 149824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 149825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 149827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149828 fft_block.reg_stage.w_input_regs[39]
.sym 149829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 149835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149836 fft_block.reg_stage.w_input_regs[47]
.sym 149837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 149839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149840 fft_block.reg_stage.w_input_regs[34]
.sym 149841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 149842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149844 fft_block.reg_stage.w_input_regs[33]
.sym 149845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 149850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149852 fft_block.reg_stage.w_input_regs[33]
.sym 149853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 149859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149860 fft_block.reg_stage.w_input_regs[47]
.sym 149861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 149863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149864 fft_block.reg_stage.w_input_regs[46]
.sym 149865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 149870 fft_block.reg_stage.w_input_regs[104]
.sym 149871 fft_block.reg_stage.w_input_regs[40]
.sym 149872 fft_block.reg_stage.w_input_regs[41]
.sym 149873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 149879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149880 fft_block.reg_stage.w_input_regs[46]
.sym 149881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 149893 fft_block.reg_stage.w_input_regs[109]
.sym 149895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 149908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 149913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 149916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 149917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 149920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 149922 fft_block.reg_stage.w_input_regs[111]
.sym 149925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 149927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149928 fft_block.reg_stage.w_input_regs[42]
.sym 149929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 149930 fft_block.reg_stage.w_input_regs[41]
.sym 149931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 149932 fft_block.reg_stage.w_input_regs[40]
.sym 149933 fft_block.reg_stage.w_input_regs[104]
.sym 149937 fft_block.reg_stage.w_input_regs[107]
.sym 149941 fft_block.reg_stage.w_input_regs[110]
.sym 149945 fft_block.reg_stage.w_input_regs[104]
.sym 149949 fft_block.reg_stage.w_input_regs[106]
.sym 149951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 149952 fft_block.reg_stage.w_input_regs[42]
.sym 149953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 149993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 149994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 149995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 149996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 149997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 150014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 150015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 150016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 150017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 150023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 150025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 150027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 150029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 150033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 150035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 150037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 150039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 150041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 150047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 150049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 150051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 150053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 150055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 150057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 150059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 150061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 150063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[10]
.sym 150065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 150066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 150067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 150068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 150069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 150071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 150073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 150075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 150077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 150079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 150081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 150083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 150085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 150087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 150089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 150095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 150097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 150099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 150101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 150111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 150113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 150115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 150117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 150142 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150152 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150153 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150154 spi_out.state_SB_DFFESR_Q_D[0]
.sym 150161 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 150162 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 150163 PIN_21$SB_IO_OUT
.sym 150164 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150165 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150166 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 150167 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 150168 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150169 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150170 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 150171 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150172 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150173 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 150176 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150177 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150178 PIN_21$SB_IO_OUT
.sym 150179 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 150180 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150181 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150205 spi_out.addr_SB_DFFESR_Q_R
.sym 150535 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150539 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 150540 $PACKER_VCC_NET
.sym 150541 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150543 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 150544 $PACKER_VCC_NET
.sym 150545 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150547 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 150548 $PACKER_VCC_NET
.sym 150549 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150551 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 150552 $PACKER_VCC_NET
.sym 150553 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150557 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 150561 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 150565 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 150567 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150571 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 150572 $PACKER_VCC_NET
.sym 150575 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 150576 $PACKER_VCC_NET
.sym 150577 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 150599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3_SB_LUT4_O_1_I3[3]
.sym 150611 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 150612 $PACKER_VCC_NET
.sym 150613 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150614 fft_block.reg_stage.w_cms_reg[25]
.sym 150615 fft_block.reg_stage.w_c_reg[17]
.sym 150616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150619 fft_block.reg_stage.w_cps_reg[25]
.sym 150620 fft_block.reg_stage.w_c_reg[17]
.sym 150621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150624 fft_block.reg_stage.w_cps_reg[18]
.sym 150625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 150628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150629 fft_block.reg_stage.w_cms_reg[25]
.sym 150631 fft_block.reg_stage.w_cps_reg[26]
.sym 150632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 150633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 150634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 150635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 150636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 150639 fft_block.reg_stage.w_c_reg[17]
.sym 150640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 150641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 150642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 150643 fft_block.reg_stage.w_cps_reg[22]
.sym 150644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 150645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 150647 $PACKER_VCC_NET
.sym 150649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 150650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.sym 150651 fft_block.reg_stage.w_cps_reg[22]
.sym 150652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 150653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 150654 fft_block.reg_stage.w_c_reg[17]
.sym 150655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 150656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 150657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 150659 fft_block.reg_stage.w_cps_reg[26]
.sym 150660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 150661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 150663 fft_block.reg_stage.w_cms_reg[19]
.sym 150664 fft_block.reg_stage.w_cms_reg[18]
.sym 150665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 150667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 150668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 150669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 150671 fft_block.reg_stage.w_cms_reg[18]
.sym 150672 fft_block.reg_stage.w_cms_reg[19]
.sym 150673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 150675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 150676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 150677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 150678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 150679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 150680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 150681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 150682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 150683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 150684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 150685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 150686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 150687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 150688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 150689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 150691 $PACKER_VCC_NET
.sym 150692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 150695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 150696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 150697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 150699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 150703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 150704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[2]
.sym 150705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 150706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 150707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 150708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 150711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 150712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 150713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 150714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 150715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 150716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 150717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 150719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150723 fft_block.reg_stage.w_cms_reg[18]
.sym 150724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 150725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 150731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 150733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 150736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_I2[1]
.sym 150737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 150740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 150741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 150743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 150745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150746 fft_block.reg_stage.w_cms_reg[18]
.sym 150747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 150752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 150754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 150757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 150759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 150760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 150762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 150763 fft_block.reg_stage.w_cms_reg[19]
.sym 150764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3[3]
.sym 150766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 150767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 150768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150769 fft_block.reg_stage.w_input_regs[38]
.sym 150770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0[0]
.sym 150771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 150775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 150777 fft_block.reg_stage.w_input_regs[38]
.sym 150778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 150779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 150780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 150781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 150782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 150783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 150784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 150785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 150786 fft_block.reg_stage.w_c_reg[19]
.sym 150787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 150788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[1]
.sym 150791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[5]
.sym 150792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 150793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 150794 fft_block.reg_stage.w_c_reg[19]
.sym 150795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 150796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150798 fft_block.reg_stage.w_c_reg[19]
.sym 150799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[2]
.sym 150803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[6]
.sym 150804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 150805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 150807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 150808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 150809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 150810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 150811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 150812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 150813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 150814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.input_0_exp[3]
.sym 150815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 150816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 150817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 150818 fft_block.reg_stage.w_c_reg[17]
.sym 150819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150830 fft_block.reg_stage.w_c_reg[17]
.sym 150831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 150846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 150923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150924 fft_block.reg_stage.w_input_regs[44]
.sym 150925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 150927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150928 fft_block.reg_stage.w_input_regs[44]
.sym 150929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 150931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150932 fft_block.reg_stage.w_input_regs[43]
.sym 150933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 150935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150936 fft_block.reg_stage.w_input_regs[45]
.sym 150937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 150939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150940 fft_block.reg_stage.w_input_regs[45]
.sym 150941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 150947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 150948 fft_block.reg_stage.w_input_regs[43]
.sym 150949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 150950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[1]
.sym 150957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[1]
.sym 150958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[5]
.sym 150973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[5]
.sym 150983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 150988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 151000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 151004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 151008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 151012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 151013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 151016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 151017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 151020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 151021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 151024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 151025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 151028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 151029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 151032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 151033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 151036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 151037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 151040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[14]
.sym 151041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 151042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 151044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[15]
.sym 151045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[15]
.sym 151046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[10]
.sym 151050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 151057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 151061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 151069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 151073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 151077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 151079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[9]
.sym 151081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 151082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 151083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 151084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[7]
.sym 151085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[7]
.sym 151087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[13]
.sym 151089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 151090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 151094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[13]
.sym 151098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 151103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[14]
.sym 151105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 151106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 151119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 151121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 151123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[15]
.sym 151125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[15]
.sym 151135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[12]
.sym 151137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[12]
.sym 151139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[11]
.sym 151141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[11]
.sym 151175 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 151180 spi_out.count_spi[1]
.sym 151184 spi_out.count_spi[2]
.sym 151185 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151188 spi_out.count_spi[3]
.sym 151189 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151192 spi_out.count_spi[4]
.sym 151193 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 151196 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 151197 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 151198 spi_out.count_spi[1]
.sym 151199 spi_out.count_spi[2]
.sym 151200 spi_out.count_spi[3]
.sym 151201 spi_out.count_spi[4]
.sym 151203 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 151204 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 151205 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 151232 spi_out.count_spi[1]
.sym 151233 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 151237 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 151559 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 151564 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 151568 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 151572 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 151576 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 151579 $PACKER_VCC_NET
.sym 151581 $nextpnr_ICESTORM_LC_35$I3
.sym 151584 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 151585 $nextpnr_ICESTORM_LC_35$COUT
.sym 151586 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 151597 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 151617 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 151618 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 151623 fft_block.reg_stage.w_cps_reg[22]
.sym 151624 fft_block.reg_stage.w_c_reg[17]
.sym 151625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151628 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 151629 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 151630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 151631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 151632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[2]
.sym 151633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 151636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151640 spi_out.spi_master.master_ready
.sym 151641 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 151647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 151648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 151649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151652 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 151653 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151654 fft_block.reg_stage.w_cps_reg[26]
.sym 151655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 151656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 151657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 151660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 151663 fft_block.reg_stage.w_cps_reg[26]
.sym 151664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 151665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151667 $PACKER_VCC_NET
.sym 151669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 151671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[2]
.sym 151672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[3]
.sym 151674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 151675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 151676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151679 fft_block.reg_stage.w_cps_reg[26]
.sym 151680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 151681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 151683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 151684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 151691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 151692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 151693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 151695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 151696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 151697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 151699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 151700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 151701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 151702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 151703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 151704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 151705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 151706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 151707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 151708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 151709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[4]
.sym 151711 $PACKER_VCC_NET
.sym 151713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 151714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 151715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 151716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 151720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 151721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 151725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 151726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 151730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 151731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 151732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 151733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 151734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 151735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 151736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 151739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 151740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_I1_I3[3]
.sym 151741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 151743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 151744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 151745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 151746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[1]
.sym 151747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 151748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 151749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I3[3]
.sym 151751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 151755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 151756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 151757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 151758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 151759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 151760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 151761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 151762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 151763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[1].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 151764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 151765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 151766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 151767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 151771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]
.sym 151772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 151773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 151777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 151779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 151780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 151781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 151783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 151788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 151789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 151792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 151793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 151797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 151801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 151805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 151819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 151821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 151823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 151825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 151827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 151828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
.sym 151829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 151839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 151840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 151841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 151843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 151844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 151845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 151848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 151849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 151866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[3]
.sym 151882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 151898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 151923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 151925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 151927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 151929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 151931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 151933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 151935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 151937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 151942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 151958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[8]
.sym 151962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 151970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[15]
.sym 151974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[2]
.sym 151982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[0]
.sym 151989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[0]
.sym 151990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[6]
.sym 151994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[3]
.sym 152001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[6]
.sym 152009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[2]
.sym 152018 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 152019 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 152020 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152021 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[8]
.sym 152033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[4]
.sym 152037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[3]
.sym 152041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.reg_z[8]
.sym 152043 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 152044 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 152045 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152046 spi_out.send_data[4]
.sym 152050 spi_out.send_data[2]
.sym 152054 spi_out.send_data[5]
.sym 152058 spi_out.send_data[0]
.sym 152062 spi_out.send_data[1]
.sym 152067 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 152068 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 152069 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 152078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 152090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 152094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 152098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[7]
.sym 152118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[9]
.sym 152130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[14]
.sym 152138 spi_out.spi_master.r_SM_CS[1]
.sym 152139 spi_out.spi_master.master_ready
.sym 152140 spi_out.spi_master.r_SM_CS[0]
.sym 152141 spi_out.start_tx
.sym 152142 spi_out.spi_master.master_ready
.sym 152143 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 152144 spi_out.spi_master.r_SM_CS[1]
.sym 152145 spi_out.spi_master.r_SM_CS[0]
.sym 152167 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 152172 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 152176 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 152180 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 152184 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 152188 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 152193 $nextpnr_ICESTORM_LC_2$I3
.sym 152194 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 152195 spi_out.spi_master.master_ready
.sym 152196 spi_out.spi_master.r_SM_CS[0]
.sym 152197 spi_out.spi_master.r_SM_CS[1]
.sym 152205 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 152213 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 152217 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 152218 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 152225 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 152583 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152588 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152592 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 152593 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152595 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 152596 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152597 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152601 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152602 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 152603 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152604 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152605 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 152608 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152609 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152611 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 152612 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 152613 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 152618 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 152637 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 152674 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 152679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152683 $PACKER_VCC_NET
.sym 152684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152687 $PACKER_VCC_NET
.sym 152689 $nextpnr_ICESTORM_LC_37$I3
.sym 152692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[7].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 152703 fft_block.reg_stage.w_cps_reg[22]
.sym 152704 fft_block.reg_stage.w_c_reg[17]
.sym 152705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152719 $PACKER_VCC_NET
.sym 152721 $nextpnr_ICESTORM_LC_18$I3
.sym 152724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[4]
.sym 152736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3[2]
.sym 152738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 152739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 152740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[0]
.sym 152744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_I1[2]
.sym 152745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 152747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 152748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 152751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 152752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[3]
.sym 152753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 152756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 152757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 152763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 152764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 152765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 152772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 152773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152780 fft_block.reg_stage.w_cps_reg[18]
.sym 152781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.in_1_SB_LUT4_O_I3[2]
.sym 152794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 152796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 152797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152799 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152800 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 152801 spi_out.spi_master.master_ready
.sym 152808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 152809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 152811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 152813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 152814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 152815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 152816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 152817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 152823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[2]
.sym 152825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[2]
.sym 152830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[1]
.sym 152831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[1]
.sym 152832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[0]
.sym 152833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[0]
.sym 152839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 152841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 152847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 152848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[1]
.sym 152849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 152855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 152857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 152867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[4]
.sym 152869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 152876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[5]
.sym 152885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 152886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 152887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 152888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 152889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 152896 fft_block.reg_stage.w_c_reg[17]
.sym 152897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 152898 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 152899 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 152900 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 152901 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 152907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 152908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 152909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 152925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 152927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[6]
.sym 152929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[6]
.sym 152936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[15]
.sym 152937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[15]
.sym 152939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[7]
.sym 152941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 152945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[8]
.sym 152949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 152953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 152957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 152960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 152961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 152969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 152971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[11]
.sym 152973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[11]
.sym 152975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 152977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 152979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 152981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 152983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 152984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 152985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 152987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[10]
.sym 152989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[10]
.sym 152991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[9]
.sym 152993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[9]
.sym 152994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 152995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[14]
.sym 152996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[14]
.sym 152997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[15].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 153022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[5]
.sym 153026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[4]
.sym 153041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 153046 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 153047 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 153048 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 153049 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 153050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult[4]
.sym 153066 spi_out.send_data[3]
.sym 153071 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 153072 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 153073 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 153079 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 153080 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 153081 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 153086 spi_out.send_data[7]
.sym 153090 spi_out.send_data[6]
.sym 153094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 153105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_O
.sym 153159 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 153160 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 153161 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 153172 spi_out.spi_master.r_SM_CS[1]
.sym 153173 spi_out.spi_master.r_SM_CS[0]
.sym 153174 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 153184 PIN_16_SB_LUT4_O_I3
.sym 153185 spi_out.start_tx
.sym 153192 spi_out.spi_master.r_SM_CS[1]
.sym 153193 spi_out.spi_master.r_SM_CS[0]
.sym 153197 spi_out.spi_master.r_SM_CS[1]
.sym 153200 spi_out.spi_master.r_SM_CS[0]
.sym 153201 spi_out.spi_master.r_SM_CS[1]
.sym 153213 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 153214 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 153218 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 153223 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 153227 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153228 $PACKER_VCC_NET
.sym 153231 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 153232 $PACKER_VCC_NET
.sym 153233 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 153235 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 153236 $PACKER_VCC_NET
.sym 153237 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 153239 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 153240 $PACKER_VCC_NET
.sym 153241 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 153243 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 153244 $PACKER_VCC_NET
.sym 153245 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 153247 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153248 $PACKER_VCC_NET
.sym 153249 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 153253 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 153665 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 153880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 153881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[1]
.sym 153889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel[0]
.sym 153916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 153917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 153971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 153972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 153973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 153983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 153984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 153985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 153991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 153993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 153995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[12]
.sym 153997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[12]
.sym 154012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 154013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult
.sym 154015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 154017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 154019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.Bit_adder.generate_N_bit_Adder[13].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.t[13]
.sym 154021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 154032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 154033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_O[1]
.sym 154050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.state_SB_DFFE_Q_D
.sym 154057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 154058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I1_I2[2]
.sym 154076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[0]
.sym 154077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.start_mult_SB_LUT4_I3_1_O[1]
.sym 154088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 154089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 154098 fft_block.start_calc
.sym 154099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 154100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 154101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 154102 fft_block.start_calc
.sym 154103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 154104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 154105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 154109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.data_valid_SB_LUT4_I3_1_O
.sym 154111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 154112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 154113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 154134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multplier.p[13]
.sym 154152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 154153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 154156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 154157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 154159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 154160 fft_block.start_calc
.sym 154161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[2]
.sym 154162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 154169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.sel_SB_DFFESR_Q_R
.sym 154172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_D[0]
.sym 154173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 154175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[0]
.sym 154176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state[1]
.sym 154177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.state_SB_DFFESR_Q_R[0]
.sym 158725 PIN_21$SB_IO_OUT
.sym 163886 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 164401 PIN_16_SB_LUT4_O_I3
