

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Tue Mar 30 01:30:33 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       solution1
* Product family: artix7l
* Target device:  xc7a75tlftg256-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.784|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  558|  558|  558|  558|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_t   |  199|  199|         1|          -|          -|   200|    no    |
        |- Loop 2     |   25|   25|         1|          -|          -|    25|    no    |
        |- Loop 3     |    6|    6|         2|          -|          -|     3|    no    |
        |- Loop 4     |  323|  323|        19|          -|          -|    17|    no    |
        | + Loop 4.1  |   16|   16|         2|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    475|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        1|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    203|
|Register         |        -|      -|    126|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      0|    126|    678|
+-----------------+---------+-------+-------+-------+
|Available        |      210|    180|  94400|  47200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |    ~0   |      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |t_U    |keccak_absorb_t  |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                 |        1|  0|   0|   200|    8|     1|         1600|
    +-------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+-----+------------+------------+
    |i_4_fu_246_p2        |     +    |      0|  0|   15|           5|           1|
    |i_5_fu_286_p2        |     +    |      0|  0|   15|           5|           1|
    |i_6_fu_306_p2        |     +    |      0|  0|   13|           4|           1|
    |indvarinc_fu_218_p2  |     +    |      0|  0|   15|           8|           1|
    |sum_i_fu_316_p2      |     +    |      0|  0|   15|           8|           8|
    |tmp_3_fu_263_p2      |     +    |      0|  0|   10|           2|           1|
    |tmp_1_fu_257_p2      |   icmp   |      0|  0|    8|           2|           2|
    |tmp_4_fu_280_p2      |   icmp   |      0|  0|   11|           5|           5|
    |tmp_7_fu_240_p2      |   icmp   |      0|  0|   11|           5|           4|
    |tmp_i_fu_300_p2      |   icmp   |      0|  0|   11|           4|           5|
    |tmp_s_fu_229_p2      |   icmp   |      0|  0|   11|           8|           7|
    |r_fu_352_p2          |    or    |      0|  0|   71|          64|          64|
    |t_d1                 |    or    |      0|  0|   16|           8|           9|
    |tmp_3_i_fu_346_p2    |    shl   |      0|  0|  182|          64|          64|
    |tmp_8_fu_358_p2      |    xor   |      0|  0|   71|          64|          64|
    +---------------------+----------+-------+---+-----+------------+------------+
    |Total                |          |      0|  0|  475|         256|         237|
    +---------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  50|         11|    1|         11|
    |i_2_reg_172     |   9|          2|    2|          4|
    |i_3_reg_183     |   9|          2|    5|         10|
    |i_i_reg_194     |   9|          2|    4|          8|
    |i_reg_161       |   9|          2|    5|         10|
    |invdar_reg_150  |   9|          2|    8|         16|
    |r_i_reg_206     |   9|          2|   64|        128|
    |s_address0      |  21|          4|    5|         20|
    |s_d0            |  15|          3|   64|        192|
    |t_address0      |  27|          5|    8|         40|
    |t_address1      |  15|          3|    8|         24|
    |t_d0            |  21|          4|    8|         32|
    +----------------+----+-----------+-----+-----------+
    |Total           | 203|         42|  182|        495|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  10|   0|   10|          0|
    |i_2_cast5_reg_381  |   2|   0|   64|         62|
    |i_2_reg_172        |   2|   0|    2|          0|
    |i_3_cast4_reg_405  |   5|   0|   64|         59|
    |i_3_reg_183        |   5|   0|    5|          0|
    |i_5_reg_413        |   5|   0|    5|          0|
    |i_6_reg_426        |   4|   0|    4|          0|
    |i_i_reg_194        |   4|   0|    4|          0|
    |i_reg_161          |   5|   0|    5|          0|
    |invdar_reg_150     |   8|   0|    8|          0|
    |r_i_reg_206        |  64|   0|   64|          0|
    |s_addr_1_reg_436   |   5|   0|    5|          0|
    |tmp_3_reg_389      |   2|   0|    2|          0|
    |tmp_5_reg_418      |   5|   0|    8|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 126|   0|  250|        124|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|s_address0  | out |    5|  ap_memory |       s       |     array    |
|s_ce0       | out |    1|  ap_memory |       s       |     array    |
|s_we0       | out |    1|  ap_memory |       s       |     array    |
|s_d0        | out |   64|  ap_memory |       s       |     array    |
|s_q0        |  in |   64|  ap_memory |       s       |     array    |
|m_address0  | out |    2|  ap_memory |       m       |     array    |
|m_ce0       | out |    1|  ap_memory |       m       |     array    |
|m_q0        |  in |    8|  ap_memory |       m       |     array    |
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	3  / (!tmp_7)
	4  / (tmp_7)
4 --> 
	5  / (!tmp_1)
	6  / (tmp_1)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_4)
8 --> 
	9  / (!tmp_i)
	10  / (tmp_i)
9 --> 
	8  / true
10 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 11 [1/1] (2.77ns)   --->   "%t = alloca [200 x i8], align 16" [fips202.c:369]   --->   Operation 11 'alloca' 't' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 12 [1/1] (1.35ns)   --->   "br label %meminst"   --->   Operation 12 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%invdar = phi i8 [ 0, %0 ], [ %indvarinc, %meminst ]" [fips202.c:369]   --->   Operation 13 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.71ns)   --->   "%indvarinc = add i8 %invdar, 1" [fips202.c:369]   --->   Operation 14 'add' 'indvarinc' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = zext i8 %invdar to i64" [fips202.c:369]   --->   Operation 15 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_addr = getelementptr [200 x i8]* %t, i64 0, i64 %tmp" [fips202.c:369]   --->   Operation 16 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.77ns)   --->   "store i8 0, i8* %t_addr, align 1" [fips202.c:369]   --->   Operation 17 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 18 [1/1] (1.24ns)   --->   "%tmp_s = icmp eq i8 %invdar, -57" [fips202.c:369]   --->   Operation 18 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader1.preheader, label %meminst" [fips202.c:369]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "br label %.preheader1" [fips202.c:372]   --->   Operation 22 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_4, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%i_cast6 = zext i5 %i to i64" [fips202.c:372]   --->   Operation 24 'zext' 'i_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.21ns)   --->   "%tmp_7 = icmp eq i5 %i, -7" [fips202.c:372]   --->   Operation 25 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 26 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.54ns)   --->   "%i_4 = add i5 %i, 1" [fips202.c:372]   --->   Operation 27 'add' 'i_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %.preheader.preheader, label %1" [fips202.c:372]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %i_cast6" [fips202.c:373]   --->   Operation 29 'getelementptr' 's_addr' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.77ns)   --->   "store i64 0, i64* %s_addr, align 8" [fips202.c:373]   --->   Operation 30 'store' <Predicate = (!tmp_7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader1" [fips202.c:372]   --->   Operation 31 'br' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:386]   --->   Operation 32 'br' <Predicate = (tmp_7)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %tmp_3, %2 ], [ 0, %.preheader.preheader ]" [fips202.c:386]   --->   Operation 33 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_2_cast5 = zext i2 %i_2 to i64" [fips202.c:386]   --->   Operation 34 'zext' 'i_2_cast5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.79ns)   --->   "%tmp_1 = icmp eq i2 %i_2, -1" [fips202.c:386]   --->   Operation 35 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 36 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.20ns)   --->   "%tmp_3 = add i2 %i_2, 1" [fips202.c:386]   --->   Operation 37 'add' 'tmp_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %2" [fips202.c:386]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3 x i8]* %m, i64 0, i64 %i_2_cast5" [fips202.c:387]   --->   Operation 39 'getelementptr' 'm_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (1.75ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:387]   --->   Operation 40 'load' 'm_load' <Predicate = (!tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 135" [fips202.c:389]   --->   Operation 41 'getelementptr' 't_addr_2' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:389]   --->   Operation 42 'load' 't_load' <Predicate = (tmp_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 5 <SV = 4> <Delay = 4.52>
ST_5 : Operation 43 [1/2] (1.75ns)   --->   "%m_load = load i8* %m_addr, align 1" [fips202.c:387]   --->   Operation 43 'load' 'm_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 %i_2_cast5" [fips202.c:387]   --->   Operation 44 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %t_addr_3, align 1" [fips202.c:387]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:386]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.54>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [200 x i8]* %t, i64 0, i64 3" [fips202.c:388]   --->   Operation 47 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.77ns)   --->   "store i8 6, i8* %t_addr_1, align 1" [fips202.c:388]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 49 [1/2] (2.77ns)   --->   "%t_load = load i8* %t_addr_2, align 1" [fips202.c:389]   --->   Operation 49 'load' 't_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = or i8 %t_load, -128" [fips202.c:389]   --->   Operation 50 'or' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (2.77ns)   --->   "store i8 %tmp_2, i8* %t_addr_2, align 1" [fips202.c:389]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_6 : Operation 52 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:391]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 1.54>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ 0, %3 ], [ %i_5, %load64.exit ]"   --->   Operation 53 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%i_3_cast4 = zext i5 %i_3 to i64" [fips202.c:391]   --->   Operation 54 'zext' 'i_3_cast4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.21ns)   --->   "%tmp_4 = icmp eq i5 %i_3, -15" [fips202.c:391]   --->   Operation 55 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 56 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.54ns)   --->   "%i_5 = add i5 %i_3, 1" [fips202.c:391]   --->   Operation 57 'add' 'i_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %8, label %5" [fips202.c:391]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)" [fips202.c:392]   --->   Operation 59 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.35ns)   --->   "br label %6" [fips202.c:27->fips202.c:392]   --->   Operation 60 'br' <Predicate = (!tmp_4)> <Delay = 1.35>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [fips202.c:393]   --->   Operation 61 'ret' <Predicate = (tmp_4)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.49>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %5 ], [ %i_6, %7 ]"   --->   Operation 62 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%r_i = phi i64 [ 0, %5 ], [ %r, %7 ]"   --->   Operation 63 'phi' 'r_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (1.21ns)   --->   "%tmp_i = icmp eq i4 %i_i, -8" [fips202.c:27->fips202.c:392]   --->   Operation 64 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 65 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (1.49ns)   --->   "%i_6 = add i4 %i_i, 1" [fips202.c:27->fips202.c:392]   --->   Operation 66 'add' 'i_6' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %load64.exit, label %7" [fips202.c:27->fips202.c:392]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_9_i_cast = zext i4 %i_i to i8" [fips202.c:28->fips202.c:392]   --->   Operation 68 'zext' 'tmp_9_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.71ns)   --->   "%sum_i = add i8 %tmp_9_i_cast, %tmp_5" [fips202.c:28->fips202.c:392]   --->   Operation 69 'add' 'sum_i' <Predicate = (!tmp_i)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i8 %sum_i to i64" [fips202.c:28->fips202.c:392]   --->   Operation 70 'zext' 'sum_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr [200 x i8]* %t, i64 0, i64 %sum_i_cast" [fips202.c:28->fips202.c:392]   --->   Operation 71 'getelementptr' 't_addr_4' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_8 : Operation 72 [2/2] (2.77ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 1" [fips202.c:28->fips202.c:392]   --->   Operation 72 'load' 't_load_1' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr [25 x i64]* %s, i64 0, i64 %i_3_cast4" [fips202.c:392]   --->   Operation 73 'getelementptr' 's_addr_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_8 : Operation 74 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_1, align 8" [fips202.c:392]   --->   Operation 74 'load' 's_load' <Predicate = (tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>

State 9 <SV = 7> <Delay = 5.19>
ST_9 : Operation 75 [1/2] (2.77ns)   --->   "%t_load_1 = load i8* %t_addr_4, align 1" [fips202.c:28->fips202.c:392]   --->   Operation 75 'load' 't_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_i_11 = zext i8 %t_load_1 to i64" [fips202.c:28->fips202.c:392]   --->   Operation 76 'zext' 'tmp_i_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_6 = trunc i4 %i_i to i3" [fips202.c:27->fips202.c:392]   --->   Operation 77 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_1_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_6, i3 0)" [fips202.c:28->fips202.c:392]   --->   Operation 78 'bitconcatenate' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_2_i = zext i6 %tmp_1_i to i64" [fips202.c:28->fips202.c:392]   --->   Operation 79 'zext' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp_3_i = shl i64 %tmp_i_11, %tmp_2_i" [fips202.c:28->fips202.c:392]   --->   Operation 80 'shl' 'tmp_3_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (2.42ns) (out node of the LUT)   --->   "%r = or i64 %tmp_3_i, %r_i" [fips202.c:28->fips202.c:392]   --->   Operation 81 'or' 'r' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "br label %6" [fips202.c:27->fips202.c:392]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 6.78>
ST_10 : Operation 83 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr_1, align 8" [fips202.c:392]   --->   Operation 83 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 84 [1/1] (1.24ns)   --->   "%tmp_8 = xor i64 %s_load, %r_i" [fips202.c:392]   --->   Operation 84 'xor' 'tmp_8' <Predicate = true> <Delay = 1.24> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (2.77ns)   --->   "store i64 %tmp_8, i64* %s_addr_1, align 8" [fips202.c:392]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:391]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t            (alloca           ) [ 00111111111]
StgValue_12  (br               ) [ 01100000000]
invdar       (phi              ) [ 00100000000]
indvarinc    (add              ) [ 01100000000]
tmp          (zext             ) [ 00000000000]
t_addr       (getelementptr    ) [ 00000000000]
StgValue_17  (store            ) [ 00000000000]
tmp_s        (icmp             ) [ 00100000000]
StgValue_19  (specloopname     ) [ 00000000000]
empty        (speclooptripcount) [ 00000000000]
StgValue_21  (br               ) [ 01100000000]
StgValue_22  (br               ) [ 00110000000]
i            (phi              ) [ 00010000000]
i_cast6      (zext             ) [ 00000000000]
tmp_7        (icmp             ) [ 00010000000]
empty_7      (speclooptripcount) [ 00000000000]
i_4          (add              ) [ 00110000000]
StgValue_28  (br               ) [ 00000000000]
s_addr       (getelementptr    ) [ 00000000000]
StgValue_30  (store            ) [ 00000000000]
StgValue_31  (br               ) [ 00110000000]
StgValue_32  (br               ) [ 00011100000]
i_2          (phi              ) [ 00001000000]
i_2_cast5    (zext             ) [ 00000100000]
tmp_1        (icmp             ) [ 00001100000]
empty_8      (speclooptripcount) [ 00000000000]
tmp_3        (add              ) [ 00011100000]
StgValue_38  (br               ) [ 00000000000]
m_addr       (getelementptr    ) [ 00000100000]
t_addr_2     (getelementptr    ) [ 00000010000]
m_load       (load             ) [ 00000000000]
t_addr_3     (getelementptr    ) [ 00000000000]
StgValue_45  (store            ) [ 00000000000]
StgValue_46  (br               ) [ 00011100000]
t_addr_1     (getelementptr    ) [ 00000000000]
StgValue_48  (store            ) [ 00000000000]
t_load       (load             ) [ 00000000000]
tmp_2        (or               ) [ 00000000000]
StgValue_51  (store            ) [ 00000000000]
StgValue_52  (br               ) [ 00000011111]
i_3          (phi              ) [ 00000001000]
i_3_cast4    (zext             ) [ 00000000110]
tmp_4        (icmp             ) [ 00000001111]
empty_9      (speclooptripcount) [ 00000000000]
i_5          (add              ) [ 00000011111]
StgValue_58  (br               ) [ 00000000000]
tmp_5        (bitconcatenate   ) [ 00000000110]
StgValue_60  (br               ) [ 00000001111]
StgValue_61  (ret              ) [ 00000000000]
i_i          (phi              ) [ 00000000110]
r_i          (phi              ) [ 00000000111]
tmp_i        (icmp             ) [ 00000001111]
empty_10     (speclooptripcount) [ 00000000000]
i_6          (add              ) [ 00000001111]
StgValue_67  (br               ) [ 00000000000]
tmp_9_i_cast (zext             ) [ 00000000000]
sum_i        (add              ) [ 00000000000]
sum_i_cast   (zext             ) [ 00000000000]
t_addr_4     (getelementptr    ) [ 00000000010]
s_addr_1     (getelementptr    ) [ 00000000001]
t_load_1     (load             ) [ 00000000000]
tmp_i_11     (zext             ) [ 00000000000]
tmp_6        (trunc            ) [ 00000000000]
tmp_1_i      (bitconcatenate   ) [ 00000000000]
tmp_2_i      (zext             ) [ 00000000000]
tmp_3_i      (shl              ) [ 00000000000]
r            (or               ) [ 00000001111]
StgValue_82  (br               ) [ 00000001111]
s_load       (load             ) [ 00000000000]
tmp_8        (xor              ) [ 00000000000]
StgValue_85  (store            ) [ 00000000000]
StgValue_86  (br               ) [ 00000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_t_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="t_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="t_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="8" slack="0"/>
<pin id="132" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
<pin id="134" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_17/2 t_load/4 StgValue_45/5 StgValue_48/6 StgValue_51/6 t_load_1/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="s_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_30/3 s_load/8 StgValue_85/10 "/>
</bind>
</comp>

<comp id="93" class="1004" name="m_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="2" slack="0"/>
<pin id="97" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="t_addr_2_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="t_addr_3_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="2" slack="1"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="t_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="t_addr_4_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="s_addr_1_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="1"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_1/8 "/>
</bind>
</comp>

<comp id="150" class="1005" name="invdar_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="invdar_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="1"/>
<pin id="163" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_2_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_2_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_3_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_3_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i_i_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_i_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/8 "/>
</bind>
</comp>

<comp id="206" class="1005" name="r_i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="64" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvarinc_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_cast6_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast6/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_7_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_2_cast5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast5/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_3_cast4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast4/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_5_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_i_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_9_i_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_cast/8 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="1"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sum_i_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_i_11_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_11/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_6_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_1_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="3" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_2_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i/9 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_3_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3_i/9 "/>
</bind>
</comp>

<comp id="352" class="1004" name="r_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="1"/>
<pin id="355" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="1"/>
<pin id="361" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="365" class="1005" name="indvarinc_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="376" class="1005" name="i_4_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_2_cast5_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2_cast5 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_3_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="m_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="1"/>
<pin id="396" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="t_addr_2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="i_3_cast4_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="1"/>
<pin id="407" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_3_cast4 "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_5_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_5_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="426" class="1005" name="i_6_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="431" class="1005" name="t_addr_4_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="436" class="1005" name="s_addr_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="r_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="100" pin="3"/><net_sink comp="72" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="40" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="142" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="222"><net_src comp="154" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="154" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="233"><net_src comp="154" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="165" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="244"><net_src comp="165" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="165" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="176" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="261"><net_src comp="176" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="176" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="72" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="269" pin="2"/><net_sink comp="72" pin=4"/></net>

<net id="279"><net_src comp="187" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="187" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="187" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="187" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="198" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="198" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="198" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="329"><net_src comp="72" pin="7"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="194" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="326" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="206" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="86" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="206" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="358" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="368"><net_src comp="218" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="379"><net_src comp="246" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="384"><net_src comp="252" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="392"><net_src comp="263" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="397"><net_src comp="93" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="402"><net_src comp="106" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="408"><net_src comp="276" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="416"><net_src comp="286" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="421"><net_src comp="292" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="429"><net_src comp="306" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="434"><net_src comp="135" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="439"><net_src comp="142" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="444"><net_src comp="352" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="210" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {3 10 }
	Port: m | {}
 - Input state : 
	Port: keccak_absorb : s | {8 10 }
	Port: keccak_absorb : m | {4 5 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		tmp : 1
		t_addr : 2
		StgValue_17 : 3
		tmp_s : 1
		StgValue_21 : 2
	State 3
		i_cast6 : 1
		tmp_7 : 1
		i_4 : 1
		StgValue_28 : 2
		s_addr : 2
		StgValue_30 : 3
	State 4
		i_2_cast5 : 1
		tmp_1 : 1
		tmp_3 : 1
		StgValue_38 : 2
		m_addr : 2
		m_load : 3
		t_load : 1
	State 5
		StgValue_45 : 1
	State 6
		StgValue_48 : 1
		tmp_2 : 1
		StgValue_51 : 1
	State 7
		i_3_cast4 : 1
		tmp_4 : 1
		i_5 : 1
		StgValue_58 : 2
		tmp_5 : 1
	State 8
		tmp_i : 1
		i_6 : 1
		StgValue_67 : 2
		tmp_9_i_cast : 1
		sum_i : 2
		sum_i_cast : 3
		t_addr_4 : 4
		t_load_1 : 5
		s_load : 1
	State 9
		tmp_i_11 : 1
		tmp_1_i : 1
		tmp_2_i : 2
		tmp_3_i : 3
		r : 4
	State 10
		tmp_8 : 1
		StgValue_85 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   indvarinc_fu_218  |    0    |    15   |
|          |      i_4_fu_246     |    0    |    15   |
|    add   |     tmp_3_fu_263    |    0    |    10   |
|          |      i_5_fu_286     |    0    |    15   |
|          |      i_6_fu_306     |    0    |    13   |
|          |     sum_i_fu_316    |    0    |    15   |
|----------|---------------------|---------|---------|
|    or    |     tmp_2_fu_269    |    0    |    0    |
|          |       r_fu_352      |    0    |    71   |
|----------|---------------------|---------|---------|
|    xor   |     tmp_8_fu_358    |    0    |    71   |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_229    |    0    |    11   |
|          |     tmp_7_fu_240    |    0    |    11   |
|   icmp   |     tmp_1_fu_257    |    0    |    8    |
|          |     tmp_4_fu_280    |    0    |    11   |
|          |     tmp_i_fu_300    |    0    |    9    |
|----------|---------------------|---------|---------|
|    shl   |    tmp_3_i_fu_346   |    0    |    19   |
|----------|---------------------|---------|---------|
|          |      tmp_fu_224     |    0    |    0    |
|          |    i_cast6_fu_235   |    0    |    0    |
|          |   i_2_cast5_fu_252  |    0    |    0    |
|   zext   |   i_3_cast4_fu_276  |    0    |    0    |
|          | tmp_9_i_cast_fu_312 |    0    |    0    |
|          |  sum_i_cast_fu_321  |    0    |    0    |
|          |   tmp_i_11_fu_326   |    0    |    0    |
|          |    tmp_2_i_fu_342   |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_5_fu_292    |    0    |    0    |
|          |    tmp_1_i_fu_334   |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |     tmp_6_fu_330    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   294   |
|----------|---------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|i_2_cast5_reg_381|   64   |
|   i_2_reg_172   |    2   |
|i_3_cast4_reg_405|   64   |
|   i_3_reg_183   |    5   |
|   i_4_reg_376   |    5   |
|   i_5_reg_413   |    5   |
|   i_6_reg_426   |    4   |
|   i_i_reg_194   |    4   |
|    i_reg_161    |    5   |
|indvarinc_reg_365|    8   |
|  invdar_reg_150 |    8   |
|  m_addr_reg_394 |    2   |
|   r_i_reg_206   |   64   |
|    r_reg_441    |   64   |
| s_addr_1_reg_436|    5   |
| t_addr_2_reg_399|    8   |
| t_addr_4_reg_431|    8   |
|  tmp_3_reg_389  |    2   |
|  tmp_5_reg_418  |    8   |
+-----------------+--------+
|      Total      |   335  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_72 |  p0  |   5  |   8  |   40   ||    27   |
|  grp_access_fu_72 |  p1  |   3  |   8  |   24   ||    9    |
|  grp_access_fu_72 |  p2  |   3  |   0  |    0   ||    15   |
|  grp_access_fu_86 |  p0  |   3  |   5  |   15   ||    15   |
|  grp_access_fu_86 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_100 |  p0  |   2  |   2  |    4   ||    9    |
|    i_i_reg_194    |  p0  |   2  |   4  |    8   ||    9    |
|    r_i_reg_206    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   347  || 11.4105 ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   294  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   11   |    -   |   102  |
|  Register |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   11   |   335  |   396  |
+-----------+--------+--------+--------+--------+
