###############################################################
#  Generated by:      Cadence Tempus 17.13-s098_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Sat May  2 20:21:51 2020
#  Design:            mtm_Alu
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET (3.421 ns) Setup Check with Pin u_mtm_Alu_core/data_crc_reg[2]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/data_A_reg[0]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/data_crc_reg[2]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493       -0.493
        Net Latency:+    0.501 (P)    0.501 (P)
            Arrival:=   20.007        0.007

              Setup:-    0.165
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.543
       Launch Clock:=    0.007
          Data Path:+   16.115
              Slack:=    3.421

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/data_A_reg[0]/CLK              -      CLK        R     (arrival)            33  0.280       -    0.007  
  u_mtm_Alu_deserializer/data_A_reg[0]/Q                -      CLK->Q     F     UCL_DFF               7  0.280   0.659    0.667  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g983/AUS   -      EIN->AUS   R     UCL_INV               1  0.626   0.130    0.797  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g964/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.204   0.127    0.923  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g940/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.271   0.117    1.040  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g939/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.154   0.118    1.158  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g937/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.203   0.107    1.265  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g936/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.156   0.124    1.389  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g934/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.210   0.107    1.496  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g933/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.179   0.136    1.632  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g931/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.225   0.106    1.738  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g930/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.174   0.120    1.858  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g928/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.201   0.104    1.962  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g927/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.177   0.190    2.152  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g925/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.326   0.133    2.284  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g924/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.185   0.120    2.404  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g922/AUS   -      EIN1->AUS  F     UCL_AON2B_2           1  0.198   0.205    2.610  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g920/COUT  -      CIN->COUT  F     UCL_FA                1  0.176   0.350    2.960  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g919/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.350    3.310  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g918/COUT  -      CIN->COUT  F     UCL_FA                1  0.202   0.363    3.674  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g917/COUT  -      CIN->COUT  F     UCL_FA                1  0.222   0.366    4.039  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g916/COUT  -      CIN->COUT  F     UCL_FA                1  0.218   0.360    4.399  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g915/COUT  -      CIN->COUT  F     UCL_FA                1  0.212   0.364    4.763  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g914/COUT  -      CIN->COUT  F     UCL_FA                1  0.220   0.385    5.149  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g913/COUT  -      CIN->COUT  F     UCL_FA                1  0.245   0.498    5.647  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g912/COUT  -      CIN->COUT  F     UCL_FA                1  0.372   0.433    6.079  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g911/COUT  -      CIN->COUT  F     UCL_FA                1  0.258   0.368    6.447  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g910/COUT  -      CIN->COUT  F     UCL_FA                1  0.210   0.365    6.812  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g909/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.365    7.177  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g908/COUT  -      CIN->COUT  F     UCL_FA                1  0.219   0.377    7.553  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g907/COUT  -      CIN->COUT  F     UCL_FA                1  0.233   0.364    7.918  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g906/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.361    8.279  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g905/COUT  -      CIN->COUT  F     UCL_FA                1  0.216   0.369    8.648  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g904/COUT  -      CIN->COUT  F     UCL_FA                1  0.224   0.374    9.022  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g903/COUT  -      CIN->COUT  F     UCL_FA                1  0.229   0.374    9.396  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g902/COUT  -      CIN->COUT  F     UCL_FA                1  0.227   0.392    9.788  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g901/COUT  -      CIN->COUT  F     UCL_FA                1  0.251   0.368   10.156  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g900/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.354   10.510  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g899/COUT  -      CIN->COUT  F     UCL_FA                1  0.206   0.363   10.874  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g898/COUT  -      CIN->COUT  F     UCL_FA                2  0.220   0.418   11.292  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g896/AUS   -      EIN0->AUS  F     UCL_XOR               3  0.297   0.605   11.897  
  u_mtm_Alu_core/g7584/AUS                              -      EIN1->AUS  F     UCL_XOR               2  0.849   0.416   12.314  
  u_mtm_Alu_core/g7460/AUS                              -      EIN3->AUS  R     UCL_OAI22             1  0.465   0.201   12.515  
  u_mtm_Alu_core/g7407/AUS                              -      EIN1->AUS  F     UCL_MUX2              2  0.364   0.483   12.998  
  u_mtm_Alu_core/g7318/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.767   0.401   13.399  
  u_mtm_Alu_core/g7302/AUS                              -      EIN0->AUS  F     UCL_XOR               2  0.404   0.419   13.818  
  u_mtm_Alu_core/g7294/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.561   0.404   14.222  
  u_mtm_Alu_core/g7288/AUS                              -      EIN0->AUS  F     UCL_XOR               2  0.446   0.432   14.653  
  u_mtm_Alu_core/g7283/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.580   0.374   15.027  
  u_mtm_Alu_core/g7278/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.382   0.519   15.546  
  u_mtm_Alu_core/g7254/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.594   0.359   15.905  
  u_mtm_Alu_core/g7252/AUS                              -      EIN1->AUS  R     UCL_NOR3              1  0.352   0.218   16.122  
  u_mtm_Alu_core/data_crc_reg[2]/D                      -      D          R     UCL_DFF               1  0.378   0.000   16.122  
#------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (3.763 ns) Setup Check with Pin u_mtm_Alu_core/data_crc_reg[0]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/data_A_reg[0]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/data_crc_reg[0]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493       -0.493
        Net Latency:+    0.493 (P)    0.501 (P)
            Arrival:=   19.999        0.007

              Setup:-    0.165
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.534
       Launch Clock:=    0.007
          Data Path:+   15.764
              Slack:=    3.763

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/data_A_reg[0]/CLK              -      CLK        R     (arrival)            33  0.280       -    0.007  
  u_mtm_Alu_deserializer/data_A_reg[0]/Q                -      CLK->Q     F     UCL_DFF               7  0.280   0.659    0.667  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g983/AUS   -      EIN->AUS   R     UCL_INV               1  0.626   0.130    0.797  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g964/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.204   0.127    0.923  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g940/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.271   0.117    1.040  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g939/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.154   0.118    1.158  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g937/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.203   0.107    1.265  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g936/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.156   0.124    1.389  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g934/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.210   0.107    1.496  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g933/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.179   0.136    1.632  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g931/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.225   0.106    1.738  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g930/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.174   0.120    1.858  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g928/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.201   0.104    1.962  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g927/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.177   0.190    2.152  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g925/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.326   0.133    2.284  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g924/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.185   0.120    2.404  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g922/AUS   -      EIN1->AUS  F     UCL_AON2B_2           1  0.198   0.205    2.610  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g920/COUT  -      CIN->COUT  F     UCL_FA                1  0.176   0.350    2.960  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g919/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.350    3.310  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g918/COUT  -      CIN->COUT  F     UCL_FA                1  0.202   0.363    3.674  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g917/COUT  -      CIN->COUT  F     UCL_FA                1  0.222   0.366    4.039  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g916/COUT  -      CIN->COUT  F     UCL_FA                1  0.218   0.360    4.399  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g915/COUT  -      CIN->COUT  F     UCL_FA                1  0.212   0.364    4.763  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g914/COUT  -      CIN->COUT  F     UCL_FA                1  0.220   0.385    5.149  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g913/COUT  -      CIN->COUT  F     UCL_FA                1  0.245   0.498    5.647  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g912/COUT  -      CIN->COUT  F     UCL_FA                1  0.372   0.433    6.079  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g911/COUT  -      CIN->COUT  F     UCL_FA                1  0.258   0.368    6.447  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g910/COUT  -      CIN->COUT  F     UCL_FA                1  0.210   0.365    6.812  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g909/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.365    7.177  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g908/COUT  -      CIN->COUT  F     UCL_FA                1  0.219   0.377    7.553  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g907/COUT  -      CIN->COUT  F     UCL_FA                1  0.233   0.364    7.918  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g906/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.361    8.279  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g905/COUT  -      CIN->COUT  F     UCL_FA                1  0.216   0.369    8.648  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g904/COUT  -      CIN->COUT  F     UCL_FA                1  0.224   0.374    9.022  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g903/COUT  -      CIN->COUT  F     UCL_FA                1  0.229   0.374    9.396  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g902/COUT  -      CIN->COUT  F     UCL_FA                1  0.227   0.392    9.788  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g901/COUT  -      CIN->COUT  F     UCL_FA                1  0.251   0.368   10.156  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g900/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.354   10.510  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g899/COUT  -      CIN->COUT  F     UCL_FA                1  0.206   0.363   10.874  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g898/COUT  -      CIN->COUT  F     UCL_FA                2  0.220   0.418   11.292  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g896/AUS   -      EIN0->AUS  F     UCL_XOR               3  0.297   0.605   11.897  
  u_mtm_Alu_core/g7584/AUS                              -      EIN1->AUS  F     UCL_XOR               2  0.849   0.416   12.314  
  u_mtm_Alu_core/g7460/AUS                              -      EIN3->AUS  R     UCL_OAI22             1  0.465   0.201   12.515  
  u_mtm_Alu_core/g7407/AUS                              -      EIN1->AUS  F     UCL_MUX2              2  0.364   0.483   12.998  
  u_mtm_Alu_core/g7318/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.767   0.401   13.399  
  u_mtm_Alu_core/g7302/AUS                              -      EIN0->AUS  F     UCL_XOR               2  0.404   0.419   13.818  
  u_mtm_Alu_core/g7294/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.561   0.404   14.222  
  u_mtm_Alu_core/g7288/AUS                              -      EIN0->AUS  F     UCL_XOR               2  0.446   0.432   14.653  
  u_mtm_Alu_core/g7282/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.580   0.382   15.035  
  u_mtm_Alu_core/g7277/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.400   0.498   15.534  
  u_mtm_Alu_core/g7271/AUS                              -      EIN1->AUS  R     UCL_NOR3              1  0.570   0.237   15.771  
  u_mtm_Alu_core/data_crc_reg[0]/D                      -      D          R     UCL_DFF               1  0.372   0.000   15.771  
#------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (4.358 ns) Setup Check with Pin u_mtm_Alu_core/data_crc_reg[1]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) u_mtm_Alu_deserializer/data_A_reg[0]/CLK
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_core/data_crc_reg[1]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493       -0.493
        Net Latency:+    0.501 (P)    0.501 (P)
            Arrival:=   20.007        0.007

              Setup:-    0.167
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.541
       Launch Clock:=    0.007
          Data Path:+   15.176
              Slack:=    4.358

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  u_mtm_Alu_deserializer/data_A_reg[0]/CLK              -      CLK        R     (arrival)            33  0.280       -    0.007  
  u_mtm_Alu_deserializer/data_A_reg[0]/Q                -      CLK->Q     F     UCL_DFF               7  0.280   0.659    0.667  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g983/AUS   -      EIN->AUS   R     UCL_INV               1  0.626   0.130    0.797  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g964/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.204   0.127    0.923  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g940/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.271   0.117    1.040  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g939/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.154   0.118    1.158  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g937/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.203   0.107    1.265  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g936/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.156   0.124    1.389  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g934/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.210   0.107    1.496  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g933/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.179   0.136    1.632  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g931/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.225   0.106    1.738  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g930/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.174   0.120    1.858  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g928/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.201   0.104    1.962  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g927/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.177   0.190    2.152  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g925/AUS   -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.326   0.133    2.284  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g924/AUS   -      EIN1->AUS  F     UCL_NAND2_WIDEN       2  0.185   0.120    2.404  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g922/AUS   -      EIN1->AUS  F     UCL_AON2B_2           1  0.198   0.205    2.610  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g920/COUT  -      CIN->COUT  F     UCL_FA                1  0.176   0.350    2.960  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g919/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.350    3.310  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g918/COUT  -      CIN->COUT  F     UCL_FA                1  0.202   0.363    3.674  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g917/COUT  -      CIN->COUT  F     UCL_FA                1  0.222   0.366    4.039  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g916/COUT  -      CIN->COUT  F     UCL_FA                1  0.218   0.360    4.399  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g915/COUT  -      CIN->COUT  F     UCL_FA                1  0.212   0.364    4.763  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g914/COUT  -      CIN->COUT  F     UCL_FA                1  0.220   0.385    5.149  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g913/COUT  -      CIN->COUT  F     UCL_FA                1  0.245   0.498    5.647  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g912/COUT  -      CIN->COUT  F     UCL_FA                1  0.372   0.433    6.079  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g911/COUT  -      CIN->COUT  F     UCL_FA                1  0.258   0.368    6.447  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g910/COUT  -      CIN->COUT  F     UCL_FA                1  0.210   0.365    6.812  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g909/COUT  -      CIN->COUT  F     UCL_FA                1  0.221   0.365    7.177  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g908/COUT  -      CIN->COUT  F     UCL_FA                1  0.219   0.377    7.553  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g907/COUT  -      CIN->COUT  F     UCL_FA                1  0.233   0.364    7.918  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g906/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.361    8.279  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g905/COUT  -      CIN->COUT  F     UCL_FA                1  0.216   0.369    8.648  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g904/COUT  -      CIN->COUT  F     UCL_FA                1  0.224   0.374    9.022  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g903/COUT  -      CIN->COUT  F     UCL_FA                1  0.229   0.374    9.396  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g902/COUT  -      CIN->COUT  F     UCL_FA                1  0.227   0.392    9.788  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g901/COUT  -      CIN->COUT  F     UCL_FA                1  0.251   0.368   10.156  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g900/COUT  -      CIN->COUT  F     UCL_FA                1  0.213   0.354   10.510  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g899/COUT  -      CIN->COUT  F     UCL_FA                1  0.206   0.363   10.874  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g898/COUT  -      CIN->COUT  F     UCL_FA                2  0.220   0.418   11.292  
  u_mtm_Alu_core/calculate_102_11:sub_140_45/g896/AUS   -      EIN0->AUS  F     UCL_XOR               3  0.297   0.605   11.897  
  u_mtm_Alu_core/g7584/AUS                              -      EIN1->AUS  F     UCL_XOR               2  0.849   0.416   12.314  
  u_mtm_Alu_core/g7460/AUS                              -      EIN3->AUS  R     UCL_OAI22             1  0.465   0.201   12.515  
  u_mtm_Alu_core/g7407/AUS                              -      EIN1->AUS  F     UCL_MUX2              2  0.364   0.483   12.998  
  u_mtm_Alu_core/g7318/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.767   0.401   13.399  
  u_mtm_Alu_core/g7302/AUS                              -      EIN0->AUS  F     UCL_XOR               2  0.404   0.419   13.818  
  u_mtm_Alu_core/g7256/AUS                              -      EIN1->AUS  F     UCL_XOR               1  0.561   0.372   14.190  
  u_mtm_Alu_core/g7255/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.391   0.362   14.552  
  u_mtm_Alu_core/g7253/AUS                              -      EIN0->AUS  F     UCL_XOR               1  0.415   0.395   14.947  
  u_mtm_Alu_core/g7250/AUS                              -      EIN1->AUS  R     UCL_NOR3              1  0.430   0.236   15.183  
  u_mtm_Alu_core/data_crc_reg[1]/D                      -      D          R     UCL_DFF               1  0.393   0.000   15.183  
#------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (5.948 ns) Setup Check with Pin u_mtm_Alu_deserializer/error_reg/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/error_reg/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.494 (P)    0.000 (I)
            Arrival:=   20.000        0.000

              Setup:-    0.136
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.565
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.617
              Slack:=    5.948

#---------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)         2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV           1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2       1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21         3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9017/AUS           -      EIN1->AUS  R     UCL_NOR2          3  0.476   0.280   10.874  
  u_mtm_Alu_deserializer/g9013/AUS           -      EIN0->AUS  F     UCL_NAND2A        8  0.425   0.503   11.376  
  u_mtm_Alu_deserializer/FE_OFC11_n_201/AUS  -      EIN->AUS   F     UCL_BUF4         59  0.932   0.731   12.107  
  u_mtm_Alu_deserializer/FE_DBTC3_n_201/AUS  -      EIN->AUS   R     UCL_INV4         42  0.917   0.531   12.638  
  u_mtm_Alu_deserializer/g8968/AUS           -      EIN0->AUS  F     UCL_NAND2A        1  0.845   0.214   12.852  
  u_mtm_Alu_deserializer/g8871/AUS           -      EIN2->AUS  R     UCL_OAI21         7  0.329   0.427   13.280  
  u_mtm_Alu_deserializer/g8601/AUS           -      SEL->AUS   R     UCL_MUX2B         1  1.100   0.338   13.617  
  u_mtm_Alu_deserializer/error_reg/D         -      D          R     UCL_DFF           1  0.154   0.000   13.617  
#---------------------------------------------------------------------------------------------------------------
Path 5: MET (6.024 ns) Setup Check with Pin u_mtm_Alu_deserializer/error_flag_reg[0]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/error_flag_reg[0]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.494 (P)    0.000 (I)
            Arrival:=   20.001        0.000

              Setup:-    0.143
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.558
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.534
              Slack:=    6.024

#----------------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  sin                                         -      sin        R     (arrival)         2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS            -      EIN->AUS   F     UCL_INV           1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS            -      EIN1->AUS  R     UCL_AOI22_2       1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS            -      EIN1->AUS  F     UCL_OAI21         3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9017/AUS            -      EIN1->AUS  R     UCL_NOR2          3  0.476   0.280   10.874  
  u_mtm_Alu_deserializer/g9013/AUS            -      EIN0->AUS  F     UCL_NAND2A        8  0.425   0.503   11.376  
  u_mtm_Alu_deserializer/FE_OFC11_n_201/AUS   -      EIN->AUS   F     UCL_BUF4         59  0.932   0.731   12.107  
  u_mtm_Alu_deserializer/FE_DBTC3_n_201/AUS   -      EIN->AUS   R     UCL_INV4         42  0.917   0.531   12.638  
  u_mtm_Alu_deserializer/g8968/AUS            -      EIN0->AUS  F     UCL_NAND2A        1  0.845   0.214   12.852  
  u_mtm_Alu_deserializer/g8871/AUS            -      EIN2->AUS  R     UCL_OAI21         7  0.329   0.428   13.280  
  u_mtm_Alu_deserializer/g8696/AUS            -      EIN1->AUS  R     UCL_AON2B_2       1  1.100   0.254   13.534  
  u_mtm_Alu_deserializer/error_flag_reg[0]/D  -      D          R     UCL_DFF           1  0.215   0.000   13.534  
#----------------------------------------------------------------------------------------------------------------
Path 6: MET (6.026 ns) Setup Check with Pin u_mtm_Alu_deserializer/error_flag_reg[2]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/error_flag_reg[2]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.494 (P)    0.000 (I)
            Arrival:=   20.001        0.000

              Setup:-    0.139
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.562
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.536
              Slack:=    6.026

#----------------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  sin                                         -      sin        R     (arrival)         2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS            -      EIN->AUS   F     UCL_INV           1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS            -      EIN1->AUS  R     UCL_AOI22_2       1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS            -      EIN1->AUS  F     UCL_OAI21         3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9017/AUS            -      EIN1->AUS  R     UCL_NOR2          3  0.476   0.280   10.874  
  u_mtm_Alu_deserializer/g9013/AUS            -      EIN0->AUS  F     UCL_NAND2A        8  0.425   0.503   11.376  
  u_mtm_Alu_deserializer/FE_OFC11_n_201/AUS   -      EIN->AUS   F     UCL_BUF4         59  0.932   0.731   12.107  
  u_mtm_Alu_deserializer/FE_DBTC3_n_201/AUS   -      EIN->AUS   R     UCL_INV4         42  0.917   0.531   12.638  
  u_mtm_Alu_deserializer/g8968/AUS            -      EIN0->AUS  F     UCL_NAND2A        1  0.845   0.214   12.852  
  u_mtm_Alu_deserializer/g8871/AUS            -      EIN2->AUS  R     UCL_OAI21         7  0.329   0.428   13.280  
  u_mtm_Alu_deserializer/g8694/AUS            -      EIN1->AUS  R     UCL_AON2B_2       1  1.100   0.256   13.536  
  u_mtm_Alu_deserializer/error_flag_reg[2]/D  -      D          R     UCL_DFF           1  0.189   0.000   13.536  
#----------------------------------------------------------------------------------------------------------------
Path 7: MET (6.027 ns) Setup Check with Pin u_mtm_Alu_deserializer/error_flag_reg[1]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/error_flag_reg[1]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.495 (P)    0.000 (I)
            Arrival:=   20.001        0.000

              Setup:-    0.138
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.564
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.537
              Slack:=    6.027

#----------------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  sin                                         -      sin        R     (arrival)         2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS            -      EIN->AUS   F     UCL_INV           1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS            -      EIN1->AUS  R     UCL_AOI22_2       1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS            -      EIN1->AUS  F     UCL_OAI21         3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9017/AUS            -      EIN1->AUS  R     UCL_NOR2          3  0.476   0.280   10.874  
  u_mtm_Alu_deserializer/g9013/AUS            -      EIN0->AUS  F     UCL_NAND2A        8  0.425   0.503   11.376  
  u_mtm_Alu_deserializer/FE_OFC11_n_201/AUS   -      EIN->AUS   F     UCL_BUF4         59  0.932   0.731   12.107  
  u_mtm_Alu_deserializer/FE_DBTC3_n_201/AUS   -      EIN->AUS   R     UCL_INV4         42  0.917   0.531   12.638  
  u_mtm_Alu_deserializer/g8968/AUS            -      EIN0->AUS  F     UCL_NAND2A        1  0.845   0.214   12.852  
  u_mtm_Alu_deserializer/g8871/AUS            -      EIN2->AUS  R     UCL_OAI21         7  0.329   0.428   13.280  
  u_mtm_Alu_deserializer/g8681/AUS            -      EIN1->AUS  R     UCL_AON2B_2       1  1.100   0.257   13.537  
  u_mtm_Alu_deserializer/error_flag_reg[1]/D  -      D          R     UCL_DFF           1  0.172   0.000   13.537  
#----------------------------------------------------------------------------------------------------------------
Path 8: MET (6.027 ns) Setup Check with Pin u_mtm_Alu_deserializer/error_flag_reg[3]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/error_flag_reg[3]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.494 (P)    0.000 (I)
            Arrival:=   20.001        0.000

              Setup:-    0.142
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.559
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.532
              Slack:=    6.027

#----------------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  sin                                         -      sin        R     (arrival)         2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS            -      EIN->AUS   F     UCL_INV           1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS            -      EIN1->AUS  R     UCL_AOI22_2       1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS            -      EIN1->AUS  F     UCL_OAI21         3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9017/AUS            -      EIN1->AUS  R     UCL_NOR2          3  0.476   0.280   10.874  
  u_mtm_Alu_deserializer/g9013/AUS            -      EIN0->AUS  F     UCL_NAND2A        8  0.425   0.503   11.376  
  u_mtm_Alu_deserializer/FE_OFC11_n_201/AUS   -      EIN->AUS   F     UCL_BUF4         59  0.932   0.731   12.107  
  u_mtm_Alu_deserializer/FE_DBTC3_n_201/AUS   -      EIN->AUS   R     UCL_INV4         42  0.917   0.531   12.638  
  u_mtm_Alu_deserializer/g8968/AUS            -      EIN0->AUS  F     UCL_NAND2A        1  0.845   0.214   12.852  
  u_mtm_Alu_deserializer/g8871/AUS            -      EIN2->AUS  R     UCL_OAI21         7  0.329   0.428   13.280  
  u_mtm_Alu_deserializer/g8695/AUS            -      EIN1->AUS  R     UCL_AON2B_2       1  1.100   0.252   13.532  
  u_mtm_Alu_deserializer/error_flag_reg[3]/D  -      D          R     UCL_DFF           1  0.211   0.000   13.532  
#----------------------------------------------------------------------------------------------------------------
Path 9: MET (6.028 ns) Setup Check with Pin u_mtm_Alu_deserializer/error_flag_reg[4]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/error_flag_reg[4]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.494 (P)    0.000 (I)
            Arrival:=   20.001        0.000

              Setup:-    0.137
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.564
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.536
              Slack:=    6.028

#----------------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  sin                                         -      sin        R     (arrival)         2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS            -      EIN->AUS   F     UCL_INV           1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS            -      EIN1->AUS  R     UCL_AOI22_2       1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS            -      EIN1->AUS  F     UCL_OAI21         3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9017/AUS            -      EIN1->AUS  R     UCL_NOR2          3  0.476   0.280   10.874  
  u_mtm_Alu_deserializer/g9013/AUS            -      EIN0->AUS  F     UCL_NAND2A        8  0.425   0.503   11.376  
  u_mtm_Alu_deserializer/FE_OFC11_n_201/AUS   -      EIN->AUS   F     UCL_BUF4         59  0.932   0.731   12.107  
  u_mtm_Alu_deserializer/FE_DBTC3_n_201/AUS   -      EIN->AUS   R     UCL_INV4         42  0.917   0.531   12.638  
  u_mtm_Alu_deserializer/g8968/AUS            -      EIN0->AUS  F     UCL_NAND2A        1  0.845   0.214   12.852  
  u_mtm_Alu_deserializer/g8871/AUS            -      EIN2->AUS  R     UCL_OAI21         7  0.329   0.428   13.280  
  u_mtm_Alu_deserializer/g8682/AUS            -      EIN1->AUS  R     UCL_AON2B_2       1  1.100   0.255   13.536  
  u_mtm_Alu_deserializer/error_flag_reg[4]/D  -      D          R     UCL_DFF           1  0.170   0.000   13.536  
#----------------------------------------------------------------------------------------------------------------
Path 10: MET (6.035 ns) Setup Check with Pin u_mtm_Alu_deserializer/error_flag_reg[5]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/error_flag_reg[5]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.494 (P)    0.000 (I)
            Arrival:=   20.001        0.000

              Setup:-    0.138
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.563
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.528
              Slack:=    6.035

#----------------------------------------------------------------------------------------------------------------
# Timing Point                                Flags  Arc        Edge  Cell         Fanout  Trans   Delay  Arrival  
#                                                                                           (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------
  sin                                         -      sin        R     (arrival)         2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS            -      EIN->AUS   F     UCL_INV           1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS            -      EIN1->AUS  R     UCL_AOI22_2       1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS            -      EIN1->AUS  F     UCL_OAI21         3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9017/AUS            -      EIN1->AUS  R     UCL_NOR2          3  0.476   0.280   10.874  
  u_mtm_Alu_deserializer/g9013/AUS            -      EIN0->AUS  F     UCL_NAND2A        8  0.425   0.503   11.376  
  u_mtm_Alu_deserializer/FE_OFC11_n_201/AUS   -      EIN->AUS   F     UCL_BUF4         59  0.932   0.731   12.107  
  u_mtm_Alu_deserializer/FE_DBTC3_n_201/AUS   -      EIN->AUS   R     UCL_INV4         42  0.917   0.531   12.638  
  u_mtm_Alu_deserializer/g8968/AUS            -      EIN0->AUS  F     UCL_NAND2A        1  0.845   0.214   12.852  
  u_mtm_Alu_deserializer/g8871/AUS            -      EIN2->AUS  R     UCL_OAI21         7  0.329   0.428   13.280  
  u_mtm_Alu_deserializer/g8697/AUS            -      EIN1->AUS  R     UCL_AON2B_2       1  1.100   0.248   13.528  
  u_mtm_Alu_deserializer/error_flag_reg[5]/D  -      D          R     UCL_DFF           1  0.175   0.000   13.528  
#----------------------------------------------------------------------------------------------------------------
Path 11: MET (6.181 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[30]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[30]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.492 (P)    0.000 (I)
            Arrival:=   19.999        0.000

              Setup:-    0.138
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.561
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.380
              Slack:=    6.181

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.614   13.125  
  u_mtm_Alu_deserializer/g8577/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.255   13.380  
  u_mtm_Alu_deserializer/data_B_reg[30]/D    -      D          R     UCL_DFF               1  0.181   0.000   13.380  
#-------------------------------------------------------------------------------------------------------------------
Path 12: MET (6.186 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[6]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[6]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.498 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.138
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.567
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.381
              Slack:=    6.186

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.617   13.128  
  u_mtm_Alu_deserializer/g8552/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.253   13.381  
  u_mtm_Alu_deserializer/data_B_reg[6]/D     -      D          R     UCL_DFF               1  0.197   0.000   13.381  
#-------------------------------------------------------------------------------------------------------------------
Path 13: MET (6.194 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[2]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[2]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.501 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.572
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.379
              Slack:=    6.194

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.618   13.129  
  u_mtm_Alu_deserializer/g8549/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.249   13.379  
  u_mtm_Alu_deserializer/data_B_reg[2]/D     -      D          R     UCL_DFF               1  0.172   0.000   13.379  
#-------------------------------------------------------------------------------------------------------------------
Path 14: MET (6.194 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[23]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[23]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.491 (P)    0.000 (I)
            Arrival:=   19.998        0.000

              Setup:-    0.136
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.562
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.369
              Slack:=    6.194

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.614   13.125  
  u_mtm_Alu_deserializer/g8537/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.243   13.369  
  u_mtm_Alu_deserializer/data_A_reg[23]/D    -      D          R     UCL_DFF               1  0.162   0.000   13.369  
#-------------------------------------------------------------------------------------------------------------------
Path 15: MET (6.195 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[1]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[1]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.498 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.136
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.569
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.374
              Slack:=    6.195

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.616   13.128  
  u_mtm_Alu_deserializer/g8582/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.246   13.374  
  u_mtm_Alu_deserializer/data_A_reg[1]/D     -      D          R     UCL_DFF               1  0.178   0.000   13.374  
#-------------------------------------------------------------------------------------------------------------------
Path 16: MET (6.196 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[7]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[7]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.498 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.136
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.569
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.373
              Slack:=    6.196

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.615   13.127  
  u_mtm_Alu_deserializer/g8554/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.247   13.373  
  u_mtm_Alu_deserializer/data_B_reg[7]/D     -      D          R     UCL_DFF               1  0.179   0.000   13.373  
#-------------------------------------------------------------------------------------------------------------------
Path 17: MET (6.197 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[18]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[18]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.006        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.571
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.374
              Slack:=    6.197

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.614   13.126  
  u_mtm_Alu_deserializer/g8565/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.249   13.374  
  u_mtm_Alu_deserializer/data_B_reg[18]/D    -      D          R     UCL_DFF               1  0.171   0.000   13.374  
#-------------------------------------------------------------------------------------------------------------------
Path 18: MET (6.198 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[3]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[3]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.501 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.572
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.375
              Slack:=    6.198

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.511  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.617   13.129  
  u_mtm_Alu_deserializer/g8584/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.246   13.375  
  u_mtm_Alu_deserializer/data_A_reg[3]/D     -      D          R     UCL_DFF               1  0.170   0.000   13.375  
#-------------------------------------------------------------------------------------------------------------------
Path 19: MET (6.199 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[3]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[3]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.501 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.375
              Slack:=    6.199

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.618   13.129  
  u_mtm_Alu_deserializer/g8550/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.245   13.375  
  u_mtm_Alu_deserializer/data_B_reg[3]/D     -      D          R     UCL_DFF               1  0.163   0.000   13.375  
#-------------------------------------------------------------------------------------------------------------------
Path 20: MET (6.199 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[4]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[4]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.501 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.374
              Slack:=    6.199

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.618   13.129  
  u_mtm_Alu_deserializer/g8553/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.244   13.374  
  u_mtm_Alu_deserializer/data_B_reg[4]/D     -      D          R     UCL_DFF               1  0.166   0.000   13.374  
#-------------------------------------------------------------------------------------------------------------------
Path 21: MET (6.199 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[18]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[18]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.498 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.571
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.371
              Slack:=    6.199

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.616   13.128  
  u_mtm_Alu_deserializer/g8599/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.244   13.371  
  u_mtm_Alu_deserializer/data_A_reg[18]/D    -      D          R     UCL_DFF               1  0.166   0.000   13.371  
#-------------------------------------------------------------------------------------------------------------------
Path 22: MET (6.199 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[17]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[17]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.499 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.571
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.371
              Slack:=    6.199

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.616   13.128  
  u_mtm_Alu_deserializer/g8598/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.243   13.371  
  u_mtm_Alu_deserializer/data_A_reg[17]/D    -      D          R     UCL_DFF               1  0.169   0.000   13.371  
#-------------------------------------------------------------------------------------------------------------------
Path 23: MET (6.200 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[0]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[0]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.572
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.372
              Slack:=    6.200

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.613   13.124  
  u_mtm_Alu_deserializer/g8581/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.247   13.372  
  u_mtm_Alu_deserializer/data_A_reg[0]/D     -      D          R     UCL_DFF               1  0.173   0.000   13.372  
#-------------------------------------------------------------------------------------------------------------------
Path 24: MET (6.200 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[7]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[7]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.499 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.571
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.370
              Slack:=    6.200

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.614   13.126  
  u_mtm_Alu_deserializer/g8588/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.245   13.370  
  u_mtm_Alu_deserializer/data_A_reg[7]/D     -      D          R     UCL_DFF               1  0.165   0.000   13.370  
#-------------------------------------------------------------------------------------------------------------------
Path 25: MET (6.201 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[16]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[16]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.572
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.372
              Slack:=    6.201

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.613   13.125  
  u_mtm_Alu_deserializer/g8563/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.247   13.372  
  u_mtm_Alu_deserializer/data_B_reg[16]/D    -      D          R     UCL_DFF               1  0.168   0.000   13.372  
#-------------------------------------------------------------------------------------------------------------------
Path 26: MET (6.201 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[2]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[2]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.501 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.372
              Slack:=    6.201

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.511  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.617   13.129  
  u_mtm_Alu_deserializer/g8583/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.243   13.372  
  u_mtm_Alu_deserializer/data_A_reg[2]/D     -      D          R     UCL_DFF               1  0.165   0.000   13.372  
#-------------------------------------------------------------------------------------------------------------------
Path 27: MET (6.201 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[0]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[0]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.499 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.571
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.369
              Slack:=    6.201

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.615   13.126  
  u_mtm_Alu_deserializer/g8547/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.243   13.369  
  u_mtm_Alu_deserializer/data_B_reg[0]/D     -      D          R     UCL_DFF               1  0.168   0.000   13.369  
#-------------------------------------------------------------------------------------------------------------------
Path 28: MET (6.201 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[6]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[6]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.006        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.572
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.371
              Slack:=    6.201

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.618   13.129  
  u_mtm_Alu_deserializer/g8586/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.242   13.371  
  u_mtm_Alu_deserializer/data_A_reg[6]/D     -      D          R     UCL_DFF               1  0.160   0.000   13.371  
#-------------------------------------------------------------------------------------------------------------------
Path 29: MET (6.201 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[19]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[19]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.499 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.571
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.369
              Slack:=    6.201

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.616   13.128  
  u_mtm_Alu_deserializer/g8600/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.242   13.369  
  u_mtm_Alu_deserializer/data_A_reg[19]/D    -      D          R     UCL_DFF               1  0.167   0.000   13.369  
#-------------------------------------------------------------------------------------------------------------------
Path 30: MET (6.203 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[5]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[5]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.370
              Slack:=    6.203

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.617   13.129  
  u_mtm_Alu_deserializer/g8535/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.241   13.370  
  u_mtm_Alu_deserializer/data_B_reg[5]/D     -      D          R     UCL_DFF               1  0.162   0.000   13.370  
#-------------------------------------------------------------------------------------------------------------------
Path 31: MET (6.203 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[1]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[1]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.498 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.571
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.368
              Slack:=    6.203

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.617   13.129  
  u_mtm_Alu_deserializer/g8548/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.240   13.368  
  u_mtm_Alu_deserializer/data_B_reg[1]/D     -      D          R     UCL_DFF               1  0.158   0.000   13.368  
#-------------------------------------------------------------------------------------------------------------------
Path 32: MET (6.204 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[5]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[5]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.501 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.368
              Slack:=    6.204

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.617   13.129  
  u_mtm_Alu_deserializer/g8585/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.240   13.368  
  u_mtm_Alu_deserializer/data_A_reg[5]/D     -      D          R     UCL_DFF               1  0.167   0.000   13.368  
#-------------------------------------------------------------------------------------------------------------------
Path 33: MET (6.205 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[19]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[19]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.368
              Slack:=    6.205

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.614   13.126  
  u_mtm_Alu_deserializer/g8566/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.243   13.368  
  u_mtm_Alu_deserializer/data_B_reg[19]/D    -      D          R     UCL_DFF               1  0.160   0.000   13.368  
#-------------------------------------------------------------------------------------------------------------------
Path 34: MET (6.205 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[4]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[4]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.574
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.369
              Slack:=    6.205

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.618   13.129  
  u_mtm_Alu_deserializer/g8587/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.239   13.369  
  u_mtm_Alu_deserializer/data_A_reg[4]/D     -      D          R     UCL_DFF               1  0.154   0.000   13.369  
#-------------------------------------------------------------------------------------------------------------------
Path 35: MET (6.206 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[20]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[20]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.367
              Slack:=    6.206

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.615   13.127  
  u_mtm_Alu_deserializer/g8538/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.241   13.367  
  u_mtm_Alu_deserializer/data_A_reg[20]/D    -      D          R     UCL_DFF               1  0.160   0.000   13.367  
#-------------------------------------------------------------------------------------------------------------------
Path 36: MET (6.207 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[17]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[17]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.498 (P)    0.000 (I)
            Arrival:=   20.005        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.572
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.365
              Slack:=    6.207

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.614   13.126  
  u_mtm_Alu_deserializer/g8564/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.239   13.365  
  u_mtm_Alu_deserializer/data_B_reg[17]/D    -      D          R     UCL_DFF               1  0.155   0.000   13.365  
#-------------------------------------------------------------------------------------------------------------------
Path 37: MET (6.207 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[20]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[20]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.501 (P)    0.000 (I)
            Arrival:=   20.008        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.574
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.367
              Slack:=    6.207

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.614   13.125  
  u_mtm_Alu_deserializer/g8567/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.241   13.367  
  u_mtm_Alu_deserializer/data_B_reg[20]/D    -      D          R     UCL_DFF               1  0.163   0.000   13.367  
#-------------------------------------------------------------------------------------------------------------------
Path 38: MET (6.208 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[14]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[14]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.575
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.367
              Slack:=    6.208

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.511  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.614   13.125  
  u_mtm_Alu_deserializer/g8561/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.242   13.367  
  u_mtm_Alu_deserializer/data_B_reg[14]/D    -      D          R     UCL_DFF               1  0.159   0.000   13.367  
#-------------------------------------------------------------------------------------------------------------------
Path 39: MET (6.209 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[21]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[21]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.500 (P)    0.000 (I)
            Arrival:=   20.007        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.573
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.365
              Slack:=    6.209

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.613   13.124  
  u_mtm_Alu_deserializer/g8551/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.240   13.365  
  u_mtm_Alu_deserializer/data_A_reg[21]/D    -      D          R     UCL_DFF               1  0.160   0.000   13.365  
#-------------------------------------------------------------------------------------------------------------------
Path 40: MET (6.209 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[16]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[16]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.574
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.366
              Slack:=    6.209

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.610   13.121  
  u_mtm_Alu_deserializer/g8597/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.245   13.366  
  u_mtm_Alu_deserializer/data_A_reg[16]/D    -      D          R     UCL_DFF               1  0.164   0.000   13.366  
#-------------------------------------------------------------------------------------------------------------------
Path 41: MET (6.209 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[13]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[13]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.574
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.364
              Slack:=    6.209

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.603   13.115  
  u_mtm_Alu_deserializer/g8594/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.923   0.250   13.364  
  u_mtm_Alu_deserializer/data_A_reg[13]/D    -      D          R     UCL_DFF               1  0.172   0.000   13.364  
#-------------------------------------------------------------------------------------------------------------------
Path 42: MET (6.210 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[21]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[21]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.575
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.365
              Slack:=    6.210

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.613   13.125  
  u_mtm_Alu_deserializer/g8569/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.240   13.365  
  u_mtm_Alu_deserializer/data_B_reg[21]/D    -      D          R     UCL_DFF               1  0.158   0.000   13.365  
#-------------------------------------------------------------------------------------------------------------------
Path 43: MET (6.211 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[22]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[22]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.501 (P)    0.000 (I)
            Arrival:=   20.008        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.575
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.364
              Slack:=    6.211

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.613   13.125  
  u_mtm_Alu_deserializer/g8536/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.239   13.364  
  u_mtm_Alu_deserializer/data_A_reg[22]/D    -      D          R     UCL_DFF               1  0.153   0.000   13.364  
#-------------------------------------------------------------------------------------------------------------------
Path 44: MET (6.212 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[11]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[11]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.135
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.574
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.362
              Slack:=    6.212

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.606   13.118  
  u_mtm_Alu_deserializer/g8592/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.245   13.362  
  u_mtm_Alu_deserializer/data_A_reg[11]/D    -      D          R     UCL_DFF               1  0.167   0.000   13.362  
#-------------------------------------------------------------------------------------------------------------------
Path 45: MET (6.213 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[10]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[10]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.575
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.362
              Slack:=    6.213

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.610   13.122  
  u_mtm_Alu_deserializer/g8557/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.240   13.362  
  u_mtm_Alu_deserializer/data_B_reg[10]/D    -      D          R     UCL_DFF               1  0.164   0.000   13.362  
#-------------------------------------------------------------------------------------------------------------------
Path 46: MET (6.214 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[10]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[10]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.575
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.361
              Slack:=    6.214

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.610   13.122  
  u_mtm_Alu_deserializer/g8591/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.239   13.361  
  u_mtm_Alu_deserializer/data_A_reg[10]/D    -      D          R     UCL_DFF               1  0.156   0.000   13.361  
#-------------------------------------------------------------------------------------------------------------------
Path 47: MET (6.216 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[12]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[12]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.575
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.359
              Slack:=    6.216

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.608   13.120  
  u_mtm_Alu_deserializer/g8559/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.240   13.359  
  u_mtm_Alu_deserializer/data_B_reg[12]/D    -      D          R     UCL_DFF               1  0.154   0.000   13.359  
#-------------------------------------------------------------------------------------------------------------------
Path 48: MET (6.217 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[14]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[14]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.134
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.575
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.358
              Slack:=    6.217

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.600   13.112  
  u_mtm_Alu_deserializer/g8595/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.923   0.246   13.358  
  u_mtm_Alu_deserializer/data_A_reg[14]/D    -      D          R     UCL_DFF               1  0.163   0.000   13.358  
#-------------------------------------------------------------------------------------------------------------------
Path 49: MET (6.218 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_A_reg[12]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_A_reg[12]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.133
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.576
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.358
              Slack:=    6.218

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.607   13.119  
  u_mtm_Alu_deserializer/g8593/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.924   0.239   13.358  
  u_mtm_Alu_deserializer/data_A_reg[12]/D    -      D          R     UCL_DFF               1  0.152   0.000   13.358  
#-------------------------------------------------------------------------------------------------------------------
Path 50: MET (6.221 ns) Setup Check with Pin u_mtm_Alu_deserializer/data_B_reg[31]/CLK->D
               View: WC_av
              Group: clk1
         Startpoint: (R) sin
              Clock: (R) clk1
           Endpoint: (R) u_mtm_Alu_deserializer/data_B_reg[31]/D
              Clock: (R) clk1

                       Capture       Launch
         Clock Edge:+   20.000        0.000
        Src Latency:+   -0.493        0.000
        Net Latency:+    0.502 (P)    0.000 (I)
            Arrival:=   20.009        0.000

              Setup:-    0.137
        Uncertainty:-    0.300
        Cppr Adjust:+    0.000
      Required Time:=   19.572
       Launch Clock:=    0.000
        Input Delay:+   10.000
          Data Path:+    3.351
              Slack:=    6.221

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                               Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  sin                                        -      sin        R     (arrival)             2  0.200   0.000   10.000  
  u_mtm_Alu_deserializer/g9178/AUS           -      EIN->AUS   F     UCL_INV               1  0.200   0.137   10.138  
  u_mtm_Alu_deserializer/g9092/AUS           -      EIN1->AUS  R     UCL_AOI22_2           1  0.194   0.196   10.333  
  u_mtm_Alu_deserializer/g9071/AUS           -      EIN1->AUS  F     UCL_OAI21             3  0.298   0.261   10.594  
  u_mtm_Alu_deserializer/g9067/AUS           -      EIN->AUS   R     UCL_INV               2  0.476   0.148   10.742  
  u_mtm_Alu_deserializer/g9012/AUS           -      EIN2->AUS  F     UCL_NAND3             3  0.219   0.209   10.951  
  u_mtm_Alu_deserializer/g8970/AUS           -      EIN1->AUS  F     UCL_NAND2A            2  0.396   0.277   11.228  
  u_mtm_Alu_deserializer/g8702/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.301   0.293   11.520  
  u_mtm_Alu_deserializer/g8699/AUS           -      EIN1->AUS  F     UCL_NAND2A            3  0.412   0.394   11.915  
  u_mtm_Alu_deserializer/g8691/AUS           -      EIN1->AUS  R     UCL_NAND2_WIDEN       1  0.524   0.144   12.059  
  u_mtm_Alu_deserializer/g8683/AUS           -      EIN1->AUS  R     UCL_OR2               1  0.207   0.152   12.211  
  u_mtm_Alu_deserializer/FE_OFC22_n_460/AUS  -      EIN->AUS   R     UCL_BUF              14  0.108   0.300   12.512  
  u_mtm_Alu_deserializer/FE_OFC18_n_460/AUS  -      EIN->AUS   R     UCL_BUF4             53  0.473   0.594   13.106  
  u_mtm_Alu_deserializer/g8578/AUS           -      EIN1->AUS  R     UCL_AON2B_2           1  0.922   0.245   13.351  
  u_mtm_Alu_deserializer/data_B_reg[31]/D    -      D          R     UCL_DFF               1  0.169   0.000   13.351  
#-------------------------------------------------------------------------------------------------------------------

