{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671978198235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671978198239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 17:53:16 2022 " "Processing started: Sun Dec 25 17:53:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671978198239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671978198239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671978198239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671978198685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../PWM.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/PWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/freq_dev.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/freq_dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_dev " "Found entity 1: freq_dev" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../DDS.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/amp_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/amp_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 amplitude_selector " "Found entity 1: amplitude_selector" {  } { { "../AMP_sel.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/AMP_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_mem " "Found entity 1: DDS_mem" {  } { { "DDS_mem.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/DDS_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/dld lab/3/dld_lab3/lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /university/dld lab/3/dld_lab3/lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB3 " "Found entity 1: LAB3" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB3 " "Elaborating entity \"LAB3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671978198740 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "wave_gen inst5 " "Block or symbol \"wave_gen\" of instance \"inst5\" overlaps another block or symbol" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 112 496 680 192 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1671978198740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_dev freq_dev:inst11 " "Elaborating entity \"freq_dev\" for hierarchy \"freq_dev:inst11\"" {  } { { "../LAB3.bdf" "inst11" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 64 -104 56 176 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tog freq_dev.v(6) " "Verilog HDL or VHDL warning at freq_dev.v(6): object \"tog\" assigned a value but never read" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671978198755 "|LAB3|freq_dev:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freq_dev.v(14) " "Verilog HDL assignment warning at freq_dev.v(14): truncated value with size 32 to match size of target (9)" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671978198755 "|LAB3|freq_dev:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:inst4 " "Elaborating entity \"PWM\" for hierarchy \"PWM:inst4\"" {  } { { "../LAB3.bdf" "inst4" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 104 1264 1400 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PWM.v(7) " "Verilog HDL assignment warning at PWM.v(7): truncated value with size 32 to match size of target (8)" {  } { { "../PWM.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/PWM.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671978198756 "|LAB3|PWM:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amplitude_selector amplitude_selector:inst3 " "Elaborating entity \"amplitude_selector\" for hierarchy \"amplitude_selector:inst3\"" {  } { { "../LAB3.bdf" "inst3" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 192 1024 1184 272 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst8\"" {  } { { "../LAB3.bdf" "inst8" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 800 912 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\"" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 800 912 288 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978198771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst8 " "Instantiated megafunction \"BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198774 ""}  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 800 912 288 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671978198774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/program files (x86)/altera/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst8\|lpm_mux:\$00000 BUSMUX:inst8 " "Elaborated megafunction instantiation \"BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "d:/program files (x86)/altera/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 800 912 288 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/program files (x86)/altera/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen wave_gen:inst5 " "Elaborating entity \"wave_gen\" for hierarchy \"wave_gen:inst5\"" {  } { { "../LAB3.bdf" "inst5" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 112 496 680 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinus wave_gen.v(10) " "Verilog HDL or VHDL warning at wave_gen.v(10): object \"sinus\" assigned a value but never read" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671978198830 "|LAB3|wave_gen:inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "for_rec wave_gen.v(18) " "Verilog HDL or VHDL warning at wave_gen.v(18): object \"for_rec\" assigned a value but never read" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1671978198830 "|LAB3|wave_gen:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wave_gen.v(22) " "Verilog HDL assignment warning at wave_gen.v(22): truncated value with size 32 to match size of target (8)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671978198830 "|LAB3|wave_gen:inst5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wave_gen.v(39) " "Verilog HDL Case Statement warning at wave_gen.v(39): incomplete case statement has no default case item" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wave wave_gen.v(39) " "Verilog HDL Always Construct warning at wave_gen.v(39): inferring latch(es) for variable \"wave\", which holds its previous value in one or more paths through the always construct" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[0\] wave_gen.v(39) " "Inferred latch for \"wave\[0\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[1\] wave_gen.v(39) " "Inferred latch for \"wave\[1\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[2\] wave_gen.v(39) " "Inferred latch for \"wave\[2\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[3\] wave_gen.v(39) " "Inferred latch for \"wave\[3\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[4\] wave_gen.v(39) " "Inferred latch for \"wave\[4\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[5\] wave_gen.v(39) " "Inferred latch for \"wave\[5\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[6\] wave_gen.v(39) " "Inferred latch for \"wave\[6\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wave\[7\] wave_gen.v(39) " "Inferred latch for \"wave\[7\]\" at wave_gen.v(39)" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671978198833 "|LAB3|wave_gen:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_mem DDS_mem:inst " "Elaborating entity \"DDS_mem\" for hierarchy \"DDS_mem:inst\"" {  } { { "../LAB3.bdf" "inst" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 312 528 744 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS_mem:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DDS_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "DDS_mem.v" "altsyncram_component" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/DDS_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_mem:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DDS_mem:inst\|altsyncram:altsyncram_component\"" {  } { { "DDS_mem.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/DDS_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_mem:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DDS_mem:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sine.mif " "Parameter \"init_file\" = \"../sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198855 ""}  } { { "DDS_mem.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/DDS_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671978198855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5o71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5o71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5o71 " "Found entity 1: altsyncram_5o71" {  } { { "db/altsyncram_5o71.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/altsyncram_5o71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978198910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978198910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5o71 DDS_mem:inst\|altsyncram:altsyncram_component\|altsyncram_5o71:auto_generated " "Elaborating entity \"altsyncram_5o71\" for hierarchy \"DDS_mem:inst\|altsyncram:altsyncram_component\|altsyncram_5o71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files (x86)/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst9 " "Elaborating entity \"counter\" for hierarchy \"counter:inst9\"" {  } { { "../LAB3.bdf" "inst9" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 200 208 368 312 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978198911 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "wave_gen:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"wave_gen:inst5\|Div0\"" {  } { { "../wave_gen.v" "Div0" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978199018 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1671978199018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_gen:inst5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"wave_gen:inst5\|lpm_divide:Div0\"" {  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978199051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_gen:inst5\|lpm_divide:Div0 " "Instantiated megafunction \"wave_gen:inst5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978199051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978199051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978199051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671978199051 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671978199051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978199103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978199103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978199109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978199109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978199120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978199120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978199164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978199164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671978199206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671978199206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[7\] " "Latch wave_gen:inst5\|wave\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978199351 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978199351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[6\] " "Latch wave_gen:inst5\|wave\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978199351 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978199351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[5\] " "Latch wave_gen:inst5\|wave\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978199351 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978199351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[4\] " "Latch wave_gen:inst5\|wave\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978199355 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978199355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[3\] " "Latch wave_gen:inst5\|wave\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978199355 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978199355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[2\] " "Latch wave_gen:inst5\|wave\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978199355 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978199355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[1\] " "Latch wave_gen:inst5\|wave\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[2\] " "Ports D and ENA on the latch are fed by the same signal func\[2\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978199355 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978199355 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wave_gen:inst5\|wave\[0\] " "Latch wave_gen:inst5\|wave\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA func\[1\] " "Ports D and ENA on the latch are fed by the same signal func\[1\]" {  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 72 232 400 88 "func\[2..0\]" "" } { 384 800 816 448 "func\[2\]" "" } { 144 432 496 160 "func\[2..0\]" "" } { 402 848 864 448 "func\[1\]" "" } { 440 880 896 528 "func\[0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671978199355 ""}  } { { "../wave_gen.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/wave_gen.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671978199355 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freq_dev:inst11\|cnt\[2\] freq_dev:inst11\|cnt\[2\]~_emulated freq_dev:inst11\|cnt\[2\]~1 " "Register \"freq_dev:inst11\|cnt\[2\]\" is converted into an equivalent circuit using register \"freq_dev:inst11\|cnt\[2\]~_emulated\" and latch \"freq_dev:inst11\|cnt\[2\]~1\"" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671978199357 "|LAB3|freq_dev:inst11|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freq_dev:inst11\|cnt\[1\] freq_dev:inst11\|cnt\[1\]~_emulated freq_dev:inst11\|cnt\[1\]~5 " "Register \"freq_dev:inst11\|cnt\[1\]\" is converted into an equivalent circuit using register \"freq_dev:inst11\|cnt\[1\]~_emulated\" and latch \"freq_dev:inst11\|cnt\[1\]~5\"" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671978199357 "|LAB3|freq_dev:inst11|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "freq_dev:inst11\|cnt\[0\] freq_dev:inst11\|cnt\[0\]~_emulated freq_dev:inst11\|cnt\[0\]~9 " "Register \"freq_dev:inst11\|cnt\[0\]\" is converted into an equivalent circuit using register \"freq_dev:inst11\|cnt\[0\]~_emulated\" and latch \"freq_dev:inst11\|cnt\[0\]~9\"" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1671978199357 "|LAB3|freq_dev:inst11|cnt[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1671978199357 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671978199818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671978199818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671978199872 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671978199872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Implemented 251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671978199872 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1671978199872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671978199872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671978199897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 17:53:19 2022 " "Processing ended: Sun Dec 25 17:53:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671978199897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671978199897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671978199897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671978199897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671978202494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671978202494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 17:53:20 2022 " "Processing started: Sun Dec 25 17:53:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671978202494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671978202494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671978202494 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671978202536 ""}
{ "Info" "0" "" "Project  = LAB3" {  } {  } 0 0 "Project  = LAB3" 0 0 "Fitter" 0 0 1671978202536 ""}
{ "Info" "0" "" "Revision = LAB3" {  } {  } 0 0 "Revision = LAB3" 0 0 "Fitter" 0 0 1671978202536 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1671978202801 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB3 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"LAB3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671978202816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671978202818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671978202818 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671978202866 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671978202869 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671978203110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671978203110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1671978203110 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671978203110 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671978203117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671978203117 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 702 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1671978203117 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671978203117 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671978203118 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 40 " "No exact pin location assignment(s) for 27 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_oout " "Pin clk_oout not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { clk_oout } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 176 368 544 192 "clk_oout" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_oout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[8\] " "Pin cnt_out\[8\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[8] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[7\] " "Pin cnt_out\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[7] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[6\] " "Pin cnt_out\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[6] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[5\] " "Pin cnt_out\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[5] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[4\] " "Pin cnt_out\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[4] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[3\] " "Pin cnt_out\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[3] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[2\] " "Pin cnt_out\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[2] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[1\] " "Pin cnt_out\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[1] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_out\[0\] " "Pin cnt_out\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { cnt_out[0] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 32 128 304 48 "cnt_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sig\[7\] " "Pin sig\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { sig[7] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 216 1272 1448 232 "sig" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sig\[6\] " "Pin sig\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { sig[6] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 216 1272 1448 232 "sig" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sig\[5\] " "Pin sig\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { sig[5] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 216 1272 1448 232 "sig" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sig\[4\] " "Pin sig\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { sig[4] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 216 1272 1448 232 "sig" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sig\[3\] " "Pin sig\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { sig[3] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 216 1272 1448 232 "sig" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sig\[2\] " "Pin sig\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { sig[2] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 216 1272 1448 232 "sig" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sig\[1\] " "Pin sig\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { sig[1] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 216 1272 1448 232 "sig" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sig\[0\] " "Pin sig\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { sig[0] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 216 1272 1448 232 "sig" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wave_out\[7\] " "Pin wave_out\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { wave_out[7] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 136 792 968 152 "wave_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wave_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wave_out\[6\] " "Pin wave_out\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { wave_out[6] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 136 792 968 152 "wave_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wave_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wave_out\[5\] " "Pin wave_out\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { wave_out[5] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 136 792 968 152 "wave_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wave_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wave_out\[4\] " "Pin wave_out\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { wave_out[4] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 136 792 968 152 "wave_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wave_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wave_out\[3\] " "Pin wave_out\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { wave_out[3] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 136 792 968 152 "wave_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wave_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wave_out\[2\] " "Pin wave_out\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { wave_out[2] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 136 792 968 152 "wave_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wave_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wave_out\[1\] " "Pin wave_out\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { wave_out[1] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 136 792 968 152 "wave_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wave_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wave_out\[0\] " "Pin wave_out\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { wave_out[0] } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 136 792 968 152 "wave_out" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wave_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld " "Pin ld not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ld } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 168 -368 -200 184 "ld" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1671978203151 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1671978203151 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1671978203243 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB3.sdc " "Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1671978203244 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1671978203244 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1671978203247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""}  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { clock } } } { "d:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 80 -328 -160 96 "clock" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671978203252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_dev:inst11\|clk_o  " "Automatically promoted node freq_dev:inst11\|clk_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_dev:inst11\|clk_o~3 " "Destination node freq_dev:inst11\|clk_o~3" {  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 4 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq_dev:inst11|clk_o~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_oout " "Destination node clk_oout" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { clk_oout } } } { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 176 368 544 192 "clk_oout" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_oout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671978203252 ""}  } { { "../freq_dev.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/freq_dev.v" 4 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freq_dev:inst11|clk_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671978203252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst10~0  " "Automatically promoted node inst10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amplitude_selector:inst3\|out~8 " "Destination node amplitude_selector:inst3\|out~8" {  } { { "../AMP_sel.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/AMP_sel.v" 4 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { amplitude_selector:inst3|out~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~0 " "Destination node busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~0" {  } { { "db/mux_smc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/mux_smc.tdf" 29 13 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:inst8|lpm_mux:$00000|mux_smc:auto_generated|result_node[6]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~1 " "Destination node busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~1" {  } { { "db/mux_smc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/mux_smc.tdf" 29 13 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:inst8|lpm_mux:$00000|mux_smc:auto_generated|result_node[5]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~2 " "Destination node busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~2" {  } { { "db/mux_smc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/mux_smc.tdf" 29 13 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:inst8|lpm_mux:$00000|mux_smc:auto_generated|result_node[4]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~3 " "Destination node busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~3" {  } { { "db/mux_smc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/mux_smc.tdf" 29 13 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:inst8|lpm_mux:$00000|mux_smc:auto_generated|result_node[3]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~4 " "Destination node busmux:inst8\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~4" {  } { { "db/mux_smc.tdf" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/quartus/db/mux_smc.tdf" 29 13 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { busmux:inst8|lpm_mux:$00000|mux_smc:auto_generated|result_node[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amplitude_selector:inst3\|out\[0\]~14 " "Destination node amplitude_selector:inst3\|out\[0\]~14" {  } { { "../AMP_sel.v" "" { Text "E:/university/DLD LAB/3/DLD_LAB3/AMP_sel.v" 4 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { amplitude_selector:inst3|out[0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1671978203252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1671978203252 ""}  } { { "../LAB3.bdf" "" { Schematic "E:/university/DLD LAB/3/DLD_LAB3/LAB3.bdf" { { 320 832 880 384 "inst10" "" } } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671978203252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671978203309 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671978203309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671978203309 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671978203311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671978203312 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1671978203312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1671978203312 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671978203312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671978203312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1671978203312 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671978203312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "27 unused 3.3V 1 26 0 " "Number of I/O pins in group: 27 (unused VREF, 3.3V VCCIO, 1 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1671978203314 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1671978203314 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1671978203314 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671978203314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671978203314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671978203314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 39 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671978203314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671978203314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 33 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671978203314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671978203314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1671978203314 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1671978203314 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1671978203314 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671978203318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671978203985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671978204087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671978204090 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671978204652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671978204652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671978204715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "E:/university/DLD LAB/3/DLD_LAB3/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1671978205599 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671978205599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671978205835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1671978205839 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671978205839 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1671978205858 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671978205859 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Found 27 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_oout 0 " "Pin \"clk_oout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "fin_out 0 " "Pin \"fin_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[8\] 0 " "Pin \"cnt_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[7\] 0 " "Pin \"cnt_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[6\] 0 " "Pin \"cnt_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[5\] 0 " "Pin \"cnt_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[4\] 0 " "Pin \"cnt_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[3\] 0 " "Pin \"cnt_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[2\] 0 " "Pin \"cnt_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[1\] 0 " "Pin \"cnt_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cnt_out\[0\] 0 " "Pin \"cnt_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sig\[7\] 0 " "Pin \"sig\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sig\[6\] 0 " "Pin \"sig\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sig\[5\] 0 " "Pin \"sig\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sig\[4\] 0 " "Pin \"sig\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sig\[3\] 0 " "Pin \"sig\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sig\[2\] 0 " "Pin \"sig\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sig\[1\] 0 " "Pin \"sig\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sig\[0\] 0 " "Pin \"sig\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wave_out\[7\] 0 " "Pin \"wave_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wave_out\[6\] 0 " "Pin \"wave_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wave_out\[5\] 0 " "Pin \"wave_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wave_out\[4\] 0 " "Pin \"wave_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wave_out\[3\] 0 " "Pin \"wave_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wave_out\[2\] 0 " "Pin \"wave_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wave_out\[1\] 0 " "Pin \"wave_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wave_out\[0\] 0 " "Pin \"wave_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1671978205868 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1671978205868 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671978205967 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671978205985 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671978206067 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671978206217 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671978206221 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1671978206252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/university/DLD LAB/3/DLD_LAB3/quartus/output_files/LAB3.fit.smsg " "Generated suppressed messages file E:/university/DLD LAB/3/DLD_LAB3/quartus/output_files/LAB3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671978206345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671978206450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 17:53:26 2022 " "Processing ended: Sun Dec 25 17:53:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671978206450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671978206450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671978206450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671978206450 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671978208984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671978208998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 17:53:27 2022 " "Processing started: Sun Dec 25 17:53:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671978208998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671978208998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671978208998 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671978209777 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671978209845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671978210177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 17:53:30 2022 " "Processing ended: Sun Dec 25 17:53:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671978210177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671978210177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671978210177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671978210177 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671978210766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671978212749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671978212749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 17:53:30 2022 " "Processing started: Sun Dec 25 17:53:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671978212749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671978212749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB3 -c LAB3 " "Command: quartus_sta LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671978212749 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1671978212800 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671978213100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671978213116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1671978213116 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1671978213173 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB3.sdc " "Synopsys Design Constraints File file not found: 'LAB3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1671978213182 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1671978213182 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_dev:inst11\|clk_o freq_dev:inst11\|clk_o " "create_clock -period 1.000 -name freq_dev:inst11\|clk_o freq_dev:inst11\|clk_o" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213183 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name func\[1\] func\[1\] " "create_clock -period 1.000 -name func\[1\] func\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213183 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213183 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1671978213184 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1671978213190 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671978213194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.453 " "Worst-case setup slack is -14.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.453       -73.241 func\[1\]  " "  -14.453       -73.241 func\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.959      -106.397 freq_dev:inst11\|clk_o  " "   -4.959      -106.397 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.733       -38.089 clock  " "   -3.733       -38.089 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.691 " "Worst-case hold slack is -2.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.691        -3.447 clock  " "   -2.691        -3.447 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277        -1.364 func\[1\]  " "   -0.277        -1.364 func\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 freq_dev:inst11\|clk_o  " "    0.445         0.000 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.876 " "Worst-case recovery slack is -1.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876       -15.008 freq_dev:inst11\|clk_o  " "   -1.876       -15.008 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040        -0.320 clock  " "   -0.040        -0.320 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.148 " "Worst-case removal slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 clock  " "    0.148         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.141         0.000 freq_dev:inst11\|clk_o  " "    2.141         0.000 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.814 " "Worst-case minimum pulse width slack is -1.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814       -87.680 freq_dev:inst11\|clk_o  " "   -1.814       -87.680 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -23.627 clock  " "   -1.631       -23.627 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -1.631 func\[1\]  " "   -1.631        -1.631 func\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469        -1.469 rst  " "   -1.469        -1.469 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213212 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1671978213445 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1671978213446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1671978213454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.526 " "Worst-case setup slack is -4.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.526       -21.218 func\[1\]  " "   -4.526       -21.218 func\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303       -15.695 freq_dev:inst11\|clk_o  " "   -1.303       -15.695 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731        -5.597 clock  " "   -0.731        -5.597 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.720 " "Worst-case hold slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720        -3.635 clock  " "   -1.720        -3.635 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659        -4.975 func\[1\]  " "   -0.659        -4.975 func\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 freq_dev:inst11\|clk_o  " "    0.215         0.000 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.249 " "Worst-case recovery slack is -0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.249        -1.992 freq_dev:inst11\|clk_o  " "   -0.249        -1.992 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695         0.000 clock  " "    0.695         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.348 " "Worst-case removal slack is -0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348        -2.868 clock  " "   -0.348        -2.868 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930         0.000 freq_dev:inst11\|clk_o  " "    0.930         0.000 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -70.768 freq_dev:inst11\|clk_o  " "   -1.423       -70.768 freq_dev:inst11\|clk_o " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 clock  " "   -1.380       -19.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 func\[1\]  " "   -1.380        -1.380 func\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 rst  " "   -1.222        -1.222 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1671978213488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1671978213488 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1671978213614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1671978213658 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1671978213658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671978213752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 17:53:33 2022 " "Processing ended: Sun Dec 25 17:53:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671978213752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671978213752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671978213752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671978213752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671978216316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671978216321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 25 17:53:34 2022 " "Processing started: Sun Dec 25 17:53:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671978216321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671978216321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671978216321 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "LAB3.vo\", \"LAB3_fast.vo LAB3_v.sdo LAB3_v_fast.sdo E:/university/DLD LAB/3/DLD_LAB3/quartus/simulation/modelsim/ simulation " "Generated files \"LAB3.vo\", \"LAB3_fast.vo\", \"LAB3_v.sdo\" and \"LAB3_v_fast.sdo\" in directory \"E:/university/DLD LAB/3/DLD_LAB3/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1671978216817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671978216834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 25 17:53:36 2022 " "Processing ended: Sun Dec 25 17:53:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671978216834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671978216834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671978216834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671978216834 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671978217447 ""}
