{"vcs1-fulldr":{"timestamp_begin":1713941031.049993476, "rt":1.49, "ut":1.80, "st":0.12}}
{"link":{"timestamp_begin":1713941035.820987432, "rt":0.15, "ut":0.15, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713941030.531938094}
{"VCS_COMP_START_TIME": 1713941030.531938094}
{"VCS_COMP_END_TIME": 1713941036.080030592}
{"VCS_USER_OPTIONS": "-kdb -reportstats +vcs+lic+wait -full64 -top Risc_16_bit_test -lca -Mdir=output -ntb_opts uvm -sverilog +libext+.v+.sv -error=noMPD -debug_access+f -timescale=1ns/1fs +plusarg_save -partcomp -fastpartcomp=j4 -j2 +define+SVT_JTAG_MAX_INSTRUCTION_WIDTH=70 +define+SVT_JTAG_MAX_DATA_WIDTH=16 +define+GATE_SIM -debug_access+all -debug_access+dmptf -debug_region=cell+lib +nocelldefinepli+0 -diag timescale +tmax_parallel=7 +define_tmax_usf_debug_strobe_mode=1 +define+VIRAGE_FAST_VERILOG +define+_fv+VIRL_functiononly +tetramax +define+tmax_msg=4 -f risc.f"}
{"fulldr_vcs1": {"peak_mem": 539944}}
