module wideexpr_00964(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s0;
  assign y1 = 5'sb10100;
  assign y2 = (ctrl[5]?(ctrl[0]?u0:(ctrl[3]?{1{+(+($signed({6'sb010011})))}}:((ctrl[7]?(s4)<<<(+((3'sb011)<<<(1'b0))):(ctrl[7]?(ctrl[6]?5'sb00010:s4):((s4)>>(s6))<<($signed(3'sb000)))))==(($signed($signed({3{4'sb1010}})))^~(-(((ctrl[7]?2'sb01:1'sb0))==($signed(3'sb000))))))):(ctrl[3]?^((ctrl[4]?s1:(((6'sb011100)<<<($unsigned(2'sb00)))<<((s6)&(2'sb10)))<<(+(s4)))):$unsigned($signed(-(6'sb010101)))));
  assign y3 = 4'b1001;
  assign y4 = ($signed($signed((-(s3))==((3'sb100)&(4'sb1000)))))&(s1);
  assign y5 = (ctrl[4]?s5:((ctrl[3]?s5:s2))>>>(3'sb010));
  assign y6 = +(-($signed(($signed(s5))^(s2))));
  assign y7 = (4'sb1001)<<((((s1)<<(s0))<<<(-((1'sb0)|(s5))))<<({2{+((s2)<<<(3'sb111))}}));
endmodule
