// Seed: 1855347849
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  wire id_2,
    input  wire id_3
    , id_6,
    output wire id_4
);
  logic [7:0] id_7;
  wand id_8 = 1 - -1 + 1;
  wire id_9;
  wire id_10;
  assign id_7[-1+:1'b0] = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd12,
    parameter id_6 = 32'd59
) (
    output wire  id_0,
    output tri0  id_1,
    input  tri1  id_2,
    input  uwire _id_3,
    input  uwire id_4
);
  wire _id_6;
  wire [-1 'd0 +  id_6 : id_3] id_7;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
