Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 11 19:36:55 2022
| Host         : LAPTOP-F74GHAFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file upcount_timing_summary_routed.rpt -pb upcount_timing_summary_routed.pb -rpx upcount_timing_summary_routed.rpx -warn_on_violation
| Design       : upcount
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Clock_divider/r_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Clock_divider_count/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.618        0.000                      0                   66        0.264        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.618        0.000                      0                   66        0.264        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.890ns (20.258%)  route 3.503ns (79.742%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.929     6.519    Clock_divider/r_counter[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.643 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.694     7.337    Clock_divider/r_counter[31]_i_9_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.461 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.880     9.342    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.466 r  Clock_divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.466    Clock_divider/r_counter_0[5]
    SLICE_X54Y19         FDCE                                         r  Clock_divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    Clock_divider/r_clk_reg_0
    SLICE_X54Y19         FDCE                                         r  Clock_divider/r_counter_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)        0.077    15.084    Clock_divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 0.890ns (20.304%)  route 3.493ns (79.696%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.929     6.519    Clock_divider/r_counter[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.643 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.694     7.337    Clock_divider/r_counter[31]_i_9_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.461 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.870     9.332    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X54Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.456 r  Clock_divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.456    Clock_divider/r_counter_0[7]
    SLICE_X54Y19         FDCE                                         r  Clock_divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.441    14.782    Clock_divider/r_clk_reg_0
    SLICE_X54Y19         FDCE                                         r  Clock_divider/r_counter_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X54Y19         FDCE (Setup_fdce_C_D)        0.081    15.088    Clock_divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 Clock_divider_count/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_count/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.890ns (21.106%)  route 3.327ns (78.894%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    Clock_divider_count/CLK
    SLICE_X64Y21         FDCE                                         r  Clock_divider_count/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  Clock_divider_count/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.831     6.494    Clock_divider_count/r_counter_reg_n_1001_[28]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.618 r  Clock_divider_count/r_counter[31]_i_9__0/O
                         net (fo=1, routed)           0.636     7.254    Clock_divider_count/r_counter[31]_i_9__0_n_1001
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.378 r  Clock_divider_count/r_counter[31]_i_4__0/O
                         net (fo=32, routed)          1.860     9.238    Clock_divider_count/r_counter[31]_i_4__0_n_1001
    SLICE_X62Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.362 r  Clock_divider_count/r_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     9.362    Clock_divider_count/r_counter[5]
    SLICE_X62Y16         FDCE                                         r  Clock_divider_count/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.853    Clock_divider_count/CLK
    SLICE_X62Y16         FDCE                                         r  Clock_divider_count/r_counter_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.029    15.121    Clock_divider_count/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.890ns (21.037%)  route 3.341ns (78.963%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.929     6.519    Clock_divider/r_counter[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.643 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.694     7.337    Clock_divider/r_counter[31]_i_9_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.461 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.718     9.179    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X54Y18         LUT5 (Prop_lut5_I2_O)        0.124     9.303 r  Clock_divider/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.303    Clock_divider/r_counter_0[1]
    SLICE_X54Y18         FDCE                                         r  Clock_divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    Clock_divider/r_clk_reg_0
    SLICE_X54Y18         FDCE                                         r  Clock_divider/r_counter_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y18         FDCE (Setup_fdce_C_D)        0.077    15.085    Clock_divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.047%)  route 3.339ns (78.953%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.929     6.519    Clock_divider/r_counter[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.643 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.694     7.337    Clock_divider/r_counter[31]_i_9_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.461 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.716     9.177    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X54Y18         LUT5 (Prop_lut5_I2_O)        0.124     9.301 r  Clock_divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.301    Clock_divider/r_counter_0[2]
    SLICE_X54Y18         FDCE                                         r  Clock_divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    Clock_divider/r_clk_reg_0
    SLICE_X54Y18         FDCE                                         r  Clock_divider/r_counter_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X54Y18         FDCE (Setup_fdce_C_D)        0.081    15.089    Clock_divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 Clock_divider_count/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_count/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.890ns (21.117%)  route 3.325ns (78.883%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.152    Clock_divider_count/CLK
    SLICE_X64Y15         FDCE                                         r  Clock_divider_count/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 f  Clock_divider_count/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.720     6.391    Clock_divider_count/r_counter_reg_n_1001_[4]
    SLICE_X62Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.515 r  Clock_divider_count/r_counter[31]_i_8__0/O
                         net (fo=1, routed)           0.416     6.930    Clock_divider_count/r_counter[31]_i_8__0_n_1001
    SLICE_X62Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.054 r  Clock_divider_count/r_counter[31]_i_3__0/O
                         net (fo=32, routed)          2.188     9.243    Clock_divider_count/r_counter[31]_i_3__0_n_1001
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.124     9.367 r  Clock_divider_count/r_counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.367    Clock_divider_count/r_counter[24]
    SLICE_X64Y20         FDCE                                         r  Clock_divider_count/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.508    14.849    Clock_divider_count/CLK
    SLICE_X64Y20         FDCE                                         r  Clock_divider_count/r_counter_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_D)        0.077    15.165    Clock_divider_count/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.890ns (21.199%)  route 3.308ns (78.801%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.929     6.519    Clock_divider/r_counter[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.643 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.694     7.337    Clock_divider/r_counter[31]_i_9_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.461 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.685     9.147    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X56Y19         LUT5 (Prop_lut5_I2_O)        0.124     9.271 r  Clock_divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.271    Clock_divider/r_counter_0[6]
    SLICE_X56Y19         FDCE                                         r  Clock_divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.442    14.783    Clock_divider/r_clk_reg_0
    SLICE_X56Y19         FDCE                                         r  Clock_divider/r_counter_reg[6]/C
                         clock pessimism              0.273    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y19         FDCE (Setup_fdce_C_D)        0.077    15.098    Clock_divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.890ns (21.459%)  route 3.257ns (78.541%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.929     6.519    Clock_divider/r_counter[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.643 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.694     7.337    Clock_divider/r_counter[31]_i_9_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.461 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.634     9.096    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.220 r  Clock_divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.220    Clock_divider/r_counter_0[14]
    SLICE_X54Y21         FDCE                                         r  Clock_divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    Clock_divider/r_clk_reg_0
    SLICE_X54Y21         FDCE                                         r  Clock_divider/r_counter_reg[14]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.077    15.083    Clock_divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.890ns (21.475%)  route 3.254ns (78.525%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    Clock_divider/r_clk_reg_0
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  Clock_divider/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.929     6.519    Clock_divider/r_counter[28]
    SLICE_X54Y25         LUT4 (Prop_lut4_I1_O)        0.124     6.643 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.694     7.337    Clock_divider/r_counter[31]_i_9_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.461 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.631     9.093    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.124     9.217 r  Clock_divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.217    Clock_divider/r_counter_0[15]
    SLICE_X54Y21         FDCE                                         r  Clock_divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    Clock_divider/r_clk_reg_0
    SLICE_X54Y21         FDCE                                         r  Clock_divider/r_counter_reg[15]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y21         FDCE (Setup_fdce_C_D)        0.081    15.087    Clock_divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 Clock_divider_count/r_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_count/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.890ns (21.939%)  route 3.167ns (78.061%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.624     5.145    Clock_divider_count/CLK
    SLICE_X64Y21         FDCE                                         r  Clock_divider_count/r_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  Clock_divider_count/r_counter_reg[28]/Q
                         net (fo=2, routed)           0.831     6.494    Clock_divider_count/r_counter_reg_n_1001_[28]
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.618 r  Clock_divider_count/r_counter[31]_i_9__0/O
                         net (fo=1, routed)           0.636     7.254    Clock_divider_count/r_counter[31]_i_9__0_n_1001
    SLICE_X62Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.378 r  Clock_divider_count/r_counter[31]_i_4__0/O
                         net (fo=32, routed)          1.700     9.078    Clock_divider_count/r_counter[31]_i_4__0_n_1001
    SLICE_X62Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.202 r  Clock_divider_count/r_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     9.202    Clock_divider_count/r_counter[1]
    SLICE_X62Y15         FDCE                                         r  Clock_divider_count/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.513    14.854    Clock_divider_count/CLK
    SLICE_X62Y15         FDCE                                         r  Clock_divider_count/r_counter_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.029    15.122    Clock_divider_count/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  5.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Clock_divider_count/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_count/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.591     1.474    Clock_divider_count/CLK
    SLICE_X64Y15         FDCE                                         r  Clock_divider_count/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  Clock_divider_count/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.813    Clock_divider_count/r_counter_reg_n_1001_[0]
    SLICE_X64Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  Clock_divider_count/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.858    Clock_divider_count/r_counter[0]
    SLICE_X64Y15         FDCE                                         r  Clock_divider_count/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.860     1.987    Clock_divider_count/CLK
    SLICE_X64Y15         FDCE                                         r  Clock_divider_count/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.120     1.594    Clock_divider_count/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Clock_divider_count/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_count/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.584     1.467    Clock_divider_count/CLK
    SLICE_X61Y22         FDCE                                         r  Clock_divider_count/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  Clock_divider_count/r_clk_reg/Q
                         net (fo=15, routed)          0.170     1.779    Clock_divider_count/clk
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.824 r  Clock_divider_count/r_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    Clock_divider_count/r_clk_i_1__0_n_1001
    SLICE_X61Y22         FDCE                                         r  Clock_divider_count/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.851     1.978    Clock_divider_count/CLK
    SLICE_X61Y22         FDCE                                         r  Clock_divider_count/r_clk_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.091     1.558    Clock_divider_count/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Clock_divider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.555     1.438    Clock_divider/r_clk_reg_0
    SLICE_X56Y25         FDCE                                         r  Clock_divider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  Clock_divider/r_clk_reg/Q
                         net (fo=3, routed)           0.177     1.780    Clock_divider/CLK
    SLICE_X56Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.825 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.825    Clock_divider/r_clk_i_1_n_1001
    SLICE_X56Y25         FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    Clock_divider/r_clk_reg_0
    SLICE_X56Y25         FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.120     1.558    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    Clock_divider/r_clk_reg_0
    SLICE_X56Y18         FDCE                                         r  Clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  Clock_divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.841    Clock_divider/r_counter[0]
    SLICE_X56Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  Clock_divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    Clock_divider/r_counter_0[0]
    SLICE_X56Y18         FDCE                                         r  Clock_divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.828     1.955    Clock_divider/r_clk_reg_0
    SLICE_X56Y18         FDCE                                         r  Clock_divider/r_counter_reg[0]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.121     1.565    Clock_divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 Clock_divider_count/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_count/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.346%)  route 0.315ns (57.654%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    Clock_divider_count/CLK
    SLICE_X62Y21         FDCE                                         r  Clock_divider_count/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Clock_divider_count/r_counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.744    Clock_divider_count/r_counter_reg_n_1001_[25]
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  Clock_divider_count/r_counter[31]_i_4__0/O
                         net (fo=32, routed)          0.180     1.969    Clock_divider_count/r_counter[31]_i_4__0_n_1001
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.014 r  Clock_divider_count/r_counter[28]_i_1__0/O
                         net (fo=1, routed)           0.000     2.014    Clock_divider_count/r_counter[28]
    SLICE_X64Y21         FDCE                                         r  Clock_divider_count/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    Clock_divider_count/CLK
    SLICE_X64Y21         FDCE                                         r  Clock_divider_count/r_counter_reg[28]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.120     1.602    Clock_divider_count/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.254ns (47.289%)  route 0.283ns (52.711%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Clock_divider/r_clk_reg_0
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  Clock_divider/r_counter_reg[25]/Q
                         net (fo=2, routed)           0.124     1.724    Clock_divider/r_counter[25]
    SLICE_X54Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.769 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          0.159     1.928    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X54Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  Clock_divider/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.973    Clock_divider/r_counter_0[27]
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    Clock_divider/r_clk_reg_0
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[27]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y24         FDCE (Hold_fdce_C_D)         0.121     1.557    Clock_divider/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.254ns (44.514%)  route 0.317ns (55.486%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Clock_divider/r_clk_reg_0
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  Clock_divider/r_counter_reg[25]/Q
                         net (fo=2, routed)           0.124     1.724    Clock_divider/r_counter[25]
    SLICE_X54Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.769 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          0.193     1.962    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X56Y24         LUT5 (Prop_lut5_I2_O)        0.045     2.007 r  Clock_divider/r_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.007    Clock_divider/r_counter_0[28]
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    Clock_divider/r_clk_reg_0
    SLICE_X56Y24         FDCE                                         r  Clock_divider/r_counter_reg[28]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.120     1.590    Clock_divider/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.777%)  route 0.326ns (56.223%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    Clock_divider/r_clk_reg_0
    SLICE_X54Y19         FDCE                                         r  Clock_divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y19         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  Clock_divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.189     1.794    Clock_divider/r_counter[8]
    SLICE_X54Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.839 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          0.137     1.976    Clock_divider/r_counter[31]_i_2_n_1001
    SLICE_X56Y20         LUT5 (Prop_lut5_I0_O)        0.045     2.021 r  Clock_divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.021    Clock_divider/r_counter_0[11]
    SLICE_X56Y20         FDCE                                         r  Clock_divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.826     1.953    Clock_divider/r_clk_reg_0
    SLICE_X56Y20         FDCE                                         r  Clock_divider/r_counter_reg[11]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X56Y20         FDCE (Hold_fdce_C_D)         0.120     1.595    Clock_divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 Clock_divider_count/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider_count/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.243%)  route 0.303ns (56.757%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.468    Clock_divider_count/CLK
    SLICE_X62Y21         FDCE                                         r  Clock_divider_count/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Clock_divider_count/r_counter_reg[25]/Q
                         net (fo=2, routed)           0.135     1.744    Clock_divider_count/r_counter_reg_n_1001_[25]
    SLICE_X62Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  Clock_divider_count/r_counter[31]_i_4__0/O
                         net (fo=32, routed)          0.168     1.957    Clock_divider_count/r_counter[31]_i_4__0_n_1001
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.002 r  Clock_divider_count/r_counter[27]_i_1__0/O
                         net (fo=1, routed)           0.000     2.002    Clock_divider_count/r_counter[27]
    SLICE_X62Y21         FDCE                                         r  Clock_divider_count/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     1.981    Clock_divider_count/CLK
    SLICE_X62Y21         FDCE                                         r  Clock_divider_count/r_counter_reg[27]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    Clock_divider_count/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.254ns (42.173%)  route 0.348ns (57.827%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Clock_divider/r_clk_reg_0
    SLICE_X54Y24         FDCE                                         r  Clock_divider/r_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  Clock_divider/r_counter_reg[25]/Q
                         net (fo=2, routed)           0.124     1.724    Clock_divider/r_counter[25]
    SLICE_X54Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.769 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          0.224     1.993    Clock_divider/r_counter[31]_i_4_n_1001
    SLICE_X54Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.038 r  Clock_divider/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     2.038    Clock_divider/r_counter_0[30]
    SLICE_X54Y25         FDCE                                         r  Clock_divider/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    Clock_divider/r_clk_reg_0
    SLICE_X54Y25         FDCE                                         r  Clock_divider/r_counter_reg[30]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X54Y25         FDCE (Hold_fdce_C_D)         0.121     1.591    Clock_divider/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   Clock_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   Clock_divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   Clock_divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   Clock_divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y21   Clock_divider/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   Clock_divider/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y22   Clock_divider/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   Clock_divider/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   Clock_divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   Clock_divider/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Clock_divider/r_counter_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Clock_divider/r_counter_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Clock_divider/r_counter_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Clock_divider/r_counter_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Clock_divider/r_counter_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Clock_divider/r_counter_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y25   Clock_divider/r_counter_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y18   Clock_divider/r_counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   Clock_divider_count/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   Clock_divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Clock_divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Clock_divider/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y21   Clock_divider/r_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Clock_divider/r_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Clock_divider/r_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   Clock_divider/r_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y22   Clock_divider/r_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y19   Clock_divider/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   Clock_divider/r_counter_reg[9]/C



