# fpgaâ€‘lowâ€‘latencyâ€‘marketâ€‘feed

## Project Overview  
This repository contains a learning project designed to implement a simple FPGAâ€‘based system for realâ€‘time marketâ€‘data feed handling.
The project receives simulated UDP marketâ€‘data packets (symbol, price, volume), parses them in hardware, and outputs a buy trigger based on a threshold condition.  
Developed as part of my selfâ€‘guided FPGA and hardwareâ€‘software integration exploration, this design demonstrates lowâ€‘latency data processing and FPGA pipeline concepts relevant to highâ€‘performance trading systems.

## Key Features  
- UDP packet reception (Python simulation) and hardware feed input via Ethernet/UDP interface.  
- Verilog modules implementing packet parsing from Ethernet â†’ IPv4 â†’ UDP â†’ payload.  
- Hardware decision logic: if `price < THRESHOLD`, generate a â€œBUYâ€ trigger via LED/GPIO.  
- Basic latency measurement: timestamping or cycleâ€‘count tracking to compare hardware vs software baseline.  
- Modular and parameterised Verilog design that can be extended to more complex trading logic.  
- Clean structure and simulationâ€‘ready testbenches for parser and decision logic.
- New feature will be added along the way.

## Module Descriptions  

### ðŸ“Œ Feed Simulator (Python)  
A simple Python script (`udp_feed_simulator.py`) generates UDP packets with fields: symbol (ASCII), price (floating or fixedâ€‘point), and volume (uint). The script runs on PC to simulate marketâ€‘data feed.  
**Usage:** Configure symbol, price, volume, send rate.  
**Purpose:** Provides software baseline and feed input for FPGA design.

### ðŸ“Œ Packet Parsing Pipeline (Verilog)  
The core hardware logic comprises a chain of modules:  
- `eth_rx.v`: Ethernet MAC/frame receiver interface (or simplified input model)  
- `ip_udp_parser.v`: Parses IPv4 header and UDP header to extract payload stream  
- `payload_parser.v`: Parses payload fields (symbol, price, volume) and outputs structured data  
These modules form the lowâ€‘latency ingress path for market data.

### ðŸ“Œ Decision Logic (Verilog)  
`decision_logic.v` implements a simple trigger mechanism: when the parsed `price` is below a compileâ€‘time (or runtime) threshold, `buy_trigger` is asserted. Trigger output is mapped to LED/GPIO or sent over UART for demonstration.  
**Latency Measurement:** A counter or timestamp captures arrival vs trigger output latency in cycles or microseconds.

## Usage Notes  
1. Clone the repository:  
   ```bash
   git clone https://github.com/<yourâ€‘username>/fpgaâ€‘lowâ€‘latencyâ€‘marketâ€‘feed.git
