#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr  3 10:09:54 2019
# Process ID: 2204
# Current directory: C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.runs/synth_1
# Command line: vivado.exe -log display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display.tcl
# Log file: C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.runs/synth_1/display.vds
# Journal file: C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display.tcl -notrace
Command: synth_design -top display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 345.844 ; gain = 101.766
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/7_seg.vhd:39]
INFO: [Synth 8-3491] module 'Contador' declared at 'C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Contador.vhd:21' bound to instance 'utt' of component 'Contador' [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/7_seg.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Contador' [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Contador.vhd:34]
INFO: [Synth 8-3491] module 'Divisor_clk' declared at 'C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Divisor_clk.vhd:21' bound to instance 'u1' of component 'Divisor_clk' [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Contador.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Divisor_clk' [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Divisor_clk.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'Divisor_clk' (1#1) [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Divisor_clk.vhd:29]
WARNING: [Synth 8-3848] Net f_select in module/entity Contador does not have driver. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Contador.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Contador' (2#1) [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Contador.vhd:34]
INFO: [Synth 8-226] default block is never used [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/7_seg.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'display' (3#1) [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/7_seg.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 397.449 ; gain = 153.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u1:f_select to constant 0 [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/Contador.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 397.449 ; gain = 153.371
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'f_select[0]'. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'f_selec[0]'. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'updown[0]'. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'updown[0]'. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pause[0]'. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pause[0]'. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/constrs_1/new/Bays3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 730.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 730.973 ; gain = 486.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 730.973 ; gain = 486.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 730.973 ; gain = 486.895
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element an_cnt_reg was removed.  [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/7_seg.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 730.973 ; gain = 486.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
Module Divisor_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module Contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "utt/u1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element an_cnt_reg was removed.  [C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.srcs/sources_1/new/7_seg.vhd:86]
WARNING: [Synth 8-3332] Sequential element (utt/u1/temp_reg) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[31]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[30]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[29]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[28]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[27]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[26]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[25]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[24]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[23]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[22]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[21]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[20]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[19]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[18]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[17]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[16]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[15]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[14]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[13]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[12]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[11]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[10]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[9]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[8]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[7]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[6]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[5]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[4]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[3]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[2]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[1]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[0]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[31]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[30]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[29]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[28]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[27]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[26]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[25]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[24]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[23]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[22]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[21]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[20]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[19]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[18]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[17]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[16]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[15]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[14]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[13]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[12]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[11]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[10]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[9]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[8]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[7]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[6]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[5]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[4]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[3]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[2]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[1]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/counter_reg[0]__0) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (utt/u1/temp_reg__1) is unused and will be removed from module display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 730.973 ; gain = 486.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 730.973 ; gain = 486.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 733.625 ; gain = 489.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 743.199 ; gain = 499.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 743.199 ; gain = 499.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 743.199 ; gain = 499.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 743.199 ; gain = 499.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 743.199 ; gain = 499.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 743.199 ; gain = 499.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 743.199 ; gain = 499.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     3|
|5     |LUT3   |     5|
|6     |LUT4   |    17|
|7     |LUT5   |    28|
|8     |LUT6   |     8|
|9     |FDCE   |    22|
|10    |FDPE   |     3|
|11    |FDRE   |    12|
|12    |IBUF   |    13|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   130|
|2     |  utt    |Contador |    39|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 743.199 ; gain = 499.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 743.199 ; gain = 165.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 743.199 ; gain = 499.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 76 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 744.465 ; gain = 513.379
INFO: [Common 17-1381] The checkpoint 'C:/Users/Public/Documents/2019_1/Contador_updown_decada/Contador_updown_decada.runs/synth_1/display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_utilization_synth.rpt -pb display_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 744.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 10:10:58 2019...
