# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_processor.srcs/sources_1/new/COMPLI_ADD_SUB.vhd" \
"../../../../../../Lab 3/Lab 3.srcs/sources_1/new/FA.vhd" \
"../../../../../../Lab 3/Lab 3.srcs/sources_1/new/HA.vhd" \
"../../../../Nano_processor.srcs/sim_1/new/COMPLI_ADD_SUB_Sim.vhd" \

# Do not sort compile order
nosort
