/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADR0 */
.set ADR0__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set ADR0__0__MASK, 0x10
.set ADR0__0__PC, CYREG_PRT12_PC4
.set ADR0__0__PORT, 12
.set ADR0__0__SHIFT, 4
.set ADR0__AG, CYREG_PRT12_AG
.set ADR0__BIE, CYREG_PRT12_BIE
.set ADR0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ADR0__BYP, CYREG_PRT12_BYP
.set ADR0__DM0, CYREG_PRT12_DM0
.set ADR0__DM1, CYREG_PRT12_DM1
.set ADR0__DM2, CYREG_PRT12_DM2
.set ADR0__DR, CYREG_PRT12_DR
.set ADR0__INP_DIS, CYREG_PRT12_INP_DIS
.set ADR0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ADR0__MASK, 0x10
.set ADR0__PORT, 12
.set ADR0__PRT, CYREG_PRT12_PRT
.set ADR0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ADR0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ADR0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ADR0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ADR0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ADR0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ADR0__PS, CYREG_PRT12_PS
.set ADR0__SHIFT, 4
.set ADR0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ADR0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ADR0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ADR0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ADR0__SLW, CYREG_PRT12_SLW

/* ADR1 */
.set ADR1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set ADR1__0__MASK, 0x20
.set ADR1__0__PC, CYREG_PRT12_PC5
.set ADR1__0__PORT, 12
.set ADR1__0__SHIFT, 5
.set ADR1__AG, CYREG_PRT12_AG
.set ADR1__BIE, CYREG_PRT12_BIE
.set ADR1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ADR1__BYP, CYREG_PRT12_BYP
.set ADR1__DM0, CYREG_PRT12_DM0
.set ADR1__DM1, CYREG_PRT12_DM1
.set ADR1__DM2, CYREG_PRT12_DM2
.set ADR1__DR, CYREG_PRT12_DR
.set ADR1__INP_DIS, CYREG_PRT12_INP_DIS
.set ADR1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ADR1__MASK, 0x20
.set ADR1__PORT, 12
.set ADR1__PRT, CYREG_PRT12_PRT
.set ADR1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ADR1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ADR1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ADR1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ADR1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ADR1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ADR1__PS, CYREG_PRT12_PS
.set ADR1__SHIFT, 5
.set ADR1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ADR1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ADR1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ADR1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ADR1__SLW, CYREG_PRT12_SLW

/* ADR2 */
.set ADR2__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set ADR2__0__MASK, 0x04
.set ADR2__0__PC, CYREG_PRT1_PC2
.set ADR2__0__PORT, 1
.set ADR2__0__SHIFT, 2
.set ADR2__AG, CYREG_PRT1_AG
.set ADR2__AMUX, CYREG_PRT1_AMUX
.set ADR2__BIE, CYREG_PRT1_BIE
.set ADR2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ADR2__BYP, CYREG_PRT1_BYP
.set ADR2__CTL, CYREG_PRT1_CTL
.set ADR2__DM0, CYREG_PRT1_DM0
.set ADR2__DM1, CYREG_PRT1_DM1
.set ADR2__DM2, CYREG_PRT1_DM2
.set ADR2__DR, CYREG_PRT1_DR
.set ADR2__INP_DIS, CYREG_PRT1_INP_DIS
.set ADR2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ADR2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ADR2__LCD_EN, CYREG_PRT1_LCD_EN
.set ADR2__MASK, 0x04
.set ADR2__PORT, 1
.set ADR2__PRT, CYREG_PRT1_PRT
.set ADR2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ADR2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ADR2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ADR2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ADR2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ADR2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ADR2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ADR2__PS, CYREG_PRT1_PS
.set ADR2__SHIFT, 2
.set ADR2__SLW, CYREG_PRT1_SLW

/* BurstTimeout_1 */
.set BurstTimeout_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set BurstTimeout_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set BurstTimeout_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set BurstTimeout_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set BurstTimeout_1_TimerHW__CFG2, CYREG_TMR0_CFG2
.set BurstTimeout_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set BurstTimeout_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set BurstTimeout_1_TimerHW__PER0, CYREG_TMR0_PER0
.set BurstTimeout_1_TimerHW__PER1, CYREG_TMR0_PER1
.set BurstTimeout_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set BurstTimeout_1_TimerHW__PM_ACT_MSK, 0x01
.set BurstTimeout_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set BurstTimeout_1_TimerHW__PM_STBY_MSK, 0x01
.set BurstTimeout_1_TimerHW__RT0, CYREG_TMR0_RT0
.set BurstTimeout_1_TimerHW__RT1, CYREG_TMR0_RT1
.set BurstTimeout_1_TimerHW__SR0, CYREG_TMR0_SR0

/* BurstTimeout_2 */
.set BurstTimeout_2_TimerHW__CAP0, CYREG_TMR1_CAP0
.set BurstTimeout_2_TimerHW__CAP1, CYREG_TMR1_CAP1
.set BurstTimeout_2_TimerHW__CFG0, CYREG_TMR1_CFG0
.set BurstTimeout_2_TimerHW__CFG1, CYREG_TMR1_CFG1
.set BurstTimeout_2_TimerHW__CFG2, CYREG_TMR1_CFG2
.set BurstTimeout_2_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set BurstTimeout_2_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set BurstTimeout_2_TimerHW__PER0, CYREG_TMR1_PER0
.set BurstTimeout_2_TimerHW__PER1, CYREG_TMR1_PER1
.set BurstTimeout_2_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set BurstTimeout_2_TimerHW__PM_ACT_MSK, 0x02
.set BurstTimeout_2_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set BurstTimeout_2_TimerHW__PM_STBY_MSK, 0x02
.set BurstTimeout_2_TimerHW__RT0, CYREG_TMR1_RT0
.set BurstTimeout_2_TimerHW__RT1, CYREG_TMR1_RT1
.set BurstTimeout_2_TimerHW__SR0, CYREG_TMR1_SR0

/* BurstTimeout_3 */
.set BurstTimeout_3_TimerHW__CAP0, CYREG_TMR2_CAP0
.set BurstTimeout_3_TimerHW__CAP1, CYREG_TMR2_CAP1
.set BurstTimeout_3_TimerHW__CFG0, CYREG_TMR2_CFG0
.set BurstTimeout_3_TimerHW__CFG1, CYREG_TMR2_CFG1
.set BurstTimeout_3_TimerHW__CFG2, CYREG_TMR2_CFG2
.set BurstTimeout_3_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set BurstTimeout_3_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set BurstTimeout_3_TimerHW__PER0, CYREG_TMR2_PER0
.set BurstTimeout_3_TimerHW__PER1, CYREG_TMR2_PER1
.set BurstTimeout_3_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set BurstTimeout_3_TimerHW__PM_ACT_MSK, 0x04
.set BurstTimeout_3_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set BurstTimeout_3_TimerHW__PM_STBY_MSK, 0x04
.set BurstTimeout_3_TimerHW__RT0, CYREG_TMR2_RT0
.set BurstTimeout_3_TimerHW__RT1, CYREG_TMR2_RT1
.set BurstTimeout_3_TimerHW__SR0, CYREG_TMR2_SR0

/* BurstTimeout_4 */
.set BurstTimeout_4_TimerHW__CAP0, CYREG_TMR3_CAP0
.set BurstTimeout_4_TimerHW__CAP1, CYREG_TMR3_CAP1
.set BurstTimeout_4_TimerHW__CFG0, CYREG_TMR3_CFG0
.set BurstTimeout_4_TimerHW__CFG1, CYREG_TMR3_CFG1
.set BurstTimeout_4_TimerHW__CFG2, CYREG_TMR3_CFG2
.set BurstTimeout_4_TimerHW__CNT_CMP0, CYREG_TMR3_CNT_CMP0
.set BurstTimeout_4_TimerHW__CNT_CMP1, CYREG_TMR3_CNT_CMP1
.set BurstTimeout_4_TimerHW__PER0, CYREG_TMR3_PER0
.set BurstTimeout_4_TimerHW__PER1, CYREG_TMR3_PER1
.set BurstTimeout_4_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set BurstTimeout_4_TimerHW__PM_ACT_MSK, 0x08
.set BurstTimeout_4_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set BurstTimeout_4_TimerHW__PM_STBY_MSK, 0x08
.set BurstTimeout_4_TimerHW__RT0, CYREG_TMR3_RT0
.set BurstTimeout_4_TimerHW__RT1, CYREG_TMR3_RT1
.set BurstTimeout_4_TimerHW__SR0, CYREG_TMR3_SR0

/* DIO1 */
.set DIO1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set DIO1__0__MASK, 0x02
.set DIO1__0__PC, CYREG_PRT0_PC1
.set DIO1__0__PORT, 0
.set DIO1__0__SHIFT, 1
.set DIO1__AG, CYREG_PRT0_AG
.set DIO1__AMUX, CYREG_PRT0_AMUX
.set DIO1__BIE, CYREG_PRT0_BIE
.set DIO1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DIO1__BYP, CYREG_PRT0_BYP
.set DIO1__CTL, CYREG_PRT0_CTL
.set DIO1__DM0, CYREG_PRT0_DM0
.set DIO1__DM1, CYREG_PRT0_DM1
.set DIO1__DM2, CYREG_PRT0_DM2
.set DIO1__DR, CYREG_PRT0_DR
.set DIO1__INP_DIS, CYREG_PRT0_INP_DIS
.set DIO1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DIO1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DIO1__LCD_EN, CYREG_PRT0_LCD_EN
.set DIO1__MASK, 0x02
.set DIO1__PORT, 0
.set DIO1__PRT, CYREG_PRT0_PRT
.set DIO1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DIO1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DIO1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DIO1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DIO1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DIO1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DIO1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DIO1__PS, CYREG_PRT0_PS
.set DIO1__SHIFT, 1
.set DIO1__SLW, CYREG_PRT0_SLW

/* DIO2 */
.set DIO2__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set DIO2__0__MASK, 0x01
.set DIO2__0__PC, CYREG_PRT12_PC0
.set DIO2__0__PORT, 12
.set DIO2__0__SHIFT, 0
.set DIO2__AG, CYREG_PRT12_AG
.set DIO2__BIE, CYREG_PRT12_BIE
.set DIO2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DIO2__BYP, CYREG_PRT12_BYP
.set DIO2__DM0, CYREG_PRT12_DM0
.set DIO2__DM1, CYREG_PRT12_DM1
.set DIO2__DM2, CYREG_PRT12_DM2
.set DIO2__DR, CYREG_PRT12_DR
.set DIO2__INP_DIS, CYREG_PRT12_INP_DIS
.set DIO2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set DIO2__MASK, 0x01
.set DIO2__PORT, 12
.set DIO2__PRT, CYREG_PRT12_PRT
.set DIO2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DIO2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DIO2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DIO2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DIO2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DIO2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DIO2__PS, CYREG_PRT12_PS
.set DIO2__SHIFT, 0
.set DIO2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DIO2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DIO2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DIO2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DIO2__SLW, CYREG_PRT12_SLW

/* DIO3 */
.set DIO3__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set DIO3__0__MASK, 0x01
.set DIO3__0__PC, CYREG_PRT0_PC0
.set DIO3__0__PORT, 0
.set DIO3__0__SHIFT, 0
.set DIO3__AG, CYREG_PRT0_AG
.set DIO3__AMUX, CYREG_PRT0_AMUX
.set DIO3__BIE, CYREG_PRT0_BIE
.set DIO3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DIO3__BYP, CYREG_PRT0_BYP
.set DIO3__CTL, CYREG_PRT0_CTL
.set DIO3__DM0, CYREG_PRT0_DM0
.set DIO3__DM1, CYREG_PRT0_DM1
.set DIO3__DM2, CYREG_PRT0_DM2
.set DIO3__DR, CYREG_PRT0_DR
.set DIO3__INP_DIS, CYREG_PRT0_INP_DIS
.set DIO3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DIO3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DIO3__LCD_EN, CYREG_PRT0_LCD_EN
.set DIO3__MASK, 0x01
.set DIO3__PORT, 0
.set DIO3__PRT, CYREG_PRT0_PRT
.set DIO3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DIO3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DIO3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DIO3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DIO3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DIO3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DIO3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DIO3__PS, CYREG_PRT0_PS
.set DIO3__SHIFT, 0
.set DIO3__SLW, CYREG_PRT0_SLW

/* DIO4 */
.set DIO4__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set DIO4__0__MASK, 0x80
.set DIO4__0__PC, CYREG_PRT3_PC7
.set DIO4__0__PORT, 3
.set DIO4__0__SHIFT, 7
.set DIO4__AG, CYREG_PRT3_AG
.set DIO4__AMUX, CYREG_PRT3_AMUX
.set DIO4__BIE, CYREG_PRT3_BIE
.set DIO4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DIO4__BYP, CYREG_PRT3_BYP
.set DIO4__CTL, CYREG_PRT3_CTL
.set DIO4__DM0, CYREG_PRT3_DM0
.set DIO4__DM1, CYREG_PRT3_DM1
.set DIO4__DM2, CYREG_PRT3_DM2
.set DIO4__DR, CYREG_PRT3_DR
.set DIO4__INP_DIS, CYREG_PRT3_INP_DIS
.set DIO4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DIO4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DIO4__LCD_EN, CYREG_PRT3_LCD_EN
.set DIO4__MASK, 0x80
.set DIO4__PORT, 3
.set DIO4__PRT, CYREG_PRT3_PRT
.set DIO4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DIO4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DIO4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DIO4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DIO4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DIO4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DIO4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DIO4__PS, CYREG_PRT3_PS
.set DIO4__SHIFT, 7
.set DIO4__SLW, CYREG_PRT3_SLW

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED1__0__MASK, 0x02
.set LED1__0__PC, CYREG_PRT2_PC1
.set LED1__0__PORT, 2
.set LED1__0__SHIFT, 1
.set LED1__AG, CYREG_PRT2_AG
.set LED1__AMUX, CYREG_PRT2_AMUX
.set LED1__BIE, CYREG_PRT2_BIE
.set LED1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED1__BYP, CYREG_PRT2_BYP
.set LED1__CTL, CYREG_PRT2_CTL
.set LED1__DM0, CYREG_PRT2_DM0
.set LED1__DM1, CYREG_PRT2_DM1
.set LED1__DM2, CYREG_PRT2_DM2
.set LED1__DR, CYREG_PRT2_DR
.set LED1__INP_DIS, CYREG_PRT2_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT2_LCD_EN
.set LED1__MASK, 0x02
.set LED1__PORT, 2
.set LED1__PRT, CYREG_PRT2_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED1__PS, CYREG_PRT2_PS
.set LED1__SHIFT, 1
.set LED1__SLW, CYREG_PRT2_SLW

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set LED2__0__MASK, 0x20
.set LED2__0__PC, CYREG_PRT1_PC5
.set LED2__0__PORT, 1
.set LED2__0__SHIFT, 5
.set LED2__AG, CYREG_PRT1_AG
.set LED2__AMUX, CYREG_PRT1_AMUX
.set LED2__BIE, CYREG_PRT1_BIE
.set LED2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED2__BYP, CYREG_PRT1_BYP
.set LED2__CTL, CYREG_PRT1_CTL
.set LED2__DM0, CYREG_PRT1_DM0
.set LED2__DM1, CYREG_PRT1_DM1
.set LED2__DM2, CYREG_PRT1_DM2
.set LED2__DR, CYREG_PRT1_DR
.set LED2__INP_DIS, CYREG_PRT1_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT1_LCD_EN
.set LED2__MASK, 0x20
.set LED2__PORT, 1
.set LED2__PRT, CYREG_PRT1_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED2__PS, CYREG_PRT1_PS
.set LED2__SHIFT, 5
.set LED2__SLW, CYREG_PRT1_SLW

/* MIS_Debug */
.set MIS_Debug_Sync_ctrl_reg__REMOVED, 1

/* MIS_Reg */
.set MIS_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set MIS_Reg_Sync_ctrl_reg__0__POS, 0
.set MIS_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set MIS_Reg_Sync_ctrl_reg__1__POS, 1
.set MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set MIS_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set MIS_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set MIS_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set MIS_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set MIS_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set MIS_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set MIS_Reg_Sync_ctrl_reg__2__MASK, 0x04
.set MIS_Reg_Sync_ctrl_reg__2__POS, 2
.set MIS_Reg_Sync_ctrl_reg__3__MASK, 0x08
.set MIS_Reg_Sync_ctrl_reg__3__POS, 3
.set MIS_Reg_Sync_ctrl_reg__4__MASK, 0x10
.set MIS_Reg_Sync_ctrl_reg__4__POS, 4
.set MIS_Reg_Sync_ctrl_reg__5__MASK, 0x20
.set MIS_Reg_Sync_ctrl_reg__5__POS, 5
.set MIS_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set MIS_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set MIS_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set MIS_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set MIS_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set MIS_Reg_Sync_ctrl_reg__MASK, 0x3F
.set MIS_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set MIS_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set MIS_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* MIS_Stat */
.set MIS_Stat_sts_sts_reg__0__MASK, 0x01
.set MIS_Stat_sts_sts_reg__0__POS, 0
.set MIS_Stat_sts_sts_reg__1__MASK, 0x02
.set MIS_Stat_sts_sts_reg__1__POS, 1
.set MIS_Stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set MIS_Stat_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set MIS_Stat_sts_sts_reg__2__MASK, 0x04
.set MIS_Stat_sts_sts_reg__2__POS, 2
.set MIS_Stat_sts_sts_reg__3__MASK, 0x08
.set MIS_Stat_sts_sts_reg__3__POS, 3
.set MIS_Stat_sts_sts_reg__4__MASK, 0x10
.set MIS_Stat_sts_sts_reg__4__POS, 4
.set MIS_Stat_sts_sts_reg__5__MASK, 0x20
.set MIS_Stat_sts_sts_reg__5__POS, 5
.set MIS_Stat_sts_sts_reg__6__MASK, 0x40
.set MIS_Stat_sts_sts_reg__6__POS, 6
.set MIS_Stat_sts_sts_reg__7__MASK, 0x80
.set MIS_Stat_sts_sts_reg__7__POS, 7
.set MIS_Stat_sts_sts_reg__MASK, 0xFF
.set MIS_Stat_sts_sts_reg__MASK_REG, CYREG_B0_UDB01_MSK
.set MIS_Stat_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set MIS_Stat_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set MIS_Stat_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set MIS_Stat_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set MIS_Stat_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set MIS_Stat_sts_sts_reg__STATUS_REG, CYREG_B0_UDB01_ST

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Pin_1__0__MASK, 0x40
.set Pin_1__0__PC, CYREG_PRT2_PC6
.set Pin_1__0__PORT, 2
.set Pin_1__0__SHIFT, 6
.set Pin_1__AG, CYREG_PRT2_AG
.set Pin_1__AMUX, CYREG_PRT2_AMUX
.set Pin_1__BIE, CYREG_PRT2_BIE
.set Pin_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_1__BYP, CYREG_PRT2_BYP
.set Pin_1__CTL, CYREG_PRT2_CTL
.set Pin_1__DM0, CYREG_PRT2_DM0
.set Pin_1__DM1, CYREG_PRT2_DM1
.set Pin_1__DM2, CYREG_PRT2_DM2
.set Pin_1__DR, CYREG_PRT2_DR
.set Pin_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_1__MASK, 0x40
.set Pin_1__PORT, 2
.set Pin_1__PRT, CYREG_PRT2_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_1__PS, CYREG_PRT2_PS
.set Pin_1__SHIFT, 6
.set Pin_1__SLW, CYREG_PRT2_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Pin_2__0__MASK, 0x80
.set Pin_2__0__PC, CYREG_PRT2_PC7
.set Pin_2__0__PORT, 2
.set Pin_2__0__SHIFT, 7
.set Pin_2__AG, CYREG_PRT2_AG
.set Pin_2__AMUX, CYREG_PRT2_AMUX
.set Pin_2__BIE, CYREG_PRT2_BIE
.set Pin_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_2__BYP, CYREG_PRT2_BYP
.set Pin_2__CTL, CYREG_PRT2_CTL
.set Pin_2__DM0, CYREG_PRT2_DM0
.set Pin_2__DM1, CYREG_PRT2_DM1
.set Pin_2__DM2, CYREG_PRT2_DM2
.set Pin_2__DR, CYREG_PRT2_DR
.set Pin_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_2__MASK, 0x80
.set Pin_2__PORT, 2
.set Pin_2__PRT, CYREG_PRT2_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_2__PS, CYREG_PRT2_PS
.set Pin_2__SHIFT, 7
.set Pin_2__SLW, CYREG_PRT2_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_3__0__MASK, 0x08
.set Pin_3__0__PC, CYREG_PRT0_PC3
.set Pin_3__0__PORT, 0
.set Pin_3__0__SHIFT, 3
.set Pin_3__AG, CYREG_PRT0_AG
.set Pin_3__AMUX, CYREG_PRT0_AMUX
.set Pin_3__BIE, CYREG_PRT0_BIE
.set Pin_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_3__BYP, CYREG_PRT0_BYP
.set Pin_3__CTL, CYREG_PRT0_CTL
.set Pin_3__DM0, CYREG_PRT0_DM0
.set Pin_3__DM1, CYREG_PRT0_DM1
.set Pin_3__DM2, CYREG_PRT0_DM2
.set Pin_3__DR, CYREG_PRT0_DR
.set Pin_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_3__MASK, 0x08
.set Pin_3__PORT, 0
.set Pin_3__PRT, CYREG_PRT0_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_3__PS, CYREG_PRT0_PS
.set Pin_3__SHIFT, 3
.set Pin_3__SLW, CYREG_PRT0_SLW

/* Pin_4 */
.set Pin_4__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Pin_4__0__MASK, 0x04
.set Pin_4__0__PC, CYREG_PRT0_PC2
.set Pin_4__0__PORT, 0
.set Pin_4__0__SHIFT, 2
.set Pin_4__AG, CYREG_PRT0_AG
.set Pin_4__AMUX, CYREG_PRT0_AMUX
.set Pin_4__BIE, CYREG_PRT0_BIE
.set Pin_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_4__BYP, CYREG_PRT0_BYP
.set Pin_4__CTL, CYREG_PRT0_CTL
.set Pin_4__DM0, CYREG_PRT0_DM0
.set Pin_4__DM1, CYREG_PRT0_DM1
.set Pin_4__DM2, CYREG_PRT0_DM2
.set Pin_4__DR, CYREG_PRT0_DR
.set Pin_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_4__MASK, 0x04
.set Pin_4__PORT, 0
.set Pin_4__PRT, CYREG_PRT0_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_4__PS, CYREG_PRT0_PS
.set Pin_4__SHIFT, 2
.set Pin_4__SLW, CYREG_PRT0_SLW

/* Pin_5 */
.set Pin_5__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_5__0__MASK, 0x10
.set Pin_5__0__PC, CYREG_PRT1_PC4
.set Pin_5__0__PORT, 1
.set Pin_5__0__SHIFT, 4
.set Pin_5__AG, CYREG_PRT1_AG
.set Pin_5__AMUX, CYREG_PRT1_AMUX
.set Pin_5__BIE, CYREG_PRT1_BIE
.set Pin_5__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_5__BYP, CYREG_PRT1_BYP
.set Pin_5__CTL, CYREG_PRT1_CTL
.set Pin_5__DM0, CYREG_PRT1_DM0
.set Pin_5__DM1, CYREG_PRT1_DM1
.set Pin_5__DM2, CYREG_PRT1_DM2
.set Pin_5__DR, CYREG_PRT1_DR
.set Pin_5__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_5__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_5__MASK, 0x10
.set Pin_5__PORT, 1
.set Pin_5__PRT, CYREG_PRT1_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_5__PS, CYREG_PRT1_PS
.set Pin_5__SHIFT, 4
.set Pin_5__SLW, CYREG_PRT1_SLW

/* Pin_6 */
.set Pin_6__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Pin_6__0__MASK, 0x10
.set Pin_6__0__PC, CYREG_PRT2_PC4
.set Pin_6__0__PORT, 2
.set Pin_6__0__SHIFT, 4
.set Pin_6__AG, CYREG_PRT2_AG
.set Pin_6__AMUX, CYREG_PRT2_AMUX
.set Pin_6__BIE, CYREG_PRT2_BIE
.set Pin_6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_6__BYP, CYREG_PRT2_BYP
.set Pin_6__CTL, CYREG_PRT2_CTL
.set Pin_6__DM0, CYREG_PRT2_DM0
.set Pin_6__DM1, CYREG_PRT2_DM1
.set Pin_6__DM2, CYREG_PRT2_DM2
.set Pin_6__DR, CYREG_PRT2_DR
.set Pin_6__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_6__MASK, 0x10
.set Pin_6__PORT, 2
.set Pin_6__PRT, CYREG_PRT2_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_6__PS, CYREG_PRT2_PS
.set Pin_6__SHIFT, 4
.set Pin_6__SLW, CYREG_PRT2_SLW

/* Pin_7 */
.set Pin_7__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set Pin_7__0__MASK, 0x20
.set Pin_7__0__PC, CYREG_PRT5_PC5
.set Pin_7__0__PORT, 5
.set Pin_7__0__SHIFT, 5
.set Pin_7__AG, CYREG_PRT5_AG
.set Pin_7__AMUX, CYREG_PRT5_AMUX
.set Pin_7__BIE, CYREG_PRT5_BIE
.set Pin_7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_7__BYP, CYREG_PRT5_BYP
.set Pin_7__CTL, CYREG_PRT5_CTL
.set Pin_7__DM0, CYREG_PRT5_DM0
.set Pin_7__DM1, CYREG_PRT5_DM1
.set Pin_7__DM2, CYREG_PRT5_DM2
.set Pin_7__DR, CYREG_PRT5_DR
.set Pin_7__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Pin_7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_7__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_7__MASK, 0x20
.set Pin_7__PORT, 5
.set Pin_7__PRT, CYREG_PRT5_PRT
.set Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_7__PS, CYREG_PRT5_PS
.set Pin_7__SHIFT, 5
.set Pin_7__SLW, CYREG_PRT5_SLW

/* Pin_8 */
.set Pin_8__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_8__0__MASK, 0x40
.set Pin_8__0__PC, CYREG_PRT3_PC6
.set Pin_8__0__PORT, 3
.set Pin_8__0__SHIFT, 6
.set Pin_8__AG, CYREG_PRT3_AG
.set Pin_8__AMUX, CYREG_PRT3_AMUX
.set Pin_8__BIE, CYREG_PRT3_BIE
.set Pin_8__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_8__BYP, CYREG_PRT3_BYP
.set Pin_8__CTL, CYREG_PRT3_CTL
.set Pin_8__DM0, CYREG_PRT3_DM0
.set Pin_8__DM1, CYREG_PRT3_DM1
.set Pin_8__DM2, CYREG_PRT3_DM2
.set Pin_8__DR, CYREG_PRT3_DR
.set Pin_8__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_8__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_8__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_8__MASK, 0x40
.set Pin_8__PORT, 3
.set Pin_8__PRT, CYREG_PRT3_PRT
.set Pin_8__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_8__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_8__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_8__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_8__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_8__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_8__PS, CYREG_PRT3_PS
.set Pin_8__SHIFT, 6
.set Pin_8__SLW, CYREG_PRT3_SLW

/* PulseCounter_1_CounterUDB */
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PulseCounter_1_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PulseCounter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* PulseCounter_2_CounterUDB */
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PulseCounter_2_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB06_ST

/* PulseCounter_3_CounterUDB */
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PulseCounter_3_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* PulseCounter_4_CounterUDB */
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set PulseCounter_4_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB07_ST

/* QuadDec_1 */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB00_ST

/* QuadDec_2 */
.set QuadDec_2_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_2_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_2_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_2_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set QuadDec_2_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_2_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_2_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_2_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_2_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_2_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set QuadDec_2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set QuadDec_2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB10_ST

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* SIG1 */
.set SIG1__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set SIG1__0__MASK, 0x08
.set SIG1__0__PC, CYREG_PRT4_PC3
.set SIG1__0__PORT, 4
.set SIG1__0__SHIFT, 3
.set SIG1__AG, CYREG_PRT4_AG
.set SIG1__AMUX, CYREG_PRT4_AMUX
.set SIG1__BIE, CYREG_PRT4_BIE
.set SIG1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SIG1__BYP, CYREG_PRT4_BYP
.set SIG1__CTL, CYREG_PRT4_CTL
.set SIG1__DM0, CYREG_PRT4_DM0
.set SIG1__DM1, CYREG_PRT4_DM1
.set SIG1__DM2, CYREG_PRT4_DM2
.set SIG1__DR, CYREG_PRT4_DR
.set SIG1__INP_DIS, CYREG_PRT4_INP_DIS
.set SIG1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SIG1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SIG1__LCD_EN, CYREG_PRT4_LCD_EN
.set SIG1__MASK, 0x08
.set SIG1__PORT, 4
.set SIG1__PRT, CYREG_PRT4_PRT
.set SIG1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SIG1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SIG1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SIG1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SIG1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SIG1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SIG1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SIG1__PS, CYREG_PRT4_PS
.set SIG1__SHIFT, 3
.set SIG1__SLW, CYREG_PRT4_SLW

/* SPIM_BSPIM */
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB10_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB04_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB04_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB04_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB04_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB04_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB04_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB11_MSK
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB11_ST

/* SPIM_CS */
.set SPIM_CS_Sync_ctrl_reg__REMOVED, 1

/* SPIM_RxInternalInterrupt */
.set SPIM_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_RxInternalInterrupt__INTC_MASK, 0x01
.set SPIM_RxInternalInterrupt__INTC_NUMBER, 0
.set SPIM_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set SPIM_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM_TxInternalInterrupt */
.set SPIM_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_TxInternalInterrupt__INTC_MASK, 0x02
.set SPIM_TxInternalInterrupt__INTC_NUMBER, 1
.set SPIM_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIM_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SPIM_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIS_BSPIS */
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIS_BSPIS_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set SPIS_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIS_BSPIS_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set SPIS_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIS_BSPIS_BitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPIS_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_BSPIS_RxStsReg__3__POS, 3
.set SPIS_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_BSPIS_RxStsReg__4__POS, 4
.set SPIS_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_BSPIS_RxStsReg__5__POS, 5
.set SPIS_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_RxStsReg__6__POS, 6
.set SPIS_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIS_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SPIS_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB07_A0
.set SPIS_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB07_A1
.set SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SPIS_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB07_D0
.set SPIS_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB07_D1
.set SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SPIS_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB07_F0
.set SPIS_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB07_F1
.set SPIS_BSPIS_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPIS_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_BSPIS_TxStsReg__0__POS, 0
.set SPIS_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_BSPIS_TxStsReg__1__POS, 1
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPIS_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_BSPIS_TxStsReg__2__POS, 2
.set SPIS_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_TxStsReg__6__POS, 6
.set SPIS_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_BSPIS_TxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPIS_BSPIS_TxStsReg__STATUS_REG, CYREG_B0_UDB08_ST

/* SPIS_RxInternalInterrupt */
.set SPIS_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIS_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIS_RxInternalInterrupt__INTC_MASK, 0x04
.set SPIS_RxInternalInterrupt__INTC_NUMBER, 2
.set SPIS_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIS_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPIS_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIS_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIS_TxInternalInterrupt */
.set SPIS_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIS_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIS_TxInternalInterrupt__INTC_MASK, 0x08
.set SPIS_TxInternalInterrupt__INTC_NUMBER, 3
.set SPIS_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set SPIS_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set SPIS_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIS_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SW1_LED2 */
.set SW1_LED2__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SW1_LED2__0__MASK, 0x04
.set SW1_LED2__0__PC, CYREG_PRT2_PC2
.set SW1_LED2__0__PORT, 2
.set SW1_LED2__0__SHIFT, 2
.set SW1_LED2__AG, CYREG_PRT2_AG
.set SW1_LED2__AMUX, CYREG_PRT2_AMUX
.set SW1_LED2__BIE, CYREG_PRT2_BIE
.set SW1_LED2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SW1_LED2__BYP, CYREG_PRT2_BYP
.set SW1_LED2__CTL, CYREG_PRT2_CTL
.set SW1_LED2__DM0, CYREG_PRT2_DM0
.set SW1_LED2__DM1, CYREG_PRT2_DM1
.set SW1_LED2__DM2, CYREG_PRT2_DM2
.set SW1_LED2__DR, CYREG_PRT2_DR
.set SW1_LED2__INP_DIS, CYREG_PRT2_INP_DIS
.set SW1_LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SW1_LED2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SW1_LED2__LCD_EN, CYREG_PRT2_LCD_EN
.set SW1_LED2__MASK, 0x04
.set SW1_LED2__PORT, 2
.set SW1_LED2__PRT, CYREG_PRT2_PRT
.set SW1_LED2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SW1_LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SW1_LED2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SW1_LED2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SW1_LED2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SW1_LED2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SW1_LED2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SW1_LED2__PS, CYREG_PRT2_PS
.set SW1_LED2__SHIFT, 2
.set SW1_LED2__SLW, CYREG_PRT2_SLW

/* Timestamp */
.set Timestamp_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timestamp_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timestamp_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timestamp_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timestamp_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timestamp_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timestamp_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timestamp_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Timestamp_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timestamp_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timestamp_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timestamp_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set Timestamp_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set Timestamp_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Timestamp_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Timestamp_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Timestamp_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Timestamp_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Timestamp_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Timestamp_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Timestamp_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timestamp_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Timestamp_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Timestamp_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Timestamp_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Timestamp_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x02
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x04
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x04

/* ctrl_in2 */
.set ctrl_in2__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set ctrl_in2__0__MASK, 0x08
.set ctrl_in2__0__PC, CYREG_PRT2_PC3
.set ctrl_in2__0__PORT, 2
.set ctrl_in2__0__SHIFT, 3
.set ctrl_in2__AG, CYREG_PRT2_AG
.set ctrl_in2__AMUX, CYREG_PRT2_AMUX
.set ctrl_in2__BIE, CYREG_PRT2_BIE
.set ctrl_in2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ctrl_in2__BYP, CYREG_PRT2_BYP
.set ctrl_in2__CTL, CYREG_PRT2_CTL
.set ctrl_in2__DM0, CYREG_PRT2_DM0
.set ctrl_in2__DM1, CYREG_PRT2_DM1
.set ctrl_in2__DM2, CYREG_PRT2_DM2
.set ctrl_in2__DR, CYREG_PRT2_DR
.set ctrl_in2__INP_DIS, CYREG_PRT2_INP_DIS
.set ctrl_in2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ctrl_in2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ctrl_in2__LCD_EN, CYREG_PRT2_LCD_EN
.set ctrl_in2__MASK, 0x08
.set ctrl_in2__PORT, 2
.set ctrl_in2__PRT, CYREG_PRT2_PRT
.set ctrl_in2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ctrl_in2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ctrl_in2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ctrl_in2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ctrl_in2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ctrl_in2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ctrl_in2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ctrl_in2__PS, CYREG_PRT2_PS
.set ctrl_in2__SHIFT, 3
.set ctrl_in2__SLW, CYREG_PRT2_SLW

/* ctrl_in3 */
.set ctrl_in3__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set ctrl_in3__0__MASK, 0x01
.set ctrl_in3__0__PC, CYREG_PRT2_PC0
.set ctrl_in3__0__PORT, 2
.set ctrl_in3__0__SHIFT, 0
.set ctrl_in3__AG, CYREG_PRT2_AG
.set ctrl_in3__AMUX, CYREG_PRT2_AMUX
.set ctrl_in3__BIE, CYREG_PRT2_BIE
.set ctrl_in3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ctrl_in3__BYP, CYREG_PRT2_BYP
.set ctrl_in3__CTL, CYREG_PRT2_CTL
.set ctrl_in3__DM0, CYREG_PRT2_DM0
.set ctrl_in3__DM1, CYREG_PRT2_DM1
.set ctrl_in3__DM2, CYREG_PRT2_DM2
.set ctrl_in3__DR, CYREG_PRT2_DR
.set ctrl_in3__INP_DIS, CYREG_PRT2_INP_DIS
.set ctrl_in3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ctrl_in3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ctrl_in3__LCD_EN, CYREG_PRT2_LCD_EN
.set ctrl_in3__MASK, 0x01
.set ctrl_in3__PORT, 2
.set ctrl_in3__PRT, CYREG_PRT2_PRT
.set ctrl_in3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ctrl_in3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ctrl_in3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ctrl_in3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ctrl_in3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ctrl_in3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ctrl_in3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ctrl_in3__PS, CYREG_PRT2_PS
.set ctrl_in3__SHIFT, 0
.set ctrl_in3__SLW, CYREG_PRT2_SLW

/* ctrl_in4 */
.set ctrl_in4__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set ctrl_in4__0__MASK, 0x20
.set ctrl_in4__0__PC, CYREG_IO_PC_PRT15_PC5
.set ctrl_in4__0__PORT, 15
.set ctrl_in4__0__SHIFT, 5
.set ctrl_in4__AG, CYREG_PRT15_AG
.set ctrl_in4__AMUX, CYREG_PRT15_AMUX
.set ctrl_in4__BIE, CYREG_PRT15_BIE
.set ctrl_in4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ctrl_in4__BYP, CYREG_PRT15_BYP
.set ctrl_in4__CTL, CYREG_PRT15_CTL
.set ctrl_in4__DM0, CYREG_PRT15_DM0
.set ctrl_in4__DM1, CYREG_PRT15_DM1
.set ctrl_in4__DM2, CYREG_PRT15_DM2
.set ctrl_in4__DR, CYREG_PRT15_DR
.set ctrl_in4__INP_DIS, CYREG_PRT15_INP_DIS
.set ctrl_in4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ctrl_in4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ctrl_in4__LCD_EN, CYREG_PRT15_LCD_EN
.set ctrl_in4__MASK, 0x20
.set ctrl_in4__PORT, 15
.set ctrl_in4__PRT, CYREG_PRT15_PRT
.set ctrl_in4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ctrl_in4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ctrl_in4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ctrl_in4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ctrl_in4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ctrl_in4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ctrl_in4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ctrl_in4__PS, CYREG_PRT15_PS
.set ctrl_in4__SHIFT, 5
.set ctrl_in4__SLW, CYREG_PRT15_SLW

/* ctrl_in5 */
.set ctrl_in5__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set ctrl_in5__0__MASK, 0x10
.set ctrl_in5__0__PC, CYREG_IO_PC_PRT15_PC4
.set ctrl_in5__0__PORT, 15
.set ctrl_in5__0__SHIFT, 4
.set ctrl_in5__AG, CYREG_PRT15_AG
.set ctrl_in5__AMUX, CYREG_PRT15_AMUX
.set ctrl_in5__BIE, CYREG_PRT15_BIE
.set ctrl_in5__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ctrl_in5__BYP, CYREG_PRT15_BYP
.set ctrl_in5__CTL, CYREG_PRT15_CTL
.set ctrl_in5__DM0, CYREG_PRT15_DM0
.set ctrl_in5__DM1, CYREG_PRT15_DM1
.set ctrl_in5__DM2, CYREG_PRT15_DM2
.set ctrl_in5__DR, CYREG_PRT15_DR
.set ctrl_in5__INP_DIS, CYREG_PRT15_INP_DIS
.set ctrl_in5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ctrl_in5__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ctrl_in5__LCD_EN, CYREG_PRT15_LCD_EN
.set ctrl_in5__MASK, 0x10
.set ctrl_in5__PORT, 15
.set ctrl_in5__PRT, CYREG_PRT15_PRT
.set ctrl_in5__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ctrl_in5__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ctrl_in5__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ctrl_in5__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ctrl_in5__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ctrl_in5__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ctrl_in5__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ctrl_in5__PS, CYREG_PRT15_PS
.set ctrl_in5__SHIFT, 4
.set ctrl_in5__SLW, CYREG_PRT15_SLW

/* ctrl_out0 */
.set ctrl_out0__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set ctrl_out0__0__MASK, 0x40
.set ctrl_out0__0__PC, CYREG_PRT1_PC6
.set ctrl_out0__0__PORT, 1
.set ctrl_out0__0__SHIFT, 6
.set ctrl_out0__AG, CYREG_PRT1_AG
.set ctrl_out0__AMUX, CYREG_PRT1_AMUX
.set ctrl_out0__BIE, CYREG_PRT1_BIE
.set ctrl_out0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ctrl_out0__BYP, CYREG_PRT1_BYP
.set ctrl_out0__CTL, CYREG_PRT1_CTL
.set ctrl_out0__DM0, CYREG_PRT1_DM0
.set ctrl_out0__DM1, CYREG_PRT1_DM1
.set ctrl_out0__DM2, CYREG_PRT1_DM2
.set ctrl_out0__DR, CYREG_PRT1_DR
.set ctrl_out0__INP_DIS, CYREG_PRT1_INP_DIS
.set ctrl_out0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ctrl_out0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ctrl_out0__LCD_EN, CYREG_PRT1_LCD_EN
.set ctrl_out0__MASK, 0x40
.set ctrl_out0__PORT, 1
.set ctrl_out0__PRT, CYREG_PRT1_PRT
.set ctrl_out0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ctrl_out0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ctrl_out0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ctrl_out0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ctrl_out0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ctrl_out0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ctrl_out0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ctrl_out0__PS, CYREG_PRT1_PS
.set ctrl_out0__SHIFT, 6
.set ctrl_out0__SLW, CYREG_PRT1_SLW

/* ctrl_out1 */
.set ctrl_out1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set ctrl_out1__0__MASK, 0x80
.set ctrl_out1__0__PC, CYREG_PRT1_PC7
.set ctrl_out1__0__PORT, 1
.set ctrl_out1__0__SHIFT, 7
.set ctrl_out1__AG, CYREG_PRT1_AG
.set ctrl_out1__AMUX, CYREG_PRT1_AMUX
.set ctrl_out1__BIE, CYREG_PRT1_BIE
.set ctrl_out1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ctrl_out1__BYP, CYREG_PRT1_BYP
.set ctrl_out1__CTL, CYREG_PRT1_CTL
.set ctrl_out1__DM0, CYREG_PRT1_DM0
.set ctrl_out1__DM1, CYREG_PRT1_DM1
.set ctrl_out1__DM2, CYREG_PRT1_DM2
.set ctrl_out1__DR, CYREG_PRT1_DR
.set ctrl_out1__INP_DIS, CYREG_PRT1_INP_DIS
.set ctrl_out1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ctrl_out1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ctrl_out1__LCD_EN, CYREG_PRT1_LCD_EN
.set ctrl_out1__MASK, 0x80
.set ctrl_out1__PORT, 1
.set ctrl_out1__PRT, CYREG_PRT1_PRT
.set ctrl_out1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ctrl_out1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ctrl_out1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ctrl_out1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ctrl_out1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ctrl_out1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ctrl_out1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ctrl_out1__PS, CYREG_PRT1_PS
.set ctrl_out1__SHIFT, 7
.set ctrl_out1__SLW, CYREG_PRT1_SLW

/* ctrl_out2 */
.set ctrl_out2__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set ctrl_out2__0__MASK, 0x40
.set ctrl_out2__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set ctrl_out2__0__PORT, 15
.set ctrl_out2__0__SHIFT, 6
.set ctrl_out2__AG, CYREG_PRT15_AG
.set ctrl_out2__AMUX, CYREG_PRT15_AMUX
.set ctrl_out2__BIE, CYREG_PRT15_BIE
.set ctrl_out2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ctrl_out2__BYP, CYREG_PRT15_BYP
.set ctrl_out2__CTL, CYREG_PRT15_CTL
.set ctrl_out2__DM0, CYREG_PRT15_DM0
.set ctrl_out2__DM1, CYREG_PRT15_DM1
.set ctrl_out2__DM2, CYREG_PRT15_DM2
.set ctrl_out2__DR, CYREG_PRT15_DR
.set ctrl_out2__INP_DIS, CYREG_PRT15_INP_DIS
.set ctrl_out2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ctrl_out2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ctrl_out2__LCD_EN, CYREG_PRT15_LCD_EN
.set ctrl_out2__MASK, 0x40
.set ctrl_out2__PORT, 15
.set ctrl_out2__PRT, CYREG_PRT15_PRT
.set ctrl_out2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ctrl_out2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ctrl_out2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ctrl_out2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ctrl_out2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ctrl_out2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ctrl_out2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ctrl_out2__PS, CYREG_PRT15_PS
.set ctrl_out2__SHIFT, 6
.set ctrl_out2__SLW, CYREG_PRT15_SLW

/* ctrl_out3 */
.set ctrl_out3__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set ctrl_out3__0__MASK, 0x80
.set ctrl_out3__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set ctrl_out3__0__PORT, 15
.set ctrl_out3__0__SHIFT, 7
.set ctrl_out3__AG, CYREG_PRT15_AG
.set ctrl_out3__AMUX, CYREG_PRT15_AMUX
.set ctrl_out3__BIE, CYREG_PRT15_BIE
.set ctrl_out3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ctrl_out3__BYP, CYREG_PRT15_BYP
.set ctrl_out3__CTL, CYREG_PRT15_CTL
.set ctrl_out3__DM0, CYREG_PRT15_DM0
.set ctrl_out3__DM1, CYREG_PRT15_DM1
.set ctrl_out3__DM2, CYREG_PRT15_DM2
.set ctrl_out3__DR, CYREG_PRT15_DR
.set ctrl_out3__INP_DIS, CYREG_PRT15_INP_DIS
.set ctrl_out3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ctrl_out3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ctrl_out3__LCD_EN, CYREG_PRT15_LCD_EN
.set ctrl_out3__MASK, 0x80
.set ctrl_out3__PORT, 15
.set ctrl_out3__PRT, CYREG_PRT15_PRT
.set ctrl_out3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ctrl_out3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ctrl_out3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ctrl_out3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ctrl_out3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ctrl_out3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ctrl_out3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ctrl_out3__PS, CYREG_PRT15_PS
.set ctrl_out3__SHIFT, 7
.set ctrl_out3__SLW, CYREG_PRT15_SLW

/* ctrl_out4 */
.set ctrl_out4__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set ctrl_out4__0__MASK, 0x01
.set ctrl_out4__0__PC, CYREG_PRT3_PC0
.set ctrl_out4__0__PORT, 3
.set ctrl_out4__0__SHIFT, 0
.set ctrl_out4__AG, CYREG_PRT3_AG
.set ctrl_out4__AMUX, CYREG_PRT3_AMUX
.set ctrl_out4__BIE, CYREG_PRT3_BIE
.set ctrl_out4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ctrl_out4__BYP, CYREG_PRT3_BYP
.set ctrl_out4__CTL, CYREG_PRT3_CTL
.set ctrl_out4__DM0, CYREG_PRT3_DM0
.set ctrl_out4__DM1, CYREG_PRT3_DM1
.set ctrl_out4__DM2, CYREG_PRT3_DM2
.set ctrl_out4__DR, CYREG_PRT3_DR
.set ctrl_out4__INP_DIS, CYREG_PRT3_INP_DIS
.set ctrl_out4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ctrl_out4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ctrl_out4__LCD_EN, CYREG_PRT3_LCD_EN
.set ctrl_out4__MASK, 0x01
.set ctrl_out4__PORT, 3
.set ctrl_out4__PRT, CYREG_PRT3_PRT
.set ctrl_out4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ctrl_out4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ctrl_out4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ctrl_out4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ctrl_out4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ctrl_out4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ctrl_out4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ctrl_out4__PS, CYREG_PRT3_PS
.set ctrl_out4__SHIFT, 0
.set ctrl_out4__SLW, CYREG_PRT3_SLW

/* ctrl_out5 */
.set ctrl_out5__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set ctrl_out5__0__MASK, 0x02
.set ctrl_out5__0__PC, CYREG_PRT3_PC1
.set ctrl_out5__0__PORT, 3
.set ctrl_out5__0__SHIFT, 1
.set ctrl_out5__AG, CYREG_PRT3_AG
.set ctrl_out5__AMUX, CYREG_PRT3_AMUX
.set ctrl_out5__BIE, CYREG_PRT3_BIE
.set ctrl_out5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ctrl_out5__BYP, CYREG_PRT3_BYP
.set ctrl_out5__CTL, CYREG_PRT3_CTL
.set ctrl_out5__DM0, CYREG_PRT3_DM0
.set ctrl_out5__DM1, CYREG_PRT3_DM1
.set ctrl_out5__DM2, CYREG_PRT3_DM2
.set ctrl_out5__DR, CYREG_PRT3_DR
.set ctrl_out5__INP_DIS, CYREG_PRT3_INP_DIS
.set ctrl_out5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ctrl_out5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ctrl_out5__LCD_EN, CYREG_PRT3_LCD_EN
.set ctrl_out5__MASK, 0x02
.set ctrl_out5__PORT, 3
.set ctrl_out5__PRT, CYREG_PRT3_PRT
.set ctrl_out5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ctrl_out5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ctrl_out5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ctrl_out5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ctrl_out5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ctrl_out5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ctrl_out5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ctrl_out5__PS, CYREG_PRT3_PS
.set ctrl_out5__SHIFT, 1
.set ctrl_out5__SLW, CYREG_PRT3_SLW

/* isr_CS_Rise */
.set isr_CS_Rise__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_CS_Rise__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_CS_Rise__INTC_MASK, 0x10
.set isr_CS_Rise__INTC_NUMBER, 4
.set isr_CS_Rise__INTC_PRIOR_NUM, 7
.set isr_CS_Rise__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_CS_Rise__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_CS_Rise__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Capture_1 */
.set isr_Capture_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Capture_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Capture_1__INTC_MASK, 0x20
.set isr_Capture_1__INTC_NUMBER, 5
.set isr_Capture_1__INTC_PRIOR_NUM, 7
.set isr_Capture_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_Capture_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Capture_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Capture_2 */
.set isr_Capture_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Capture_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Capture_2__INTC_MASK, 0x40
.set isr_Capture_2__INTC_NUMBER, 6
.set isr_Capture_2__INTC_PRIOR_NUM, 7
.set isr_Capture_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_Capture_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Capture_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Capture_3 */
.set isr_Capture_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Capture_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Capture_3__INTC_MASK, 0x80
.set isr_Capture_3__INTC_NUMBER, 7
.set isr_Capture_3__INTC_PRIOR_NUM, 7
.set isr_Capture_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_Capture_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Capture_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Capture_4 */
.set isr_Capture_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Capture_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Capture_4__INTC_MASK, 0x100
.set isr_Capture_4__INTC_NUMBER, 8
.set isr_Capture_4__INTC_PRIOR_NUM, 7
.set isr_Capture_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_Capture_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Capture_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_PulseCounter_1 */
.set isr_PulseCounter_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_PulseCounter_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_PulseCounter_1__INTC_MASK, 0x200
.set isr_PulseCounter_1__INTC_NUMBER, 9
.set isr_PulseCounter_1__INTC_PRIOR_NUM, 7
.set isr_PulseCounter_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_PulseCounter_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_PulseCounter_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_PulseCounter_2 */
.set isr_PulseCounter_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_PulseCounter_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_PulseCounter_2__INTC_MASK, 0x400
.set isr_PulseCounter_2__INTC_NUMBER, 10
.set isr_PulseCounter_2__INTC_PRIOR_NUM, 7
.set isr_PulseCounter_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_PulseCounter_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_PulseCounter_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_PulseCounter_3 */
.set isr_PulseCounter_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_PulseCounter_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_PulseCounter_3__INTC_MASK, 0x800
.set isr_PulseCounter_3__INTC_NUMBER, 11
.set isr_PulseCounter_3__INTC_PRIOR_NUM, 7
.set isr_PulseCounter_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set isr_PulseCounter_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_PulseCounter_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_PulseCounter_4 */
.set isr_PulseCounter_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_PulseCounter_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_PulseCounter_4__INTC_MASK, 0x1000
.set isr_PulseCounter_4__INTC_NUMBER, 12
.set isr_PulseCounter_4__INTC_PRIOR_NUM, 7
.set isr_PulseCounter_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set isr_PulseCounter_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_PulseCounter_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_QuadDec_1 */
.set isr_QuadDec_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_QuadDec_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_QuadDec_1__INTC_MASK, 0x2000
.set isr_QuadDec_1__INTC_NUMBER, 13
.set isr_QuadDec_1__INTC_PRIOR_NUM, 7
.set isr_QuadDec_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_13
.set isr_QuadDec_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_QuadDec_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_QuadDec_2 */
.set isr_QuadDec_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_QuadDec_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_QuadDec_2__INTC_MASK, 0x4000
.set isr_QuadDec_2__INTC_NUMBER, 14
.set isr_QuadDec_2__INTC_PRIOR_NUM, 7
.set isr_QuadDec_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_14
.set isr_QuadDec_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_QuadDec_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_START */
.set isr_START__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_START__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_START__INTC_MASK, 0x8000
.set isr_START__INTC_NUMBER, 15
.set isr_START__INTC_PRIOR_NUM, 7
.set isr_START__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set isr_START__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_START__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_STOP */
.set isr_STOP__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_STOP__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_STOP__INTC_MASK, 0x10000
.set isr_STOP__INTC_NUMBER, 16
.set isr_STOP__INTC_PRIOR_NUM, 7
.set isr_STOP__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set isr_STOP__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_STOP__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_Timestamp */
.set isr_Timestamp__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Timestamp__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Timestamp__INTC_MASK, 0x20000
.set isr_Timestamp__INTC_NUMBER, 17
.set isr_Timestamp__INTC_PRIOR_NUM, 7
.set isr_Timestamp__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_Timestamp__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Timestamp__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* mst_clk */
.set mst_clk__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set mst_clk__0__MASK, 0x08
.set mst_clk__0__PC, CYREG_PRT3_PC3
.set mst_clk__0__PORT, 3
.set mst_clk__0__SHIFT, 3
.set mst_clk__AG, CYREG_PRT3_AG
.set mst_clk__AMUX, CYREG_PRT3_AMUX
.set mst_clk__BIE, CYREG_PRT3_BIE
.set mst_clk__BIT_MASK, CYREG_PRT3_BIT_MASK
.set mst_clk__BYP, CYREG_PRT3_BYP
.set mst_clk__CTL, CYREG_PRT3_CTL
.set mst_clk__DM0, CYREG_PRT3_DM0
.set mst_clk__DM1, CYREG_PRT3_DM1
.set mst_clk__DM2, CYREG_PRT3_DM2
.set mst_clk__DR, CYREG_PRT3_DR
.set mst_clk__INP_DIS, CYREG_PRT3_INP_DIS
.set mst_clk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set mst_clk__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set mst_clk__LCD_EN, CYREG_PRT3_LCD_EN
.set mst_clk__MASK, 0x08
.set mst_clk__PORT, 3
.set mst_clk__PRT, CYREG_PRT3_PRT
.set mst_clk__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set mst_clk__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set mst_clk__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set mst_clk__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set mst_clk__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set mst_clk__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set mst_clk__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set mst_clk__PS, CYREG_PRT3_PS
.set mst_clk__SHIFT, 3
.set mst_clk__SLW, CYREG_PRT3_SLW

/* mst_cs */
.set mst_cs__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set mst_cs__0__MASK, 0x04
.set mst_cs__0__PC, CYREG_PRT3_PC2
.set mst_cs__0__PORT, 3
.set mst_cs__0__SHIFT, 2
.set mst_cs__AG, CYREG_PRT3_AG
.set mst_cs__AMUX, CYREG_PRT3_AMUX
.set mst_cs__BIE, CYREG_PRT3_BIE
.set mst_cs__BIT_MASK, CYREG_PRT3_BIT_MASK
.set mst_cs__BYP, CYREG_PRT3_BYP
.set mst_cs__CTL, CYREG_PRT3_CTL
.set mst_cs__DM0, CYREG_PRT3_DM0
.set mst_cs__DM1, CYREG_PRT3_DM1
.set mst_cs__DM2, CYREG_PRT3_DM2
.set mst_cs__DR, CYREG_PRT3_DR
.set mst_cs__INP_DIS, CYREG_PRT3_INP_DIS
.set mst_cs__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set mst_cs__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set mst_cs__LCD_EN, CYREG_PRT3_LCD_EN
.set mst_cs__MASK, 0x04
.set mst_cs__PORT, 3
.set mst_cs__PRT, CYREG_PRT3_PRT
.set mst_cs__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set mst_cs__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set mst_cs__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set mst_cs__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set mst_cs__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set mst_cs__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set mst_cs__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set mst_cs__PS, CYREG_PRT3_PS
.set mst_cs__SHIFT, 2
.set mst_cs__SLW, CYREG_PRT3_SLW

/* mst_miso */
.set mst_miso__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set mst_miso__0__MASK, 0x10
.set mst_miso__0__PC, CYREG_PRT3_PC4
.set mst_miso__0__PORT, 3
.set mst_miso__0__SHIFT, 4
.set mst_miso__AG, CYREG_PRT3_AG
.set mst_miso__AMUX, CYREG_PRT3_AMUX
.set mst_miso__BIE, CYREG_PRT3_BIE
.set mst_miso__BIT_MASK, CYREG_PRT3_BIT_MASK
.set mst_miso__BYP, CYREG_PRT3_BYP
.set mst_miso__CTL, CYREG_PRT3_CTL
.set mst_miso__DM0, CYREG_PRT3_DM0
.set mst_miso__DM1, CYREG_PRT3_DM1
.set mst_miso__DM2, CYREG_PRT3_DM2
.set mst_miso__DR, CYREG_PRT3_DR
.set mst_miso__INP_DIS, CYREG_PRT3_INP_DIS
.set mst_miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set mst_miso__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set mst_miso__LCD_EN, CYREG_PRT3_LCD_EN
.set mst_miso__MASK, 0x10
.set mst_miso__PORT, 3
.set mst_miso__PRT, CYREG_PRT3_PRT
.set mst_miso__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set mst_miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set mst_miso__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set mst_miso__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set mst_miso__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set mst_miso__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set mst_miso__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set mst_miso__PS, CYREG_PRT3_PS
.set mst_miso__SHIFT, 4
.set mst_miso__SLW, CYREG_PRT3_SLW

/* mst_mosi */
.set mst_mosi__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set mst_mosi__0__MASK, 0x20
.set mst_mosi__0__PC, CYREG_PRT3_PC5
.set mst_mosi__0__PORT, 3
.set mst_mosi__0__SHIFT, 5
.set mst_mosi__AG, CYREG_PRT3_AG
.set mst_mosi__AMUX, CYREG_PRT3_AMUX
.set mst_mosi__BIE, CYREG_PRT3_BIE
.set mst_mosi__BIT_MASK, CYREG_PRT3_BIT_MASK
.set mst_mosi__BYP, CYREG_PRT3_BYP
.set mst_mosi__CTL, CYREG_PRT3_CTL
.set mst_mosi__DM0, CYREG_PRT3_DM0
.set mst_mosi__DM1, CYREG_PRT3_DM1
.set mst_mosi__DM2, CYREG_PRT3_DM2
.set mst_mosi__DR, CYREG_PRT3_DR
.set mst_mosi__INP_DIS, CYREG_PRT3_INP_DIS
.set mst_mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set mst_mosi__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set mst_mosi__LCD_EN, CYREG_PRT3_LCD_EN
.set mst_mosi__MASK, 0x20
.set mst_mosi__PORT, 3
.set mst_mosi__PRT, CYREG_PRT3_PRT
.set mst_mosi__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set mst_mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set mst_mosi__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set mst_mosi__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set mst_mosi__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set mst_mosi__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set mst_mosi__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set mst_mosi__PS, CYREG_PRT3_PS
.set mst_mosi__SHIFT, 5
.set mst_mosi__SLW, CYREG_PRT3_SLW

/* slc_cs */
.set slc_cs__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set slc_cs__0__MASK, 0x80
.set slc_cs__0__PC, CYREG_PRT0_PC7
.set slc_cs__0__PORT, 0
.set slc_cs__0__SHIFT, 7
.set slc_cs__AG, CYREG_PRT0_AG
.set slc_cs__AMUX, CYREG_PRT0_AMUX
.set slc_cs__BIE, CYREG_PRT0_BIE
.set slc_cs__BIT_MASK, CYREG_PRT0_BIT_MASK
.set slc_cs__BYP, CYREG_PRT0_BYP
.set slc_cs__CTL, CYREG_PRT0_CTL
.set slc_cs__DM0, CYREG_PRT0_DM0
.set slc_cs__DM1, CYREG_PRT0_DM1
.set slc_cs__DM2, CYREG_PRT0_DM2
.set slc_cs__DR, CYREG_PRT0_DR
.set slc_cs__INP_DIS, CYREG_PRT0_INP_DIS
.set slc_cs__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set slc_cs__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set slc_cs__LCD_EN, CYREG_PRT0_LCD_EN
.set slc_cs__MASK, 0x80
.set slc_cs__PORT, 0
.set slc_cs__PRT, CYREG_PRT0_PRT
.set slc_cs__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set slc_cs__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set slc_cs__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set slc_cs__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set slc_cs__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set slc_cs__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set slc_cs__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set slc_cs__PS, CYREG_PRT0_PS
.set slc_cs__SHIFT, 7
.set slc_cs__SLW, CYREG_PRT0_SLW

/* slv_clk */
.set slv_clk__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set slv_clk__0__MASK, 0x40
.set slv_clk__0__PC, CYREG_PRT0_PC6
.set slv_clk__0__PORT, 0
.set slv_clk__0__SHIFT, 6
.set slv_clk__AG, CYREG_PRT0_AG
.set slv_clk__AMUX, CYREG_PRT0_AMUX
.set slv_clk__BIE, CYREG_PRT0_BIE
.set slv_clk__BIT_MASK, CYREG_PRT0_BIT_MASK
.set slv_clk__BYP, CYREG_PRT0_BYP
.set slv_clk__CTL, CYREG_PRT0_CTL
.set slv_clk__DM0, CYREG_PRT0_DM0
.set slv_clk__DM1, CYREG_PRT0_DM1
.set slv_clk__DM2, CYREG_PRT0_DM2
.set slv_clk__DR, CYREG_PRT0_DR
.set slv_clk__INP_DIS, CYREG_PRT0_INP_DIS
.set slv_clk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set slv_clk__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set slv_clk__LCD_EN, CYREG_PRT0_LCD_EN
.set slv_clk__MASK, 0x40
.set slv_clk__PORT, 0
.set slv_clk__PRT, CYREG_PRT0_PRT
.set slv_clk__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set slv_clk__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set slv_clk__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set slv_clk__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set slv_clk__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set slv_clk__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set slv_clk__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set slv_clk__PS, CYREG_PRT0_PS
.set slv_clk__SHIFT, 6
.set slv_clk__SLW, CYREG_PRT0_SLW

/* slv_miso */
.set slv_miso__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set slv_miso__0__MASK, 0x20
.set slv_miso__0__PC, CYREG_PRT0_PC5
.set slv_miso__0__PORT, 0
.set slv_miso__0__SHIFT, 5
.set slv_miso__AG, CYREG_PRT0_AG
.set slv_miso__AMUX, CYREG_PRT0_AMUX
.set slv_miso__BIE, CYREG_PRT0_BIE
.set slv_miso__BIT_MASK, CYREG_PRT0_BIT_MASK
.set slv_miso__BYP, CYREG_PRT0_BYP
.set slv_miso__CTL, CYREG_PRT0_CTL
.set slv_miso__DM0, CYREG_PRT0_DM0
.set slv_miso__DM1, CYREG_PRT0_DM1
.set slv_miso__DM2, CYREG_PRT0_DM2
.set slv_miso__DR, CYREG_PRT0_DR
.set slv_miso__INP_DIS, CYREG_PRT0_INP_DIS
.set slv_miso__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set slv_miso__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set slv_miso__LCD_EN, CYREG_PRT0_LCD_EN
.set slv_miso__MASK, 0x20
.set slv_miso__PORT, 0
.set slv_miso__PRT, CYREG_PRT0_PRT
.set slv_miso__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set slv_miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set slv_miso__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set slv_miso__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set slv_miso__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set slv_miso__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set slv_miso__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set slv_miso__PS, CYREG_PRT0_PS
.set slv_miso__SHIFT, 5
.set slv_miso__SLW, CYREG_PRT0_SLW

/* slv_mosi */
.set slv_mosi__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set slv_mosi__0__MASK, 0x10
.set slv_mosi__0__PC, CYREG_PRT0_PC4
.set slv_mosi__0__PORT, 0
.set slv_mosi__0__SHIFT, 4
.set slv_mosi__AG, CYREG_PRT0_AG
.set slv_mosi__AMUX, CYREG_PRT0_AMUX
.set slv_mosi__BIE, CYREG_PRT0_BIE
.set slv_mosi__BIT_MASK, CYREG_PRT0_BIT_MASK
.set slv_mosi__BYP, CYREG_PRT0_BYP
.set slv_mosi__CTL, CYREG_PRT0_CTL
.set slv_mosi__DM0, CYREG_PRT0_DM0
.set slv_mosi__DM1, CYREG_PRT0_DM1
.set slv_mosi__DM2, CYREG_PRT0_DM2
.set slv_mosi__DR, CYREG_PRT0_DR
.set slv_mosi__INP_DIS, CYREG_PRT0_INP_DIS
.set slv_mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set slv_mosi__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set slv_mosi__LCD_EN, CYREG_PRT0_LCD_EN
.set slv_mosi__MASK, 0x10
.set slv_mosi__PORT, 0
.set slv_mosi__PRT, CYREG_PRT0_PRT
.set slv_mosi__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set slv_mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set slv_mosi__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set slv_mosi__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set slv_mosi__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set slv_mosi__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set slv_mosi__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set slv_mosi__PS, CYREG_PRT0_PS
.set slv_mosi__SHIFT, 4
.set slv_mosi__SLW, CYREG_PRT0_SLW

/* spiclk */
.set spiclk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set spiclk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set spiclk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set spiclk__CFG2_SRC_SEL_MASK, 0x07
.set spiclk__INDEX, 0x00
.set spiclk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set spiclk__PM_ACT_MSK, 0x01
.set spiclk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set spiclk__PM_STBY_MSK, 0x01

/* timer_clock_7 */
.set timer_clock_7__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set timer_clock_7__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set timer_clock_7__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set timer_clock_7__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock_7__INDEX, 0x01
.set timer_clock_7__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock_7__PM_ACT_MSK, 0x02
.set timer_clock_7__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock_7__PM_STBY_MSK, 0x02

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E16A069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x0003FFFF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
