

================================================================
== Vitis HLS Report for 'fir_Pipeline_Shift_Accum_Loop'
================================================================
* Date:           Sun Apr  2 14:46:15 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        fir128_Q4
* Solution:       merge (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      131|      131|         5|          1|          1|   128|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     17|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     109|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     109|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+-----------------------------+--------------+
    |            Instance            |            Module           |  Expression  |
    +--------------------------------+-----------------------------+--------------+
    |mac_muladd_5s_8s_19s_19_4_1_U1  |mac_muladd_5s_8s_19s_19_4_1  |  i0 * i1 + i2|
    +--------------------------------+-----------------------------+--------------+

    * Memory: 
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                          Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_Pipeline_Shift_Accum_Loop_fir_int_int_c_ROM_AUTO_1R  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                         |        1|  0|   0|    0|   128|   32|     1|         4096|
    +-----------------+---------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_118_p2  |         +|   0|  0|  15|           8|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  17|           9|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |acc_fu_38                  |   9|          2|   19|         38|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_i_1       |   9|          2|    8|         16|
    |i_fu_42                    |   9|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|   56|        112|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_38                         |  19|   0|   19|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_cast_reg_185                    |   8|   0|   64|         56|
    |i_fu_42                           |   8|   0|    8|          0|
    |tmp_reg_181                       |   1|   0|    1|          0|
    |tmp_reg_181                       |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 109|  32|  102|         56|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_Shift_Accum_Loop|  return value|
|acc_out               |  out|   19|      ap_vld|                        acc_out|       pointer|
|acc_out_ap_vld        |  out|    1|      ap_vld|                        acc_out|       pointer|
|shift_reg_V_address0  |  out|    7|   ap_memory|                    shift_reg_V|         array|
|shift_reg_V_ce0       |  out|    1|   ap_memory|                    shift_reg_V|         array|
|shift_reg_V_we0       |  out|    1|   ap_memory|                    shift_reg_V|         array|
|shift_reg_V_d0        |  out|    8|   ap_memory|                    shift_reg_V|         array|
|shift_reg_V_address1  |  out|    7|   ap_memory|                    shift_reg_V|         array|
|shift_reg_V_ce1       |  out|    1|   ap_memory|                    shift_reg_V|         array|
|shift_reg_V_q1        |   in|    8|   ap_memory|                    shift_reg_V|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

