MODULE main
  VAR i: real;
  VAR j: real;
  VAR pc : {l1, l2, l3, end};

  INIT pc = l1;
  TRANS (pc = l1 & i < 0) -> next(pc) = end;
  TRANS (pc = l1 & i >= 0) -> (next(pc) = l2 & next(i) = i & next(j) = j);
  TRANS pc = l2 -> (next(pc) = l3 & next(i) = i + j & next(j) = j);
  TRANS pc = l3 -> (next(pc) = l1 & next(i) = i & next(j) = pow(j, 3)/3 + 1);
  TRANS pc = end -> next(pc) = end;

  LTLSPEC NAME BENCH := F pc = end;
