##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
		4.3::Critical Path Report for MasterClck
		4.4::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (MasterClck:R vs. MasterClck:R)
		5.5::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
		5.7::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                         | Frequency: 62.51 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                         | N/A                   | Target: 24.00 MHz  | 
Clock: JOYSTICK_ADC_XY_IntClock          | Frequency: 23.95 MHz  | Target: 1.60 MHz   | 
Clock: JOYSTICK_ADC_XY_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: MasterClck                        | Frequency: 89.07 MHz  | Target: 24.00 MHz  | 
Clock: UART_LOG_IntClock                 | Frequency: 55.95 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock              Capture Clock             Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------  ------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                 CyBUS_CLK                 41666.7          34206       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 JOYSTICK_ADC_XY_IntClock  41666.7          34308       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                 UART_LOG_IntClock         41666.7          25669       N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  CyBUS_CLK                 41666.7          33347       N/A              N/A         N/A              N/A         N/A              N/A         
JOYSTICK_ADC_XY_IntClock  JOYSTICK_ADC_XY_IntClock  625000           583250      N/A              N/A         N/A              N/A         N/A              N/A         
MasterClck                MasterClck                41666.7          30439       N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock         UART_LOG_IntClock         1.08333e+006     1065460     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase     
---------------  ------------  -------------------  
Tx_1(0)_PAD      31968         UART_LOG_IntClock:R  
greenled(0)_PAD  23870         MasterClck:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12528
-------------------------------------   ----- 
End-of-path arrival time (ps)           12528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell3         2009   2009  25669  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell9      4939   6948  25669  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  10298  25669  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12528  25669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for JOYSTICK_ADC_XY_IntClock
******************************************************
Clock: JOYSTICK_ADC_XY_IntClock
Frequency: 23.95 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 583250p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38240
-------------------------------------   ----- 
End-of-path arrival time (ps)           38240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell36  13166  38240  583250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MasterClck
****************************************
Clock: MasterClck
Frequency: 89.07 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \RGB_PWM_green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30439p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  30439  RISE       1
\RGB_PWM_green:PWMUDB:status_2\/main_1          macrocell12     2769   5059  30439  RISE       1
\RGB_PWM_green:PWMUDB:status_2\/q               macrocell12     3350   8409  30439  RISE       1
\RGB_PWM_green:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  30439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk8:stsreg\/clock                statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 55.95 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065460p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11683
-------------------------------------   ----- 
End-of-path arrival time (ps)           11683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell88     1250   1250  1065460  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell5      4787   6037  1065460  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell5      3350   9387  1065460  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2296  11683  1065460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34206  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell84   2931   3951  34206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JOYSTICK_ADC_XY_IntClock:R)
**************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#15 vs. JOYSTICK_ADC_XY_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell84   1250   1250  34308  RISE       1
Net_4/main_0                                  macrocell83   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell83         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12528
-------------------------------------   ----- 
End-of-path arrival time (ps)           12528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell3         2009   2009  25669  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell9      4939   6948  25669  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  10298  25669  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12528  25669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (MasterClck:R vs. MasterClck:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \RGB_PWM_green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30439p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  30439  RISE       1
\RGB_PWM_green:PWMUDB:status_2\/main_1          macrocell12     2769   5059  30439  RISE       1
\RGB_PWM_green:PWMUDB:status_2\/q               macrocell12     3350   8409  30439  RISE       1
\RGB_PWM_green:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  30439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk8:stsreg\/clock                statusicell3        0      0  RISE       1


5.5::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. CyBUS_CLK:R)
**************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell83         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4/q                                            macrocell83   1250   1250  33347  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell84   3559   4809  33347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1


5.6::Critical Path Report for (JOYSTICK_ADC_XY_IntClock:R vs. JOYSTICK_ADC_XY_IntClock:R)
*****************************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 583250p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38240
-------------------------------------   ----- 
End-of-path arrival time (ps)           38240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell36  13166  38240  583250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1


5.7::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065460p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11683
-------------------------------------   ----- 
End-of-path arrival time (ps)           11683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell88     1250   1250  1065460  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell5      4787   6037  1065460  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell5      3350   9387  1065460  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2296  11683  1065460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12528
-------------------------------------   ----- 
End-of-path arrival time (ps)           12528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell3         2009   2009  25669  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell9      4939   6948  25669  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  10298  25669  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12528  25669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 30338p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell3       2009   2009  25669  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell92   5810   7819  30338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 30338p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell3        2009   2009  25669  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell100   5810   7819  30338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 30338p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell3        2009   2009  25669  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell101   5810   7819  30338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \RGB_PWM_green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30439p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  30439  RISE       1
\RGB_PWM_green:PWMUDB:status_2\/main_1          macrocell12     2769   5059  30439  RISE       1
\RGB_PWM_green:PWMUDB:status_2\/q               macrocell12     3350   8409  30439  RISE       1
\RGB_PWM_green:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  10727  30439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk8:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 30552p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  30439  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2765   5055  30552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 31195p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell3       2009   2009  25669  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell95   4953   6962  31195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 31208p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell3       2009   2009  25669  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell98   4939   6948  31208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 31208p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell3       2009   2009  25669  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell99   4939   6948  31208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 31261p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                         -6060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q        macrocell102    1250   1250  31261  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3096   4346  31261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \RGB_PWM_green:PWMUDB:prevCompare1\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:prevCompare1\/clock_0
Path slack     : 33345p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  33345  RISE       1
\RGB_PWM_green:PWMUDB:prevCompare1\/main_0    macrocell103    2302   4812  33345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:prevCompare1\/clock_0                macrocell103        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \RGB_PWM_green:PWMUDB:status_0\/main_1
Capture Clock  : \RGB_PWM_green:PWMUDB:status_0\/clock_0
Path slack     : 33345p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  33345  RISE       1
\RGB_PWM_green:PWMUDB:status_0\/main_1        macrocell104    2302   4812  33345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:status_0\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_163/main_1
Capture Clock  : Net_163/clock_0
Path slack     : 33345p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  33345  RISE       1
Net_163/main_1                                macrocell105    2302   4812  33345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_163/clock_0                                            macrocell105        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33347p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                      -3510
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell83         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4/q                                            macrocell83   1250   1250  33347  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell84   3559   4809  33347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_163/main_0
Capture Clock  : Net_163/clock_0
Path slack     : 33819p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell102        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell102   1250   1250  31261  RISE       1
Net_163/main_0                           macrocell105   3087   4337  33819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_163/clock_0                                            macrocell105        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/clock                synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34206  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell84   2931   3951  34206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#15 vs. JOYSTICK_ADC_XY_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell84   1250   1250  34308  RISE       1
Net_4/main_0                                  macrocell83   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell83         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CyBUS_CLK:R#15 vs. JOYSTICK_ADC_XY_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell84   1250   1250  34308  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/main_0     macrocell85   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell85         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell84   1250   1250  34314  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell84   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:bus_clk_nrq_reg\/clock_0          macrocell84         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:prevCompare1\/q
Path End       : \RGB_PWM_green:PWMUDB:status_0\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:status_0\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:prevCompare1\/clock_0                macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:prevCompare1\/q   macrocell103   1250   1250  34605  RISE       1
\RGB_PWM_green:PWMUDB:status_0\/main_0  macrocell104   2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:status_0\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  34621  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell102   2326   3536  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell102        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:status_0\/q
Path End       : \RGB_PWM_green:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \RGB_PWM_green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37591p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (MasterClck:R#1 vs. MasterClck:R#2)   41667
- Setup time                                          -500
--------------------------------------------------   ----- 
End-of-path required time (ps)                       41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:status_0\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RGB_PWM_green:PWMUDB:status_0\/q               macrocell104   1250   1250  37591  RISE       1
\RGB_PWM_green:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2326   3576  37591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk8:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 583250p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38240
-------------------------------------   ----- 
End-of-path arrival time (ps)           38240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell36  13166  38240  583250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 583250p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38240
-------------------------------------   ----- 
End-of-path arrival time (ps)           38240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell59  13166  38240  583250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell59         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 583250p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38240
-------------------------------------   ----- 
End-of-path arrival time (ps)           38240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell68  13166  38240  583250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell68         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 583335p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38155
-------------------------------------   ----- 
End-of-path arrival time (ps)           38155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell37  13081  38155  583335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell37         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 583345p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38145
-------------------------------------   ----- 
End-of-path arrival time (ps)           38145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell22  13072  38145  583345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 583345p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38145
-------------------------------------   ----- 
End-of-path arrival time (ps)           38145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell45  13072  38145  583345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell45         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 583345p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38145
-------------------------------------   ----- 
End-of-path arrival time (ps)           38145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell55  13072  38145  583345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell55         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 583345p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38145
-------------------------------------   ----- 
End-of-path arrival time (ps)           38145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell71  13072  38145  583345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell71         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 583364p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38126
-------------------------------------   ----- 
End-of-path arrival time (ps)           38126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell27  13053  38126  583364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell27         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 583364p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38126
-------------------------------------   ----- 
End-of-path arrival time (ps)           38126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell29  13053  38126  583364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell29         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 583364p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38126
-------------------------------------   ----- 
End-of-path arrival time (ps)           38126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell30  13053  38126  583364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell30         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 583381p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38109
-------------------------------------   ----- 
End-of-path arrival time (ps)           38109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell26  13036  38109  583381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell26         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 583381p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38109
-------------------------------------   ----- 
End-of-path arrival time (ps)           38109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell48  13036  38109  583381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell48         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 583381p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38109
-------------------------------------   ----- 
End-of-path arrival time (ps)           38109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell77  13036  38109  583381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell77         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 583387p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38103
-------------------------------------   ----- 
End-of-path arrival time (ps)           38103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell23  13029  38103  583387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 583387p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38103
-------------------------------------   ----- 
End-of-path arrival time (ps)           38103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell38  13029  38103  583387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell38         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 583387p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38103
-------------------------------------   ----- 
End-of-path arrival time (ps)           38103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell61  13029  38103  583387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell61         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 583387p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38103
-------------------------------------   ----- 
End-of-path arrival time (ps)           38103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell62  13029  38103  583387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell62         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 583774p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37716
-------------------------------------   ----- 
End-of-path arrival time (ps)           37716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell54  12643  37716  583774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell54         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 583774p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37716
-------------------------------------   ----- 
End-of-path arrival time (ps)           37716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell63  12643  37716  583774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell63         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 583936p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37554
-------------------------------------   ----- 
End-of-path arrival time (ps)           37554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell35  12480  37554  583936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell35         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 583936p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37554
-------------------------------------   ----- 
End-of-path arrival time (ps)           37554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell81  12480  37554  583936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell81         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 584579p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36911
-------------------------------------   ----- 
End-of-path arrival time (ps)           36911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell43  11838  36911  584579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell43         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 584579p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36911
-------------------------------------   ----- 
End-of-path arrival time (ps)           36911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell51  11838  36911  584579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell51         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 584579p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36911
-------------------------------------   ----- 
End-of-path arrival time (ps)           36911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell72  11838  36911  584579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell72         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 585130p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36360
-------------------------------------   ----- 
End-of-path arrival time (ps)           36360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell31  11286  36360  585130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 585130p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36360
-------------------------------------   ----- 
End-of-path arrival time (ps)           36360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell73  11286  36360  585130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell73         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 585130p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36360
-------------------------------------   ----- 
End-of-path arrival time (ps)           36360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell74  11286  36360  585130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell74         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 585279p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36211
-------------------------------------   ----- 
End-of-path arrival time (ps)           36211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell28  11137  36211  585279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell28         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 585279p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36211
-------------------------------------   ----- 
End-of-path arrival time (ps)           36211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell34  11137  36211  585279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell34         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 585279p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       36211
-------------------------------------   ----- 
End-of-path arrival time (ps)           36211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell66  11137  36211  585279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell66         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 585553p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35937
-------------------------------------   ----- 
End-of-path arrival time (ps)           35937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell60  10864  35937  585553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell60         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 585553p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35937
-------------------------------------   ----- 
End-of-path arrival time (ps)           35937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell64  10864  35937  585553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell64         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 585829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35661
-------------------------------------   ----- 
End-of-path arrival time (ps)           35661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell39  10587  35661  585829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell39         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 585829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35661
-------------------------------------   ----- 
End-of-path arrival time (ps)           35661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell42  10587  35661  585829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell42         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 585829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35661
-------------------------------------   ----- 
End-of-path arrival time (ps)           35661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell47  10587  35661  585829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell47         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 585829p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35661
-------------------------------------   ----- 
End-of-path arrival time (ps)           35661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell82  10587  35661  585829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell82         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 586697p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34793
-------------------------------------   ----- 
End-of-path arrival time (ps)           34793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell57   9719  34793  586697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell57         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 586697p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34793
-------------------------------------   ----- 
End-of-path arrival time (ps)           34793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell80   9719  34793  586697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell80         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 588099p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33391
-------------------------------------   ----- 
End-of-path arrival time (ps)           33391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell44   8318  33391  588099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell44         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 588099p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33391
-------------------------------------   ----- 
End-of-path arrival time (ps)           33391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell69   8318  33391  588099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell69         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 588106p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33384
-------------------------------------   ----- 
End-of-path arrival time (ps)           33384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell21   8311  33384  588106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell21         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 588106p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33384
-------------------------------------   ----- 
End-of-path arrival time (ps)           33384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell41   8311  33384  588106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell41         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 588106p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33384
-------------------------------------   ----- 
End-of-path arrival time (ps)           33384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell49   8311  33384  588106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell49         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 588106p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33384
-------------------------------------   ----- 
End-of-path arrival time (ps)           33384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell75   8311  33384  588106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell75         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 588120p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33370
-------------------------------------   ----- 
End-of-path arrival time (ps)           33370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell33   8296  33370  588120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 588120p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33370
-------------------------------------   ----- 
End-of-path arrival time (ps)           33370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell40   8296  33370  588120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell40         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 590187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31303
-------------------------------------   ----- 
End-of-path arrival time (ps)           31303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell50   6229  31303  590187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell50         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 590187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31303
-------------------------------------   ----- 
End-of-path arrival time (ps)           31303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell53   6229  31303  590187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell53         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 590187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31303
-------------------------------------   ----- 
End-of-path arrival time (ps)           31303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell67   6229  31303  590187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell67         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 590187p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31303
-------------------------------------   ----- 
End-of-path arrival time (ps)           31303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell76   6229  31303  590187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell76         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 592651p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28839
-------------------------------------   ----- 
End-of-path arrival time (ps)           28839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell20   3765  28839  592651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell20         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 592651p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28839
-------------------------------------   ----- 
End-of-path arrival time (ps)           28839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell32   3765  28839  592651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell32         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 592651p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28839
-------------------------------------   ----- 
End-of-path arrival time (ps)           28839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell79   3765  28839  592651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell79         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 592658p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28832
-------------------------------------   ----- 
End-of-path arrival time (ps)           28832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell25   3758  28832  592658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 592658p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28832
-------------------------------------   ----- 
End-of-path arrival time (ps)           28832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell46   3758  28832  592658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell46         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 592658p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28832
-------------------------------------   ----- 
End-of-path arrival time (ps)           28832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell58   3758  28832  592658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell58         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 592680p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28810
-------------------------------------   ----- 
End-of-path arrival time (ps)           28810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell19   3736  28810  592680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell19         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 592680p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28810
-------------------------------------   ----- 
End-of-path arrival time (ps)           28810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell24   3736  28810  592680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 592680p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28810
-------------------------------------   ----- 
End-of-path arrival time (ps)           28810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell52   3736  28810  592680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell52         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 592680p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28810
-------------------------------------   ----- 
End-of-path arrival time (ps)           28810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell70   3736  28810  592680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell70         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 592685p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28805
-------------------------------------   ----- 
End-of-path arrival time (ps)           28805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell56   3731  28805  592685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell56         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 592685p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28805
-------------------------------------   ----- 
End-of-path arrival time (ps)           28805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell65   3731  28805  592685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell65         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 592685p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28805
-------------------------------------   ----- 
End-of-path arrival time (ps)           28805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT   slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q              macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/main_2  macrocell1   11034  12284  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15634  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    6090  21724  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  25074  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell78   3731  28805  592685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell78         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 604330p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17160
-------------------------------------   ----- 
End-of-path arrival time (ps)           17160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell28  15910  17160  604330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell28         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604330p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17160
-------------------------------------   ----- 
End-of-path arrival time (ps)           17160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell34  15910  17160  604330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 604330p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17160
-------------------------------------   ----- 
End-of-path arrival time (ps)           17160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell66  15910  17160  604330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell66         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 604338p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17152
-------------------------------------   ----- 
End-of-path arrival time (ps)           17152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell39  15902  17152  604338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell39         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 604338p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17152
-------------------------------------   ----- 
End-of-path arrival time (ps)           17152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell42  15902  17152  604338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell42         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 604338p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17152
-------------------------------------   ----- 
End-of-path arrival time (ps)           17152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell47  15902  17152  604338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell47         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604338p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17152
-------------------------------------   ----- 
End-of-path arrival time (ps)           17152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell82  15902  17152  604338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell82         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 604349p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17141
-------------------------------------   ----- 
End-of-path arrival time (ps)           17141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell57  15891  17141  604349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell57         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 604349p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17141
-------------------------------------   ----- 
End-of-path arrival time (ps)           17141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell80  15891  17141  604349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell80         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16187
-------------------------------------   ----- 
End-of-path arrival time (ps)           16187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell21  14937  16187  605303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell21         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 605303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16187
-------------------------------------   ----- 
End-of-path arrival time (ps)           16187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell41  14937  16187  605303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell41         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16187
-------------------------------------   ----- 
End-of-path arrival time (ps)           16187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell49  14937  16187  605303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell49         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 605303p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16187
-------------------------------------   ----- 
End-of-path arrival time (ps)           16187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell75  14937  16187  605303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell75         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15895
-------------------------------------   ----- 
End-of-path arrival time (ps)           15895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell35  14645  15895  605595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell35         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 605595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15895
-------------------------------------   ----- 
End-of-path arrival time (ps)           15895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell81  14645  15895  605595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell81         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 605595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15895
-------------------------------------   ----- 
End-of-path arrival time (ps)           15895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell23  14645  15895  605595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell23         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 605595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15895
-------------------------------------   ----- 
End-of-path arrival time (ps)           15895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell38  14645  15895  605595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell38         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 605595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15895
-------------------------------------   ----- 
End-of-path arrival time (ps)           15895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell61  14645  15895  605595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell61         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 605595p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15895
-------------------------------------   ----- 
End-of-path arrival time (ps)           15895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell62  14645  15895  605595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell62         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 605861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15629
-------------------------------------   ----- 
End-of-path arrival time (ps)           15629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell44  14379  15629  605861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell44         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 605861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15629
-------------------------------------   ----- 
End-of-path arrival time (ps)           15629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell69  14379  15629  605861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell69         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606298p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell33  13942  15192  606298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell33         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 606298p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15192
-------------------------------------   ----- 
End-of-path arrival time (ps)           15192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell40  13942  15192  606298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell40         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 606300p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15190
-------------------------------------   ----- 
End-of-path arrival time (ps)           15190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell50  13940  15190  606300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell50         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 606300p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15190
-------------------------------------   ----- 
End-of-path arrival time (ps)           15190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell53  13940  15190  606300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606300p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15190
-------------------------------------   ----- 
End-of-path arrival time (ps)           15190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell67  13940  15190  606300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606300p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15190
-------------------------------------   ----- 
End-of-path arrival time (ps)           15190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell76  13940  15190  606300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell76         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606305p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15185
-------------------------------------   ----- 
End-of-path arrival time (ps)           15185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell26  13935  15185  606305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell26         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606305p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15185
-------------------------------------   ----- 
End-of-path arrival time (ps)           15185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell48  13935  15185  606305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell48         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606305p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15185
-------------------------------------   ----- 
End-of-path arrival time (ps)           15185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell77  13935  15185  606305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell77         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 606678p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14812
-------------------------------------   ----- 
End-of-path arrival time (ps)           14812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell57  13562  14812  606678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell57         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606678p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14812
-------------------------------------   ----- 
End-of-path arrival time (ps)           14812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell80  13562  14812  606678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell80         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606768p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14722
-------------------------------------   ----- 
End-of-path arrival time (ps)           14722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell23  13472  14722  606768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell23         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606768p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14722
-------------------------------------   ----- 
End-of-path arrival time (ps)           14722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell38  13472  14722  606768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell38         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 606768p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14722
-------------------------------------   ----- 
End-of-path arrival time (ps)           14722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell61  13472  14722  606768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell61         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 606768p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14722
-------------------------------------   ----- 
End-of-path arrival time (ps)           14722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell62  13472  14722  606768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell62         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 606771p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14719
-------------------------------------   ----- 
End-of-path arrival time (ps)           14719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell35  13469  14719  606771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell35         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606771p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14719
-------------------------------------   ----- 
End-of-path arrival time (ps)           14719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell81  13469  14719  606771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell81         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606791p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14699
-------------------------------------   ----- 
End-of-path arrival time (ps)           14699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell26  13449  14699  606791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606791p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14699
-------------------------------------   ----- 
End-of-path arrival time (ps)           14699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell48  13449  14699  606791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell48         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606791p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14699
-------------------------------------   ----- 
End-of-path arrival time (ps)           14699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell77  13449  14699  606791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell77         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607016p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14474
-------------------------------------   ----- 
End-of-path arrival time (ps)           14474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell23  13224  14474  607016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell23         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607016p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14474
-------------------------------------   ----- 
End-of-path arrival time (ps)           14474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell38  13224  14474  607016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell38         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607016p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14474
-------------------------------------   ----- 
End-of-path arrival time (ps)           14474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell61  13224  14474  607016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell61         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607016p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14474
-------------------------------------   ----- 
End-of-path arrival time (ps)           14474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell62  13224  14474  607016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell62         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607020p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14470
-------------------------------------   ----- 
End-of-path arrival time (ps)           14470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell35  13220  14470  607020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell35         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607020p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14470
-------------------------------------   ----- 
End-of-path arrival time (ps)           14470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell81  13220  14470  607020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell81         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607040p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14450
-------------------------------------   ----- 
End-of-path arrival time (ps)           14450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell26  13200  14450  607040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell26         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607040p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14450
-------------------------------------   ----- 
End-of-path arrival time (ps)           14450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell48  13200  14450  607040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell48         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607040p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14450
-------------------------------------   ----- 
End-of-path arrival time (ps)           14450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell77  13200  14450  607040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell77         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607429p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14061
-------------------------------------   ----- 
End-of-path arrival time (ps)           14061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell56  12811  14061  607429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell56         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607429p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14061
-------------------------------------   ----- 
End-of-path arrival time (ps)           14061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell65  12811  14061  607429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell65         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607429p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14061
-------------------------------------   ----- 
End-of-path arrival time (ps)           14061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell78  12811  14061  607429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell78         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 607451p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell20  12789  14039  607451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell20         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607451p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell32  12789  14039  607451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell32         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607451p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14039
-------------------------------------   ----- 
End-of-path arrival time (ps)           14039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell79  12789  14039  607451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell79         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608014p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13476
-------------------------------------   ----- 
End-of-path arrival time (ps)           13476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell39  12226  13476  608014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell39         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608014p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13476
-------------------------------------   ----- 
End-of-path arrival time (ps)           13476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell42  12226  13476  608014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell42         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608014p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13476
-------------------------------------   ----- 
End-of-path arrival time (ps)           13476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell47  12226  13476  608014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell47         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608014p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13476
-------------------------------------   ----- 
End-of-path arrival time (ps)           13476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell82  12226  13476  608014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell82         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608018p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13472
-------------------------------------   ----- 
End-of-path arrival time (ps)           13472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell57  12222  13472  608018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell57         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608018p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13472
-------------------------------------   ----- 
End-of-path arrival time (ps)           13472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell80  12222  13472  608018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell80         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608038p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13452
-------------------------------------   ----- 
End-of-path arrival time (ps)           13452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell28  12202  13452  608038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell28         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608038p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13452
-------------------------------------   ----- 
End-of-path arrival time (ps)           13452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell34  12202  13452  608038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell34         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608038p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13452
-------------------------------------   ----- 
End-of-path arrival time (ps)           13452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell66  12202  13452  608038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell66         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell56  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell56         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell65  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell65         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell78  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell78         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell19  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell19         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell24  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell24         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell52  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell52         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608061p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell70  12179  13429  608061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell70         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608085p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13405
-------------------------------------   ----- 
End-of-path arrival time (ps)           13405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell20  12155  13405  608085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell20         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608085p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13405
-------------------------------------   ----- 
End-of-path arrival time (ps)           13405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell32  12155  13405  608085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 608085p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13405
-------------------------------------   ----- 
End-of-path arrival time (ps)           13405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell79  12155  13405  608085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell79         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 608218p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13272
-------------------------------------   ----- 
End-of-path arrival time (ps)           13272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell19  12022  13272  608218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell19         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608218p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13272
-------------------------------------   ----- 
End-of-path arrival time (ps)           13272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell24  12022  13272  608218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell24         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608218p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13272
-------------------------------------   ----- 
End-of-path arrival time (ps)           13272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell52  12022  13272  608218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell52         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 608218p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13272
-------------------------------------   ----- 
End-of-path arrival time (ps)           13272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell70  12022  13272  608218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell70         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608229p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13261
-------------------------------------   ----- 
End-of-path arrival time (ps)           13261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell25  12011  13261  608229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell25         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608229p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13261
-------------------------------------   ----- 
End-of-path arrival time (ps)           13261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell46  12011  13261  608229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell46         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608229p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13261
-------------------------------------   ----- 
End-of-path arrival time (ps)           13261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell58  12011  13261  608229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell58         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell25  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell25         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell46  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell46         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell58  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell58         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell39  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell39         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell42  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell42         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell47  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell47         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608368p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13122
-------------------------------------   ----- 
End-of-path arrival time (ps)           13122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell82  11872  13122  608368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell82         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608373p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell36  11867  13117  608373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608373p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell59  11867  13117  608373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell59         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608373p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13117
-------------------------------------   ----- 
End-of-path arrival time (ps)           13117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell68  11867  13117  608373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell68         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608380p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell54  11860  13110  608380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell54         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608380p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13110
-------------------------------------   ----- 
End-of-path arrival time (ps)           13110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell63  11860  13110  608380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell63         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell28  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell28         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell34  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608424p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13066
-------------------------------------   ----- 
End-of-path arrival time (ps)           13066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell66  11816  13066  608424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell66         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608596p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell21  11644  12894  608596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell21         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 608596p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell41  11644  12894  608596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell41         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608596p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell49  11644  12894  608596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell49         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 608596p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12894
-------------------------------------   ----- 
End-of-path arrival time (ps)           12894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell75  11644  12894  608596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell75         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608599p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12891
-------------------------------------   ----- 
End-of-path arrival time (ps)           12891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell44  11641  12891  608599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell44         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608599p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12891
-------------------------------------   ----- 
End-of-path arrival time (ps)           12891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell69  11641  12891  608599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell69         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608630p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell37  11610  12860  608630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell37         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell27  11606  12856  608634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell27         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell29  11606  12856  608634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell29         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608634p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell30  11606  12856  608634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell30         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608669p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell27  11571  12821  608669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell27         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608669p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell29  11571  12821  608669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell29         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608669p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell30  11571  12821  608669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell30         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 608681p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12809
-------------------------------------   ----- 
End-of-path arrival time (ps)           12809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell37  11559  12809  608681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell37         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608753p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12737
-------------------------------------   ----- 
End-of-path arrival time (ps)           12737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell33  11487  12737  608753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell33         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608753p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12737
-------------------------------------   ----- 
End-of-path arrival time (ps)           12737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell40  11487  12737  608753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell40         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608756p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12734
-------------------------------------   ----- 
End-of-path arrival time (ps)           12734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell50  11484  12734  608756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell50         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608756p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12734
-------------------------------------   ----- 
End-of-path arrival time (ps)           12734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell53  11484  12734  608756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell53         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608756p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12734
-------------------------------------   ----- 
End-of-path arrival time (ps)           12734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell67  11484  12734  608756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell67         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608756p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12734
-------------------------------------   ----- 
End-of-path arrival time (ps)           12734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell76  11484  12734  608756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell76         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12629
-------------------------------------   ----- 
End-of-path arrival time (ps)           12629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell36  11379  12629  608861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12629
-------------------------------------   ----- 
End-of-path arrival time (ps)           12629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell59  11379  12629  608861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell59         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12629
-------------------------------------   ----- 
End-of-path arrival time (ps)           12629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell68  11379  12629  608861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell68         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608931p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12559
-------------------------------------   ----- 
End-of-path arrival time (ps)           12559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell44  11309  12559  608931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell44         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 608931p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12559
-------------------------------------   ----- 
End-of-path arrival time (ps)           12559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell69  11309  12559  608931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell69         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12355
-------------------------------------   ----- 
End-of-path arrival time (ps)           12355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell36  11105  12355  609135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12355
-------------------------------------   ----- 
End-of-path arrival time (ps)           12355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell59  11105  12355  609135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell59         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609135p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12355
-------------------------------------   ----- 
End-of-path arrival time (ps)           12355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell68  11105  12355  609135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell68         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609145p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell54  11095  12345  609145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell54         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609145p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell63  11095  12345  609145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell63         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609212p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12278
-------------------------------------   ----- 
End-of-path arrival time (ps)           12278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell21  11028  12278  609212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell21         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609212p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12278
-------------------------------------   ----- 
End-of-path arrival time (ps)           12278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell41  11028  12278  609212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell41         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 609212p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12278
-------------------------------------   ----- 
End-of-path arrival time (ps)           12278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell49  11028  12278  609212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell49         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 609212p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12278
-------------------------------------   ----- 
End-of-path arrival time (ps)           12278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell75  11028  12278  609212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell75         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609221p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell33  11019  12269  609221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell33         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609221p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell40  11019  12269  609221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell40         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell50  11017  12267  609223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell50         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell53  11017  12267  609223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell53         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell67  11017  12267  609223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell67         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609223p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12267
-------------------------------------   ----- 
End-of-path arrival time (ps)           12267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell76  11017  12267  609223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell76         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609361p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12129
-------------------------------------   ----- 
End-of-path arrival time (ps)           12129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell22  10879  12129  609361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell22         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609361p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12129
-------------------------------------   ----- 
End-of-path arrival time (ps)           12129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell45  10879  12129  609361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell45         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609361p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12129
-------------------------------------   ----- 
End-of-path arrival time (ps)           12129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell55  10879  12129  609361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell55         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609361p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12129
-------------------------------------   ----- 
End-of-path arrival time (ps)           12129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell71  10879  12129  609361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell71         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609386p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell54  10854  12104  609386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell54         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609386p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell63  10854  12104  609386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell63         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609434p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12056
-------------------------------------   ----- 
End-of-path arrival time (ps)           12056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell60  10806  12056  609434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell60         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609434p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12056
-------------------------------------   ----- 
End-of-path arrival time (ps)           12056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell64  10806  12056  609434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell64         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609437p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell43  10803  12053  609437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell43         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609437p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell51  10803  12053  609437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell51         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609437p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell72  10803  12053  609437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell72         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609450p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell31  10790  12040  609450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell31         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609450p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell73  10790  12040  609450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell73         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609450p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell74  10790  12040  609450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell74         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609507p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11983
-------------------------------------   ----- 
End-of-path arrival time (ps)           11983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell35  10733  11983  609507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell35         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609507p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11983
-------------------------------------   ----- 
End-of-path arrival time (ps)           11983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell81  10733  11983  609507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell81         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609508p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11982
-------------------------------------   ----- 
End-of-path arrival time (ps)           11982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell23  10732  11982  609508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell23         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609508p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11982
-------------------------------------   ----- 
End-of-path arrival time (ps)           11982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell38  10732  11982  609508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell38         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609508p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11982
-------------------------------------   ----- 
End-of-path arrival time (ps)           11982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell61  10732  11982  609508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell61         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609508p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11982
-------------------------------------   ----- 
End-of-path arrival time (ps)           11982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell62  10732  11982  609508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell62         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609541p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11949
-------------------------------------   ----- 
End-of-path arrival time (ps)           11949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell26  10699  11949  609541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell26         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609541p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11949
-------------------------------------   ----- 
End-of-path arrival time (ps)           11949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell48  10699  11949  609541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell48         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609541p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11949
-------------------------------------   ----- 
End-of-path arrival time (ps)           11949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell77  10699  11949  609541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell77         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609694p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell25  10546  11796  609694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell25         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609694p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell46  10546  11796  609694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell46         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609694p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell58  10546  11796  609694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell58         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609697p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11793
-------------------------------------   ----- 
End-of-path arrival time (ps)           11793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell20  10543  11793  609697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell20         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609697p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11793
-------------------------------------   ----- 
End-of-path arrival time (ps)           11793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell32  10543  11793  609697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell32         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609697p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11793
-------------------------------------   ----- 
End-of-path arrival time (ps)           11793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell79  10543  11793  609697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell79         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609800p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11690
-------------------------------------   ----- 
End-of-path arrival time (ps)           11690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell36  10440  11690  609800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609800p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11690
-------------------------------------   ----- 
End-of-path arrival time (ps)           11690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell59  10440  11690  609800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell59         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609800p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11690
-------------------------------------   ----- 
End-of-path arrival time (ps)           11690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell68  10440  11690  609800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell68         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609821p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell56  10419  11669  609821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell56         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609821p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell65  10419  11669  609821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell65         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609821p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11669
-------------------------------------   ----- 
End-of-path arrival time (ps)           11669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell78  10419  11669  609821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell78         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell19  10368  11618  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell19         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell24  10368  11618  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell24         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell52  10368  11618  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell52         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell70  10368  11618  609872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell70         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610008p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell22  10232  11482  610008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell22         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610008p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell45  10232  11482  610008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell45         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610008p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell55  10232  11482  610008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell55         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610008p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11482
-------------------------------------   ----- 
End-of-path arrival time (ps)           11482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell71  10232  11482  610008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell71         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610179p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11311
-------------------------------------   ----- 
End-of-path arrival time (ps)           11311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell43  10061  11311  610179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell43         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610179p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11311
-------------------------------------   ----- 
End-of-path arrival time (ps)           11311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell51  10061  11311  610179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell51         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610179p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11311
-------------------------------------   ----- 
End-of-path arrival time (ps)           11311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell72  10061  11311  610179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell72         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 610195p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell60  10045  11295  610195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell60         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610195p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11295
-------------------------------------   ----- 
End-of-path arrival time (ps)           11295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell64  10045  11295  610195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell64         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610198p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell43  10042  11292  610198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell43         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610198p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell51  10042  11292  610198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell51         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610198p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell72  10042  11292  610198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell72         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610216p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell31  10024  11274  610216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell31         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610216p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell73  10024  11274  610216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell73         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610216p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell74  10024  11274  610216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell74         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell23   9928  11178  610312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell23         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell38   9928  11178  610312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell38         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell61   9928  11178  610312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell61         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11178
-------------------------------------   ----- 
End-of-path arrival time (ps)           11178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell62   9928  11178  610312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell62         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610325p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11165
-------------------------------------   ----- 
End-of-path arrival time (ps)           11165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell54   9915  11165  610325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell54         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610325p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11165
-------------------------------------   ----- 
End-of-path arrival time (ps)           11165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell63   9915  11165  610325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell63         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610694p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10796
-------------------------------------   ----- 
End-of-path arrival time (ps)           10796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell37   9546  10796  610694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell37         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610698p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10792
-------------------------------------   ----- 
End-of-path arrival time (ps)           10792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell22   9542  10792  610698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell22         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610698p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10792
-------------------------------------   ----- 
End-of-path arrival time (ps)           10792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell45   9542  10792  610698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell45         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610698p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10792
-------------------------------------   ----- 
End-of-path arrival time (ps)           10792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell55   9542  10792  610698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell55         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 610698p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10792
-------------------------------------   ----- 
End-of-path arrival time (ps)           10792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell71   9542  10792  610698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell71         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610715p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell27   9525  10775  610715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell27         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610715p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell29   9525  10775  610715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell29         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610715p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10775
-------------------------------------   ----- 
End-of-path arrival time (ps)           10775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell30   9525  10775  610715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell30         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610733p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell31   9507  10757  610733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell31         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610733p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell73   9507  10757  610733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell73         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610733p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell74   9507  10757  610733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell74         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610755p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10735
-------------------------------------   ----- 
End-of-path arrival time (ps)           10735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell57   9485  10735  610755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell57         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610755p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10735
-------------------------------------   ----- 
End-of-path arrival time (ps)           10735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell80   9485  10735  610755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell80         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610756p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10734
-------------------------------------   ----- 
End-of-path arrival time (ps)           10734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell39   9484  10734  610756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell39         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610756p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10734
-------------------------------------   ----- 
End-of-path arrival time (ps)           10734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell42   9484  10734  610756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell42         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610756p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10734
-------------------------------------   ----- 
End-of-path arrival time (ps)           10734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell47   9484  10734  610756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell47         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610756p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10734
-------------------------------------   ----- 
End-of-path arrival time (ps)           10734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell82   9484  10734  610756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell82         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610788p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell28   9452  10702  610788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell28         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610788p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell34   9452  10702  610788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell34         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610788p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell66   9452  10702  610788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell66         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610855p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -4060
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10085
-------------------------------------   ----- 
End-of-path arrival time (ps)           10085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  610855  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2636   3846  610855  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7196  610855  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/enable  count7cell     2889  10085  610855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell35   9379  10629  610861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell35         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610861p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell81   9379  10629  610861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell81         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610960p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell36   9280  10530  610960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610960p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell59   9280  10530  610960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell59         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610960p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell68   9280  10530  610960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell68         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10183
-------------------------------------   ----- 
End-of-path arrival time (ps)           10183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell26   8933  10183  611307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell26         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 611307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10183
-------------------------------------   ----- 
End-of-path arrival time (ps)           10183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell48   8933  10183  611307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell48         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611307p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10183
-------------------------------------   ----- 
End-of-path arrival time (ps)           10183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell77   8933  10183  611307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell77         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell27   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell27         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell29   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell29         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611478p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell30   8762  10012  611478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell30         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611481p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10009
-------------------------------------   ----- 
End-of-path arrival time (ps)           10009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell37   8759  10009  611481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell37         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611489p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell22   8751  10001  611489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell22         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611489p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell45   8751  10001  611489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell45         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611489p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell55   8751  10001  611489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell55         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611489p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell71   8751  10001  611489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell71         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611540p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9950
-------------------------------------   ---- 
End-of-path arrival time (ps)           9950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell36   8700   9950  611540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_17\/clock_0      macrocell36         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611540p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9950
-------------------------------------   ---- 
End-of-path arrival time (ps)           9950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell59   8700   9950  611540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_40\/clock_0      macrocell59         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611540p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9950
-------------------------------------   ---- 
End-of-path arrival time (ps)           9950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell68   8700   9950  611540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_49\/clock_0      macrocell68         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611615p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9875
-------------------------------------   ---- 
End-of-path arrival time (ps)           9875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell60   8625   9875  611615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell60         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611615p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9875
-------------------------------------   ---- 
End-of-path arrival time (ps)           9875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell64   8625   9875  611615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell64         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell60   8389   9639  611851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell60         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611851p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9639
-------------------------------------   ---- 
End-of-path arrival time (ps)           9639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell64   8389   9639  611851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell64         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell39   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell39         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell42   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell42         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell47   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell47         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611905p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell82   8335   9585  611905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell82         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 612017p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  590078  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell14   7533   9473  612017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 612031p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9459
-------------------------------------   ---- 
End-of-path arrival time (ps)           9459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  590267  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell15   7519   9459  612031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell31   8172   9422  612068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell31         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell73   8172   9422  612068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell73         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612068p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell74   8172   9422  612068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell74         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9419
-------------------------------------   ---- 
End-of-path arrival time (ps)           9419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell54   8169   9419  612071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell54         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612071p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9419
-------------------------------------   ---- 
End-of-path arrival time (ps)           9419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell63   8169   9419  612071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell63         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612083p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9407
-------------------------------------   ---- 
End-of-path arrival time (ps)           9407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell60   8157   9407  612083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell60         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612083p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9407
-------------------------------------   ---- 
End-of-path arrival time (ps)           9407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell64   8157   9407  612083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell64         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612197p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell43   8043   9293  612197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell43         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612197p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell51   8043   9293  612197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell51         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612197p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9293
-------------------------------------   ---- 
End-of-path arrival time (ps)           9293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell72   8043   9293  612197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell72         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612306p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9184
-------------------------------------   ---- 
End-of-path arrival time (ps)           9184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell43   7934   9184  612306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell43         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612306p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9184
-------------------------------------   ---- 
End-of-path arrival time (ps)           9184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell51   7934   9184  612306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell51         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612306p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9184
-------------------------------------   ---- 
End-of-path arrival time (ps)           9184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell72   7934   9184  612306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell72         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612453p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9037
-------------------------------------   ---- 
End-of-path arrival time (ps)           9037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell57   7787   9037  612453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell57         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612453p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9037
-------------------------------------   ---- 
End-of-path arrival time (ps)           9037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell80   7787   9037  612453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell80         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 612767p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8723
-------------------------------------   ---- 
End-of-path arrival time (ps)           8723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  589810  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell16   6783   8723  612767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612899p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell28   7341   8591  612899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell28         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612899p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell34   7341   8591  612899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell34         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612899p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell66   7341   8591  612899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell66         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613353p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell54   6887   8137  613353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_35\/clock_0      macrocell54         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613353p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8137
-------------------------------------   ---- 
End-of-path arrival time (ps)           8137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell63   6887   8137  613353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_44\/clock_0      macrocell63         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 613397p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  589710  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell13   6153   8093  613397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613479p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell19   6761   8011  613479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell19         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613479p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell24   6761   8011  613479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell24         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 613479p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell52   6761   8011  613479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell52         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613479p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell70   6761   8011  613479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell70         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613810p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell60   6430   7680  613810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_41\/clock_0      macrocell60         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613810p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell64   6430   7680  613810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_45\/clock_0      macrocell64         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 613831p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell31   6409   7659  613831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell31         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613831p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell73   6409   7659  613831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell73         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 613831p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell74   6409   7659  613831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell74         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614036p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell56   6204   7454  614036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell56         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614036p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell65   6204   7454  614036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell65         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614036p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell78   6204   7454  614036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell78         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell19   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell19         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell24   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell24         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell52   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell52         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614180p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell70   6060   7310  614180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell70         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 614183p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell56   6057   7307  614183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell56         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 614183p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell65   6057   7307  614183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell65         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614183p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell78   6057   7307  614183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell78         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614209p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell20   6031   7281  614209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell20         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614209p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell32   6031   7281  614209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell32         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614209p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7281
-------------------------------------   ---- 
End-of-path arrival time (ps)           7281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell79   6031   7281  614209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell79         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614213p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell25   6027   7277  614213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell25         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614213p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell46   6027   7277  614213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell46         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614213p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell58   6027   7277  614213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell58         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 614231p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell43   6009   7259  614231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_24\/clock_0      macrocell43         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614231p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell51   6009   7259  614231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_32\/clock_0      macrocell51         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614231p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell72   6009   7259  614231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_53\/clock_0      macrocell72         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 614245p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell31   5995   7245  614245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_12\/clock_0      macrocell31         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614245p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell73   5995   7245  614245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_54\/clock_0      macrocell73         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614245p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7245
-------------------------------------   ---- 
End-of-path arrival time (ps)           7245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell74   5995   7245  614245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_55\/clock_0      macrocell74         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614481p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell20   5759   7009  614481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell20         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614481p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell32   5759   7009  614481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell32         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614481p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell79   5759   7009  614481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell79         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614484p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell25   5756   7006  614484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell25         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 614484p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell46   5756   7006  614484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell46         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614484p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell58   5756   7006  614484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell58         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 614539p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell57   5701   6951  614539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_38\/clock_0      macrocell57         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 614539p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell80   5701   6951  614539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_61\/clock_0      macrocell80         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614599p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell21   5641   6891  614599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell21         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614599p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell41   5641   6891  614599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell41         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614599p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell49   5641   6891  614599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell49         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614599p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell75   5641   6891  614599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell75         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614599p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell44   5641   6891  614599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell44         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 614599p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6891
-------------------------------------   ---- 
End-of-path arrival time (ps)           6891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell69   5641   6891  614599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell69         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell50   5627   6877  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell50         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell53   5627   6877  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell53         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell67   5627   6877  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell67         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614613p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell76   5627   6877  614613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell76         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615037p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -5360
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  610855  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/load  count7cell     3393   4603  615037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615105p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell28   5135   6385  615105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_9\/clock_0       macrocell28         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615105p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell34   5135   6385  615105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_15\/clock_0      macrocell34         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615105p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell66   5135   6385  615105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_47\/clock_0      macrocell66         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell27   5025   6275  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell27         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell29   5025   6275  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell29         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615215p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell30   5025   6275  615215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell30         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615219p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell33   5021   6271  615219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell33         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615219p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6271
-------------------------------------   ---- 
End-of-path arrival time (ps)           6271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell40   5021   6271  615219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell40         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615312p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  589937  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell17   4238   6178  615312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615324p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell37   4916   6166  615324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell37         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell22   4913   6163  615327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell22         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell45   4913   6163  615327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell45         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell55   4913   6163  615327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell55         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615327p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell71   4913   6163  615327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell71         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615331p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q        macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell27   4909   6159  615331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_8\/clock_0       macrocell27         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615331p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell29   4909   6159  615331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_10\/clock_0      macrocell29         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615331p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6159
-------------------------------------   ---- 
End-of-path arrival time (ps)           6159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/clock_0        macrocell17         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_1\/q         macrocell17   1250   1250  588372  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell30   4909   6159  615331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_11\/clock_0      macrocell30         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615462p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell50   4778   6028  615462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell50         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615462p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell53   4778   6028  615462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell53         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615462p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell67   4778   6028  615462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell67         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615462p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6028
-------------------------------------   ---- 
End-of-path arrival time (ps)           6028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell76   4778   6028  615462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell76         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615477p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell44   4763   6013  615477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell44         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615477p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell69   4763   6013  615477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell69         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 615545p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell39   4695   5945  615545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_20\/clock_0      macrocell39         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 615545p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell42   4695   5945  615545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_23\/clock_0      macrocell42         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615545p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell47   4695   5945  615545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_28\/clock_0      macrocell47         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615545p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell82   4695   5945  615545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_63\/clock_0      macrocell82         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615560p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell44   4680   5930  615560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_25\/clock_0      macrocell44         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615560p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell69   4680   5930  615560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_50\/clock_0      macrocell69         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615562p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q        macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell21   4678   5928  615562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell21         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615562p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell41   4678   5928  615562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell41         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615562p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell49   4678   5928  615562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell49         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615562p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5928
-------------------------------------   ---- 
End-of-path arrival time (ps)           5928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell75   4678   5928  615562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell75         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615589p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell50   4651   5901  615589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_31\/clock_0      macrocell50         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 615589p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell53   4651   5901  615589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_34\/clock_0      macrocell53         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615589p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell67   4651   5901  615589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_48\/clock_0      macrocell67         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615589p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell76   4651   5901  615589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_57\/clock_0      macrocell76         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 615592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell33   4648   5898  615592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell33         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 615592p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/clock_0        macrocell14         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_4\/q         macrocell14   1250   1250  583250  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell40   4648   5898  615592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell40         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell19   4368   5618  615872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_0\/clock_0       macrocell19         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell24   4368   5618  615872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_5\/clock_0       macrocell24         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell52   4368   5618  615872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_33\/clock_0      macrocell52         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615872p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell70   4368   5618  615872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_51\/clock_0      macrocell70         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615878p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell25   4362   5612  615878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_6\/clock_0       macrocell25         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615878p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell46   4362   5612  615878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_27\/clock_0      macrocell46         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615878p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell58   4362   5612  615878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_39\/clock_0      macrocell58         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615878p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q        macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell20   4362   5612  615878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_1\/clock_0       macrocell20         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615878p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell32   4362   5612  615878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_13\/clock_0      macrocell32         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615878p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell79   4362   5612  615878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_60\/clock_0      macrocell79         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4/q
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 616111p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                       -500
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell83         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_4/q                                     macrocell83   1250   1250  616111  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/status_0  statuscell1   7139   8389  616111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 616132p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell56   4108   5358  616132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_37\/clock_0      macrocell56         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 616132p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell65   4108   5358  616132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_46\/clock_0      macrocell65         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616132p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_2\/q         macrocell16   1250   1250  585858  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell78   4108   5358  616132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_59\/clock_0      macrocell78         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 616195p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q        macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell21   4045   5295  616195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_2\/clock_0       macrocell21         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616195p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell41   4045   5295  616195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_22\/clock_0      macrocell41         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616195p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell49   4045   5295  616195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_30\/clock_0      macrocell49         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616195p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell75   4045   5295  616195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_56\/clock_0      macrocell75         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616196p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell33   4044   5294  616196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_14\/clock_0      macrocell33         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616196p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/clock_0        macrocell15         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_3\/q         macrocell15   1250   1250  583985  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell40   4044   5294  616196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_21\/clock_0      macrocell40         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 616204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q        macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell22   4036   5286  616204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_3\/clock_0       macrocell22         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell45   4036   5286  616204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_26\/clock_0      macrocell45         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 616204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell55   4036   5286  616204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_36\/clock_0      macrocell55         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616204p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell71   4036   5286  616204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_52\/clock_0      macrocell71         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616742p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/q         macrocell18   1250   1250  589805  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell37   3498   4748  616742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_18\/clock_0      macrocell37         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 616903p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  590939  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell18   2647   4587  616903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_0\/clock_0        macrocell18         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617149p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell23   3091   4341  617149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_4\/clock_0       macrocell23         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617149p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell38   3091   4341  617149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_19\/clock_0      macrocell38         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 617149p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell61   3091   4341  617149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_42\/clock_0      macrocell61         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617149p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell62   3091   4341  617149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_43\/clock_0      macrocell62         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 617154p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                             model name   delay     AT   slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q        macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell26   3086   4336  617154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_7\/clock_0       macrocell26         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 617154p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell48   3086   4336  617154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_29\/clock_0      macrocell48         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 617154p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell77   3086   4336  617154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_58\/clock_0      macrocell77         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 617267p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell35   2973   4223  617267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_16\/clock_0      macrocell35         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 617267p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/clock_0        macrocell13         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_old_id_5\/q         macrocell13   1250   1250  585588  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell81   2973   4223  617267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:AMuxHw_2_Decoder_one_hot_62\/clock_0      macrocell81         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock
Path slack     : 617594p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617594  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4096   5306  617594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:EOCSts\/clock                    statuscell1         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 617947p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -3510
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/q  macrocell85   1250   1250  617947  RISE       1
Net_4/main_1                          macrocell83   2293   3543  617947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell83         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618501p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  617594  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3189   4399  618501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:ChannelCounter\/clock            count7cell          0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_4/clk_en
Capture Clock  : Net_4/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617594  RISE       1
Net_4/clk_en                                  macrocell83    2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell83         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 619401p

Capture Clock Arrival Time                                                            0
+ Clock path delay                                                                    0
+ Cycle adjust (JOYSTICK_ADC_XY_IntClock:R#1 vs. JOYSTICK_ADC_XY_IntClock:R#2)   625000
- Setup time                                                                      -2100
------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                   622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JOYSTICK_ADC_XY:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  617594  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clk_en     macrocell85    2289   3499  619401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\JOYSTICK_ADC_XY:bSAR_SEQ:nrq_reg\/clock_0                 macrocell85         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065460p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11683
-------------------------------------   ----- 
End-of-path arrival time (ps)           11683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell88     1250   1250  1065460  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell5      4787   6037  1065460  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell5      3350   9387  1065460  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2296  11683  1065460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066312p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11662
-------------------------------------   ----- 
End-of-path arrival time (ps)           11662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q            macrocell94   1250   1250  1066312  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_2  macrocell8    4195   5445  1066312  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell8    3350   8795  1066312  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2867  11662  1066312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1069270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13564
-------------------------------------   ----- 
End-of-path arrival time (ps)           13564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069270  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell10     4315   7895  1069270  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell10     3350  11245  1069270  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    2318  13564  1069270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1069321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13512
-------------------------------------   ----- 
End-of-path arrival time (ps)           13512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069321  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell6      4257   7837  1069321  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell6      3350  11187  1069321  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell1    2326  13512  1069321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071452p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell96     1250   1250  1071452  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4621   5871  1071452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  1071452  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell92   7060   8310  1071513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8310
-------------------------------------   ---- 
End-of-path arrival time (ps)           8310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell96    1250   1250  1071452  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell100   7060   8310  1071513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071551p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell91     1250   1250  1066602  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4522   5772  1071551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071841p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell92     1250   1250  1066911  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4233   5483  1071841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072203p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell87     1250   1250  1067465  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3870   5120  1072203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067798  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4833   5023  1072300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell96   1250   1250  1071452  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell93   6193   7443  1072381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  1071452  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell94   6193   7443  1072381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7443
-------------------------------------   ---- 
End-of-path arrival time (ps)           7443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  1071452  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell95   6193   7443  1072381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell88     1250   1250  1065460  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3110   4360  1072964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073147p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073147  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell86     2306   6676  1073147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073223p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6600
-------------------------------------   ---- 
End-of-path arrival time (ps)           6600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell88   1250   1250  1065460  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell87   5350   6600  1073223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069321  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell88     2615   6195  1073628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell94   1250   1250  1066312  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell92   4755   6005  1073819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell94   1250   1250  1066312  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell97   4755   6005  1073819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell97         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell94    1250   1250  1066312  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell100   4755   6005  1073819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067798  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell88     5691   5881  1073943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1073943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067798  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell89     5691   5881  1073943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell91   1250   1250  1066602  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell93   4538   5788  1074035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell91   1250   1250  1066602  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell94   4538   5788  1074035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074035p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell91   1250   1250  1066602  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell95   4538   5788  1074035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074106p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell91   1250   1250  1066602  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell92   4467   5717  1074106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074106p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell91   1250   1250  1066602  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell97   4467   5717  1074106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell97         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074106p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell91         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell91    1250   1250  1066602  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell100   4467   5717  1074106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074328p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell92   1250   1250  1066911  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell93   4246   5496  1074328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074328p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell92   1250   1250  1066911  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell94   4246   5496  1074328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074328p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell92   1250   1250  1066911  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell95   4246   5496  1074328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell92   1250   1250  1066911  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell92   4160   5410  1074413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell92   1250   1250  1066911  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell97   4160   5410  1074413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell97         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell92    1250   1250  1066911  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell100   4160   5410  1074413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067798  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell90     5134   5324  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074583p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074583  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell92   3301   5241  1074583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell87   1250   1250  1067465  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell86   3887   5137  1074687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell87   1250   1250  1067465  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell90   3887   5137  1074687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074746p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell92   3137   5077  1074746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074755p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074755  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell92   3128   5068  1074755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074882p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell87   1250   1250  1067465  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell88   3692   4942  1074882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074882p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell87   1250   1250  1067465  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell89   3692   4942  1074882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074883p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell90   1250   1250  1074883  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell87   3690   4940  1074883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell89   1250   1250  1066562  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell87   3669   4919  1074905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell93     1250   1250  1070414  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4025   5275  1074929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell95   1250   1250  1067048  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell92   3479   4729  1075094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell95   1250   1250  1067048  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell97   3479   4729  1075094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell97         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075094p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell95    1250   1250  1067048  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell100   3479   4729  1075094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075254p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell99   1250   1250  1070502  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell92   3319   4569  1075254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075254p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell99    1250   1250  1070502  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell100   3319   4569  1075254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075271p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell98   1250   1250  1070497  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell92   3302   4552  1075271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075271p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell98    1250   1250  1070497  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell100   3302   4552  1075271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074583  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell93   2570   4510  1075313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074583  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell94   2570   4510  1075313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074583  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell95   2570   4510  1075313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell88   1250   1250  1065460  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell86   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell88   1250   1250  1065460  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell90   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell93   2265   4205  1075619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell94   2265   4205  1075619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074746  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell95   2265   4205  1075619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075624  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell96   2259   4199  1075624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075624  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell98   2259   4199  1075624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075624  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell99   2259   4199  1075624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell88   1250   1250  1065460  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell88   2946   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell88   1250   1250  1065460  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell89   2946   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074755  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell93   2255   4195  1075628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074755  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell94   2255   4195  1075628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074755  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell95   2255   4195  1075628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell96   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell98   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell99   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075640  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell96   2244   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075695p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell101   1250   1250  1075695  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell95    2879   4129  1075695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell87   1250   1250  1067465  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell87   2790   4040  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell90   1250   1250  1074883  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell86   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell90   1250   1250  1074883  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell88   2785   4035  1075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075789p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell90   1250   1250  1074883  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell89   2785   4035  1075789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell89   1250   1250  1066562  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell88   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075964p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell89   1250   1250  1066562  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell89   2609   3859  1075964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell89   1250   1250  1066562  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell86   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075965p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell89   1250   1250  1066562  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell90   2609   3859  1075965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076036p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell98   1250   1250  1070497  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell98   2537   3787  1076036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell99   1250   1250  1070502  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell98   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1076042p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell99   1250   1250  1070502  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell99   2531   3781  1076042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell94   1250   1250  1066312  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell93   2530   3780  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell94   1250   1250  1066312  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell94   2530   3780  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell94   1250   1250  1066312  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell95   2530   3780  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1076046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell95   1250   1250  1067048  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell93   2527   3777  1076046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell95   1250   1250  1067048  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell94   2527   3777  1076046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell95   1250   1250  1067048  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell95   2527   3777  1076046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076212p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3612
-------------------------------------   ---- 
End-of-path arrival time (ps)           3612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076212  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell86     3422   3612  1076212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076227p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3597
-------------------------------------   ---- 
End-of-path arrival time (ps)           3597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076212  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell89     3407   3597  1076227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell86   1250   1250  1076285  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell86   2289   3539  1076285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1076315p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell100   1250   1250  1076315  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   5268   6518  1076315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076393p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3430
-------------------------------------   ---- 
End-of-path arrival time (ps)           3430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067798  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell87     3240   3430  1076393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1077313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2511
-------------------------------------   ---- 
End-of-path arrival time (ps)           2511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076212  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell87     2321   2511  1077313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell87         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

