
53xLidar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007748  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000360  080078e8  080078e8  000178e8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007c48  08007c48  00017c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007c50  08007c50  00017c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007c54  08007c54  00017c54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000224  20000000  08007c58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000047b8  20000224  08007e7c  00020224  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200049dc  08007e7c  000249dc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003e618  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005bd4  00000000  00000000  0005e86c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00014364  00000000  00000000  00064440  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001578  00000000  00000000  000787a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001b70  00000000  00000000  00079d20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000b9bc  00000000  00000000  0007b890  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000a7bd  00000000  00000000  0008724c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00091a09  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004094  00000000  00000000  00091a88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000224 	.word	0x20000224
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080078d0 	.word	0x080078d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000228 	.word	0x20000228
 80001dc:	080078d0 	.word	0x080078d0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b97a 	b.w	800059c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	468c      	mov	ip, r1
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	9e08      	ldr	r6, [sp, #32]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d151      	bne.n	8000374 <__udivmoddi4+0xb4>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d96d      	bls.n	80003b2 <__udivmoddi4+0xf2>
 80002d6:	fab2 fe82 	clz	lr, r2
 80002da:	f1be 0f00 	cmp.w	lr, #0
 80002de:	d00b      	beq.n	80002f8 <__udivmoddi4+0x38>
 80002e0:	f1ce 0c20 	rsb	ip, lr, #32
 80002e4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80002f0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002f4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002f8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002fc:	0c25      	lsrs	r5, r4, #16
 80002fe:	fbbc f8fa 	udiv	r8, ip, sl
 8000302:	fa1f f987 	uxth.w	r9, r7
 8000306:	fb0a cc18 	mls	ip, sl, r8, ip
 800030a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800030e:	fb08 f309 	mul.w	r3, r8, r9
 8000312:	42ab      	cmp	r3, r5
 8000314:	d90a      	bls.n	800032c <__udivmoddi4+0x6c>
 8000316:	19ed      	adds	r5, r5, r7
 8000318:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800031c:	f080 8123 	bcs.w	8000566 <__udivmoddi4+0x2a6>
 8000320:	42ab      	cmp	r3, r5
 8000322:	f240 8120 	bls.w	8000566 <__udivmoddi4+0x2a6>
 8000326:	f1a8 0802 	sub.w	r8, r8, #2
 800032a:	443d      	add	r5, r7
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb5 f0fa 	udiv	r0, r5, sl
 8000334:	fb0a 5510 	mls	r5, sl, r0, r5
 8000338:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800033c:	fb00 f909 	mul.w	r9, r0, r9
 8000340:	45a1      	cmp	r9, r4
 8000342:	d909      	bls.n	8000358 <__udivmoddi4+0x98>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800034a:	f080 810a 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800034e:	45a1      	cmp	r9, r4
 8000350:	f240 8107 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000354:	3802      	subs	r0, #2
 8000356:	443c      	add	r4, r7
 8000358:	eba4 0409 	sub.w	r4, r4, r9
 800035c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000360:	2100      	movs	r1, #0
 8000362:	2e00      	cmp	r6, #0
 8000364:	d061      	beq.n	800042a <__udivmoddi4+0x16a>
 8000366:	fa24 f40e 	lsr.w	r4, r4, lr
 800036a:	2300      	movs	r3, #0
 800036c:	6034      	str	r4, [r6, #0]
 800036e:	6073      	str	r3, [r6, #4]
 8000370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000374:	428b      	cmp	r3, r1
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0xc8>
 8000378:	2e00      	cmp	r6, #0
 800037a:	d054      	beq.n	8000426 <__udivmoddi4+0x166>
 800037c:	2100      	movs	r1, #0
 800037e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000382:	4608      	mov	r0, r1
 8000384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000388:	fab3 f183 	clz	r1, r3
 800038c:	2900      	cmp	r1, #0
 800038e:	f040 808e 	bne.w	80004ae <__udivmoddi4+0x1ee>
 8000392:	42ab      	cmp	r3, r5
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xdc>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 80fa 	bhi.w	8000590 <__udivmoddi4+0x2d0>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb65 0503 	sbc.w	r5, r5, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	46ac      	mov	ip, r5
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d03f      	beq.n	800042a <__udivmoddi4+0x16a>
 80003aa:	e886 1010 	stmia.w	r6, {r4, ip}
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	b912      	cbnz	r2, 80003ba <__udivmoddi4+0xfa>
 80003b4:	2701      	movs	r7, #1
 80003b6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ba:	fab7 fe87 	clz	lr, r7
 80003be:	f1be 0f00 	cmp.w	lr, #0
 80003c2:	d134      	bne.n	800042e <__udivmoddi4+0x16e>
 80003c4:	1beb      	subs	r3, r5, r7
 80003c6:	0c3a      	lsrs	r2, r7, #16
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb3 f8f2 	udiv	r8, r3, r2
 80003d2:	0c25      	lsrs	r5, r4, #16
 80003d4:	fb02 3318 	mls	r3, r2, r8, r3
 80003d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003dc:	fb0c f308 	mul.w	r3, ip, r8
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x134>
 80003e4:	19ed      	adds	r5, r5, r7
 80003e6:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x132>
 80003ec:	42ab      	cmp	r3, r5
 80003ee:	f200 80d1 	bhi.w	8000594 <__udivmoddi4+0x2d4>
 80003f2:	4680      	mov	r8, r0
 80003f4:	1aed      	subs	r5, r5, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003fc:	fb02 5510 	mls	r5, r2, r0, r5
 8000400:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000404:	fb0c fc00 	mul.w	ip, ip, r0
 8000408:	45a4      	cmp	ip, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x15c>
 800040c:	19e4      	adds	r4, r4, r7
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x15a>
 8000414:	45a4      	cmp	ip, r4
 8000416:	f200 80b8 	bhi.w	800058a <__udivmoddi4+0x2ca>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 040c 	sub.w	r4, r4, ip
 8000420:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000424:	e79d      	b.n	8000362 <__udivmoddi4+0xa2>
 8000426:	4631      	mov	r1, r6
 8000428:	4630      	mov	r0, r6
 800042a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042e:	f1ce 0420 	rsb	r4, lr, #32
 8000432:	fa05 f30e 	lsl.w	r3, r5, lr
 8000436:	fa07 f70e 	lsl.w	r7, r7, lr
 800043a:	fa20 f804 	lsr.w	r8, r0, r4
 800043e:	0c3a      	lsrs	r2, r7, #16
 8000440:	fa25 f404 	lsr.w	r4, r5, r4
 8000444:	ea48 0803 	orr.w	r8, r8, r3
 8000448:	fbb4 f1f2 	udiv	r1, r4, r2
 800044c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000450:	fb02 4411 	mls	r4, r2, r1, r4
 8000454:	fa1f fc87 	uxth.w	ip, r7
 8000458:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800045c:	fb01 f30c 	mul.w	r3, r1, ip
 8000460:	42ab      	cmp	r3, r5
 8000462:	fa00 f40e 	lsl.w	r4, r0, lr
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x1bc>
 8000468:	19ed      	adds	r5, r5, r7
 800046a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 800046e:	f080 808a 	bcs.w	8000586 <__udivmoddi4+0x2c6>
 8000472:	42ab      	cmp	r3, r5
 8000474:	f240 8087 	bls.w	8000586 <__udivmoddi4+0x2c6>
 8000478:	3902      	subs	r1, #2
 800047a:	443d      	add	r5, r7
 800047c:	1aeb      	subs	r3, r5, r3
 800047e:	fa1f f588 	uxth.w	r5, r8
 8000482:	fbb3 f0f2 	udiv	r0, r3, r2
 8000486:	fb02 3310 	mls	r3, r2, r0, r3
 800048a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800048e:	fb00 f30c 	mul.w	r3, r0, ip
 8000492:	42ab      	cmp	r3, r5
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x1e6>
 8000496:	19ed      	adds	r5, r5, r7
 8000498:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800049c:	d26f      	bcs.n	800057e <__udivmoddi4+0x2be>
 800049e:	42ab      	cmp	r3, r5
 80004a0:	d96d      	bls.n	800057e <__udivmoddi4+0x2be>
 80004a2:	3802      	subs	r0, #2
 80004a4:	443d      	add	r5, r7
 80004a6:	1aeb      	subs	r3, r5, r3
 80004a8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004ac:	e78f      	b.n	80003ce <__udivmoddi4+0x10e>
 80004ae:	f1c1 0720 	rsb	r7, r1, #32
 80004b2:	fa22 f807 	lsr.w	r8, r2, r7
 80004b6:	408b      	lsls	r3, r1
 80004b8:	fa05 f401 	lsl.w	r4, r5, r1
 80004bc:	ea48 0303 	orr.w	r3, r8, r3
 80004c0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004c4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004c8:	40fd      	lsrs	r5, r7
 80004ca:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ce:	fbb5 f9fc 	udiv	r9, r5, ip
 80004d2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004d6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004da:	fa1f f883 	uxth.w	r8, r3
 80004de:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004e2:	fb09 f408 	mul.w	r4, r9, r8
 80004e6:	42ac      	cmp	r4, r5
 80004e8:	fa02 f201 	lsl.w	r2, r2, r1
 80004ec:	fa00 fa01 	lsl.w	sl, r0, r1
 80004f0:	d908      	bls.n	8000504 <__udivmoddi4+0x244>
 80004f2:	18ed      	adds	r5, r5, r3
 80004f4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004f8:	d243      	bcs.n	8000582 <__udivmoddi4+0x2c2>
 80004fa:	42ac      	cmp	r4, r5
 80004fc:	d941      	bls.n	8000582 <__udivmoddi4+0x2c2>
 80004fe:	f1a9 0902 	sub.w	r9, r9, #2
 8000502:	441d      	add	r5, r3
 8000504:	1b2d      	subs	r5, r5, r4
 8000506:	fa1f fe8e 	uxth.w	lr, lr
 800050a:	fbb5 f0fc 	udiv	r0, r5, ip
 800050e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000512:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000516:	fb00 f808 	mul.w	r8, r0, r8
 800051a:	45a0      	cmp	r8, r4
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x26e>
 800051e:	18e4      	adds	r4, r4, r3
 8000520:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000524:	d229      	bcs.n	800057a <__udivmoddi4+0x2ba>
 8000526:	45a0      	cmp	r8, r4
 8000528:	d927      	bls.n	800057a <__udivmoddi4+0x2ba>
 800052a:	3802      	subs	r0, #2
 800052c:	441c      	add	r4, r3
 800052e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000532:	eba4 0408 	sub.w	r4, r4, r8
 8000536:	fba0 8902 	umull	r8, r9, r0, r2
 800053a:	454c      	cmp	r4, r9
 800053c:	46c6      	mov	lr, r8
 800053e:	464d      	mov	r5, r9
 8000540:	d315      	bcc.n	800056e <__udivmoddi4+0x2ae>
 8000542:	d012      	beq.n	800056a <__udivmoddi4+0x2aa>
 8000544:	b156      	cbz	r6, 800055c <__udivmoddi4+0x29c>
 8000546:	ebba 030e 	subs.w	r3, sl, lr
 800054a:	eb64 0405 	sbc.w	r4, r4, r5
 800054e:	fa04 f707 	lsl.w	r7, r4, r7
 8000552:	40cb      	lsrs	r3, r1
 8000554:	431f      	orrs	r7, r3
 8000556:	40cc      	lsrs	r4, r1
 8000558:	6037      	str	r7, [r6, #0]
 800055a:	6074      	str	r4, [r6, #4]
 800055c:	2100      	movs	r1, #0
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	4618      	mov	r0, r3
 8000564:	e6f8      	b.n	8000358 <__udivmoddi4+0x98>
 8000566:	4690      	mov	r8, r2
 8000568:	e6e0      	b.n	800032c <__udivmoddi4+0x6c>
 800056a:	45c2      	cmp	sl, r8
 800056c:	d2ea      	bcs.n	8000544 <__udivmoddi4+0x284>
 800056e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000572:	eb69 0503 	sbc.w	r5, r9, r3
 8000576:	3801      	subs	r0, #1
 8000578:	e7e4      	b.n	8000544 <__udivmoddi4+0x284>
 800057a:	4628      	mov	r0, r5
 800057c:	e7d7      	b.n	800052e <__udivmoddi4+0x26e>
 800057e:	4640      	mov	r0, r8
 8000580:	e791      	b.n	80004a6 <__udivmoddi4+0x1e6>
 8000582:	4681      	mov	r9, r0
 8000584:	e7be      	b.n	8000504 <__udivmoddi4+0x244>
 8000586:	4601      	mov	r1, r0
 8000588:	e778      	b.n	800047c <__udivmoddi4+0x1bc>
 800058a:	3802      	subs	r0, #2
 800058c:	443c      	add	r4, r7
 800058e:	e745      	b.n	800041c <__udivmoddi4+0x15c>
 8000590:	4608      	mov	r0, r1
 8000592:	e708      	b.n	80003a6 <__udivmoddi4+0xe6>
 8000594:	f1a8 0802 	sub.w	r8, r8, #2
 8000598:	443d      	add	r5, r7
 800059a:	e72b      	b.n	80003f4 <__udivmoddi4+0x134>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a2:	4a0e      	ldr	r2, [pc, #56]	; (80005dc <HAL_InitTick+0x3c>)
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <HAL_InitTick+0x40>)
{
 80005a6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a8:	7818      	ldrb	r0, [r3, #0]
 80005aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ae:	fbb3 f3f0 	udiv	r3, r3, r0
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005b8:	f000 f8a8 	bl	800070c <HAL_SYSTICK_Config>
 80005bc:	4604      	mov	r4, r0
 80005be:	b958      	cbnz	r0, 80005d8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005c0:	2d0f      	cmp	r5, #15
 80005c2:	d809      	bhi.n	80005d8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c4:	4602      	mov	r2, r0
 80005c6:	4629      	mov	r1, r5
 80005c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005cc:	f000 f85e 	bl	800068c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d0:	4b04      	ldr	r3, [pc, #16]	; (80005e4 <HAL_InitTick+0x44>)
 80005d2:	4620      	mov	r0, r4
 80005d4:	601d      	str	r5, [r3, #0]
 80005d6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005d8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005da:	bd38      	pop	{r3, r4, r5, pc}
 80005dc:	20000158 	.word	0x20000158
 80005e0:	20000000 	.word	0x20000000
 80005e4:	20000004 	.word	0x20000004

080005e8 <HAL_Init>:
{
 80005e8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <HAL_Init+0x30>)
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005f2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005fa:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005fc:	681a      	ldr	r2, [r3, #0]
 80005fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000602:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000604:	2003      	movs	r0, #3
 8000606:	f000 f82f 	bl	8000668 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800060a:	2000      	movs	r0, #0
 800060c:	f7ff ffc8 	bl	80005a0 <HAL_InitTick>
  HAL_MspInit();
 8000610:	f003 fd76 	bl	8004100 <HAL_MspInit>
}
 8000614:	2000      	movs	r0, #0
 8000616:	bd08      	pop	{r3, pc}
 8000618:	40023c00 	.word	0x40023c00

0800061c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800061c:	4a03      	ldr	r2, [pc, #12]	; (800062c <HAL_IncTick+0x10>)
 800061e:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x14>)
 8000620:	6811      	ldr	r1, [r2, #0]
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	440b      	add	r3, r1
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	2000025c 	.word	0x2000025c
 8000630:	20000000 	.word	0x20000000

08000634 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000634:	4b01      	ldr	r3, [pc, #4]	; (800063c <HAL_GetTick+0x8>)
 8000636:	6818      	ldr	r0, [r3, #0]
}
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	2000025c 	.word	0x2000025c

08000640 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000640:	b538      	push	{r3, r4, r5, lr}
 8000642:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000644:	f7ff fff6 	bl	8000634 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000648:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800064a:	bf1c      	itt	ne
 800064c:	4b05      	ldrne	r3, [pc, #20]	; (8000664 <HAL_Delay+0x24>)
 800064e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000650:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000652:	bf18      	it	ne
 8000654:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000656:	f7ff ffed 	bl	8000634 <HAL_GetTick>
 800065a:	1b40      	subs	r0, r0, r5
 800065c:	4284      	cmp	r4, r0
 800065e:	d8fa      	bhi.n	8000656 <HAL_Delay+0x16>
  {
  }
}
 8000660:	bd38      	pop	{r3, r4, r5, pc}
 8000662:	bf00      	nop
 8000664:	20000000 	.word	0x20000000

08000668 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000668:	4a07      	ldr	r2, [pc, #28]	; (8000688 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800066a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800066c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000670:	041b      	lsls	r3, r3, #16
 8000672:	0c1b      	lsrs	r3, r3, #16
 8000674:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000678:	0200      	lsls	r0, r0, #8
 800067a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800067e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000682:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000684:	60d3      	str	r3, [r2, #12]
 8000686:	4770      	bx	lr
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800068c:	4b17      	ldr	r3, [pc, #92]	; (80006ec <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	68dc      	ldr	r4, [r3, #12]
 8000692:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000696:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800069a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800069c:	2b04      	cmp	r3, #4
 800069e:	bf28      	it	cs
 80006a0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a4:	f04f 0501 	mov.w	r5, #1
 80006a8:	fa05 f303 	lsl.w	r3, r5, r3
 80006ac:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006b0:	bf8c      	ite	hi
 80006b2:	3c03      	subhi	r4, #3
 80006b4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b6:	4019      	ands	r1, r3
 80006b8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ba:	fa05 f404 	lsl.w	r4, r5, r4
 80006be:	3c01      	subs	r4, #1
 80006c0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80006c2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c4:	ea42 0201 	orr.w	r2, r2, r1
 80006c8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006cc:	bfaf      	iteee	ge
 80006ce:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d2:	f000 000f 	andlt.w	r0, r0, #15
 80006d6:	4b06      	ldrlt	r3, [pc, #24]	; (80006f0 <HAL_NVIC_SetPriority+0x64>)
 80006d8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006da:	bfa5      	ittet	ge
 80006dc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80006e0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	bf00      	nop
 80006ec:	e000ed00 	.word	0xe000ed00
 80006f0:	e000ed14 	.word	0xe000ed14

080006f4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006f4:	0942      	lsrs	r2, r0, #5
 80006f6:	2301      	movs	r3, #1
 80006f8:	f000 001f 	and.w	r0, r0, #31
 80006fc:	fa03 f000 	lsl.w	r0, r3, r0
 8000700:	4b01      	ldr	r3, [pc, #4]	; (8000708 <HAL_NVIC_EnableIRQ+0x14>)
 8000702:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000706:	4770      	bx	lr
 8000708:	e000e100 	.word	0xe000e100

0800070c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800070c:	3801      	subs	r0, #1
 800070e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000712:	d20a      	bcs.n	800072a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000716:	4a07      	ldr	r2, [pc, #28]	; (8000734 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000718:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071a:	21f0      	movs	r1, #240	; 0xf0
 800071c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000720:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000722:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000724:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800072a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000e010 	.word	0xe000e010
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000738:	4b04      	ldr	r3, [pc, #16]	; (800074c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800073a:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800073c:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800073e:	bf0c      	ite	eq
 8000740:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000744:	f022 0204 	bicne.w	r2, r2, #4
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	4770      	bx	lr
 800074c:	e000e010 	.word	0xe000e010

08000750 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000750:	4770      	bx	lr

08000752 <HAL_SYSTICK_IRQHandler>:
{
 8000752:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000754:	f7ff fffc 	bl	8000750 <HAL_SYSTICK_Callback>
 8000758:	bd08      	pop	{r3, pc}

0800075a <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800075a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800075e:	2b02      	cmp	r3, #2
 8000760:	d003      	beq.n	800076a <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000762:	2380      	movs	r3, #128	; 0x80
 8000764:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000766:	2001      	movs	r0, #1
 8000768:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800076a:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800076c:	2305      	movs	r3, #5
 800076e:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000772:	6813      	ldr	r3, [r2, #0]
 8000774:	f023 0301 	bic.w	r3, r3, #1
 8000778:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800077a:	2000      	movs	r0, #0
}
 800077c:	4770      	bx	lr
	...

08000780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000784:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000786:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000788:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8000928 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800078c:	4a64      	ldr	r2, [pc, #400]	; (8000920 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800078e:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000790:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000794:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000796:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000798:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800079c:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 80007a0:	42b7      	cmp	r7, r6
 80007a2:	f040 80ad 	bne.w	8000900 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007a6:	684c      	ldr	r4, [r1, #4]
 80007a8:	f024 0a10 	bic.w	sl, r4, #16
 80007ac:	f1ba 0f02 	cmp.w	sl, #2
 80007b0:	d116      	bne.n	80007e0 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 80007b2:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80007b6:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007ba:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80007be:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007c2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80007c6:	f04f 0e0f 	mov.w	lr, #15
 80007ca:	fa0e fe0b 	lsl.w	lr, lr, fp
 80007ce:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007d2:	690d      	ldr	r5, [r1, #16]
 80007d4:	fa05 f50b 	lsl.w	r5, r5, fp
 80007d8:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 80007dc:	f8cc 5020 	str.w	r5, [ip, #32]
 80007e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007e4:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80007e6:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007ea:	fa05 f50c 	lsl.w	r5, r5, ip
 80007ee:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007f0:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007f4:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007f8:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007fc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000800:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000804:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000808:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 800080a:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800080e:	d815      	bhi.n	800083c <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 8000810:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000814:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000818:	68cd      	ldr	r5, [r1, #12]
 800081a:	fa05 fa0c 	lsl.w	sl, r5, ip
 800081e:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 8000822:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8000826:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800082a:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800082e:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 8000832:	fa0e fe03 	lsl.w	lr, lr, r3
 8000836:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 800083a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800083c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800083e:	9d00      	ldr	r5, [sp, #0]
 8000840:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000842:	688f      	ldr	r7, [r1, #8]
 8000844:	fa07 f70c 	lsl.w	r7, r7, ip
 8000848:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800084a:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800084c:	00e5      	lsls	r5, r4, #3
 800084e:	d557      	bpl.n	8000900 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000850:	f04f 0b00 	mov.w	fp, #0
 8000854:	f8cd b00c 	str.w	fp, [sp, #12]
 8000858:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800085c:	4d31      	ldr	r5, [pc, #196]	; (8000924 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085e:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000862:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000866:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800086a:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800086e:	9703      	str	r7, [sp, #12]
 8000870:	9f03      	ldr	r7, [sp, #12]
 8000872:	f023 0703 	bic.w	r7, r3, #3
 8000876:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800087a:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800087e:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000882:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000886:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800088a:	f04f 0e0f 	mov.w	lr, #15
 800088e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000892:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000894:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000898:	d039      	beq.n	800090e <HAL_GPIO_Init+0x18e>
 800089a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800089e:	42a8      	cmp	r0, r5
 80008a0:	d037      	beq.n	8000912 <HAL_GPIO_Init+0x192>
 80008a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008a6:	42a8      	cmp	r0, r5
 80008a8:	d035      	beq.n	8000916 <HAL_GPIO_Init+0x196>
 80008aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008ae:	42a8      	cmp	r0, r5
 80008b0:	d033      	beq.n	800091a <HAL_GPIO_Init+0x19a>
 80008b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80008b6:	42a8      	cmp	r0, r5
 80008b8:	bf14      	ite	ne
 80008ba:	2507      	movne	r5, #7
 80008bc:	2504      	moveq	r5, #4
 80008be:	fa05 f50c 	lsl.w	r5, r5, ip
 80008c2:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80008c6:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80008c8:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80008ca:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008cc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80008d0:	bf0c      	ite	eq
 80008d2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008d4:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80008d6:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80008d8:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008da:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80008de:	bf0c      	ite	eq
 80008e0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008e2:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80008e4:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80008e6:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008e8:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80008ec:	bf0c      	ite	eq
 80008ee:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80008f0:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80008f2:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80008f4:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008f6:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80008f8:	bf54      	ite	pl
 80008fa:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80008fc:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80008fe:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000900:	3301      	adds	r3, #1
 8000902:	2b10      	cmp	r3, #16
 8000904:	f47f af47 	bne.w	8000796 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000908:	b005      	add	sp, #20
 800090a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800090e:	465d      	mov	r5, fp
 8000910:	e7d5      	b.n	80008be <HAL_GPIO_Init+0x13e>
 8000912:	2501      	movs	r5, #1
 8000914:	e7d3      	b.n	80008be <HAL_GPIO_Init+0x13e>
 8000916:	2502      	movs	r5, #2
 8000918:	e7d1      	b.n	80008be <HAL_GPIO_Init+0x13e>
 800091a:	2503      	movs	r5, #3
 800091c:	e7cf      	b.n	80008be <HAL_GPIO_Init+0x13e>
 800091e:	bf00      	nop
 8000920:	40013c00 	.word	0x40013c00
 8000924:	40020000 	.word	0x40020000
 8000928:	40023800 	.word	0x40023800

0800092c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800092c:	b10a      	cbz	r2, 8000932 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800092e:	6181      	str	r1, [r0, #24]
 8000930:	4770      	bx	lr
 8000932:	0409      	lsls	r1, r1, #16
 8000934:	e7fb      	b.n	800092e <HAL_GPIO_WritePin+0x2>

08000936 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000936:	6802      	ldr	r2, [r0, #0]
 8000938:	6953      	ldr	r3, [r2, #20]
 800093a:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 800093e:	d00d      	beq.n	800095c <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000940:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000944:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000946:	2304      	movs	r3, #4
 8000948:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 800094a:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 800094c:	2300      	movs	r3, #0
 800094e:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000950:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8000954:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8000958:	2001      	movs	r0, #1
 800095a:	4770      	bx	lr
  }
  return HAL_OK;
 800095c:	4618      	mov	r0, r3
}
 800095e:	4770      	bx	lr

08000960 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8000960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000964:	4604      	mov	r4, r0
 8000966:	4617      	mov	r7, r2
 8000968:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800096a:	f3c1 4807 	ubfx	r8, r1, #16, #8
 800096e:	b28e      	uxth	r6, r1
 8000970:	6825      	ldr	r5, [r4, #0]
 8000972:	f1b8 0f01 	cmp.w	r8, #1
 8000976:	bf0c      	ite	eq
 8000978:	696b      	ldreq	r3, [r5, #20]
 800097a:	69ab      	ldrne	r3, [r5, #24]
 800097c:	ea36 0303 	bics.w	r3, r6, r3
 8000980:	bf14      	ite	ne
 8000982:	2001      	movne	r0, #1
 8000984:	2000      	moveq	r0, #0
 8000986:	b908      	cbnz	r0, 800098c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8000988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800098c:	696b      	ldr	r3, [r5, #20]
 800098e:	055a      	lsls	r2, r3, #21
 8000990:	d512      	bpl.n	80009b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000992:	682b      	ldr	r3, [r5, #0]
 8000994:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000998:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800099a:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800099e:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80009a0:	2304      	movs	r3, #4
 80009a2:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80009a4:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80009a6:	2300      	movs	r3, #0
 80009a8:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 80009aa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 80009ae:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 80009b2:	2001      	movs	r0, #1
 80009b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 80009b8:	1c7b      	adds	r3, r7, #1
 80009ba:	d0d9      	beq.n	8000970 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80009bc:	b94f      	cbnz	r7, 80009d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 80009be:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80009c0:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80009c2:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80009c4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80009c8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 80009cc:	2003      	movs	r0, #3
 80009ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80009d2:	f7ff fe2f 	bl	8000634 <HAL_GetTick>
 80009d6:	eba0 0009 	sub.w	r0, r0, r9
 80009da:	4287      	cmp	r7, r0
 80009dc:	d2c8      	bcs.n	8000970 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 80009de:	e7ee      	b.n	80009be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

080009e0 <I2C_WaitOnFlagUntilTimeout>:
{
 80009e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80009e4:	9e08      	ldr	r6, [sp, #32]
 80009e6:	4604      	mov	r4, r0
 80009e8:	4690      	mov	r8, r2
 80009ea:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80009ec:	f3c1 4907 	ubfx	r9, r1, #16, #8
 80009f0:	b28d      	uxth	r5, r1
 80009f2:	6823      	ldr	r3, [r4, #0]
 80009f4:	f1b9 0f01 	cmp.w	r9, #1
 80009f8:	bf0c      	ite	eq
 80009fa:	695b      	ldreq	r3, [r3, #20]
 80009fc:	699b      	ldrne	r3, [r3, #24]
 80009fe:	ea35 0303 	bics.w	r3, r5, r3
 8000a02:	bf0c      	ite	eq
 8000a04:	2301      	moveq	r3, #1
 8000a06:	2300      	movne	r3, #0
 8000a08:	4543      	cmp	r3, r8
 8000a0a:	d002      	beq.n	8000a12 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8000a0c:	2000      	movs	r0, #0
}
 8000a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8000a12:	1c7b      	adds	r3, r7, #1
 8000a14:	d0ed      	beq.n	80009f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000a16:	b95f      	cbnz	r7, 8000a30 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8000a18:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8000a1a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8000a1c:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8000a1e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8000a22:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8000a26:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a28:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8000a2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8000a30:	f7ff fe00 	bl	8000634 <HAL_GetTick>
 8000a34:	1b80      	subs	r0, r0, r6
 8000a36:	4287      	cmp	r7, r0
 8000a38:	d2db      	bcs.n	80009f2 <I2C_WaitOnFlagUntilTimeout+0x12>
 8000a3a:	e7ed      	b.n	8000a18 <I2C_WaitOnFlagUntilTimeout+0x38>

08000a3c <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8000a3c:	b570      	push	{r4, r5, r6, lr}
 8000a3e:	4604      	mov	r4, r0
 8000a40:	460d      	mov	r5, r1
 8000a42:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000a44:	6823      	ldr	r3, [r4, #0]
 8000a46:	695b      	ldr	r3, [r3, #20]
 8000a48:	061b      	lsls	r3, r3, #24
 8000a4a:	d501      	bpl.n	8000a50 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000a50:	4620      	mov	r0, r4
 8000a52:	f7ff ff70 	bl	8000936 <I2C_IsAcknowledgeFailed>
 8000a56:	b9a8      	cbnz	r0, 8000a84 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8000a58:	1c6a      	adds	r2, r5, #1
 8000a5a:	d0f3      	beq.n	8000a44 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000a5c:	b965      	cbnz	r5, 8000a78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000a5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000a60:	f043 0320 	orr.w	r3, r3, #32
 8000a64:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8000a66:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8000a6c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8000a70:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8000a74:	2003      	movs	r0, #3
 8000a76:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000a78:	f7ff fddc 	bl	8000634 <HAL_GetTick>
 8000a7c:	1b80      	subs	r0, r0, r6
 8000a7e:	4285      	cmp	r5, r0
 8000a80:	d2e0      	bcs.n	8000a44 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8000a82:	e7ec      	b.n	8000a5e <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8000a84:	2001      	movs	r0, #1
}
 8000a86:	bd70      	pop	{r4, r5, r6, pc}

08000a88 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8000a88:	b570      	push	{r4, r5, r6, lr}
 8000a8a:	4604      	mov	r4, r0
 8000a8c:	460d      	mov	r5, r1
 8000a8e:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8000a90:	6820      	ldr	r0, [r4, #0]
 8000a92:	6943      	ldr	r3, [r0, #20]
 8000a94:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8000a98:	d001      	beq.n	8000a9e <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8000a9a:	2000      	movs	r0, #0
}
 8000a9c:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8000a9e:	6942      	ldr	r2, [r0, #20]
 8000aa0:	06d2      	lsls	r2, r2, #27
 8000aa2:	d50b      	bpl.n	8000abc <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000aa4:	f06f 0210 	mvn.w	r2, #16
 8000aa8:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8000aaa:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000aac:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000aae:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8000ab2:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8000ab4:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8000ab6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8000aba:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000abc:	b95d      	cbnz	r5, 8000ad6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000abe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ac0:	f043 0320 	orr.w	r3, r3, #32
 8000ac4:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8000ac6:	2320      	movs	r3, #32
 8000ac8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8000acc:	2300      	movs	r3, #0
 8000ace:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8000ad2:	2003      	movs	r0, #3
 8000ad4:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000ad6:	f7ff fdad 	bl	8000634 <HAL_GetTick>
 8000ada:	1b80      	subs	r0, r0, r6
 8000adc:	4285      	cmp	r5, r0
 8000ade:	d2d7      	bcs.n	8000a90 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8000ae0:	e7ed      	b.n	8000abe <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

08000ae2 <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8000ae2:	b570      	push	{r4, r5, r6, lr}
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	460d      	mov	r5, r1
 8000ae8:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000aea:	6823      	ldr	r3, [r4, #0]
 8000aec:	695b      	ldr	r3, [r3, #20]
 8000aee:	075b      	lsls	r3, r3, #29
 8000af0:	d501      	bpl.n	8000af6 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8000af2:	2000      	movs	r0, #0
 8000af4:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000af6:	4620      	mov	r0, r4
 8000af8:	f7ff ff1d 	bl	8000936 <I2C_IsAcknowledgeFailed>
 8000afc:	b9a8      	cbnz	r0, 8000b2a <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8000afe:	1c6a      	adds	r2, r5, #1
 8000b00:	d0f3      	beq.n	8000aea <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000b02:	b965      	cbnz	r5, 8000b1e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000b04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000b06:	f043 0320 	orr.w	r3, r3, #32
 8000b0a:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8000b0c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8000b12:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8000b16:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8000b1a:	2003      	movs	r0, #3
 8000b1c:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000b1e:	f7ff fd89 	bl	8000634 <HAL_GetTick>
 8000b22:	1b80      	subs	r0, r0, r6
 8000b24:	4285      	cmp	r5, r0
 8000b26:	d2e0      	bcs.n	8000aea <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8000b28:	e7ec      	b.n	8000b04 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8000b2a:	2001      	movs	r0, #1
}
 8000b2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000b30 <HAL_I2C_Init>:
{
 8000b30:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8000b32:	4604      	mov	r4, r0
 8000b34:	2800      	cmp	r0, #0
 8000b36:	d062      	beq.n	8000bfe <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000b38:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000b3c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b40:	b91b      	cbnz	r3, 8000b4a <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8000b42:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000b46:	f003 fb23 	bl	8004190 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8000b4a:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000b4c:	4e2d      	ldr	r6, [pc, #180]	; (8000c04 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8000b4e:	4d2e      	ldr	r5, [pc, #184]	; (8000c08 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000b50:	2324      	movs	r3, #36	; 0x24
 8000b52:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000b56:	6813      	ldr	r3, [r2, #0]
 8000b58:	f023 0301 	bic.w	r3, r3, #1
 8000b5c:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000b5e:	f001 f9f3 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000b62:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8000b64:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000b66:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000b6a:	42b3      	cmp	r3, r6
 8000b6c:	bf84      	itt	hi
 8000b6e:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8000b72:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8000b74:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000b76:	bf91      	iteee	ls
 8000b78:	1c69      	addls	r1, r5, #1
 8000b7a:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8000b7e:	fbb1 f1f5 	udivhi	r1, r1, r5
 8000b82:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000b84:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000b86:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000b88:	d821      	bhi.n	8000bce <HAL_I2C_Init+0x9e>
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b90:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000b94:	2b03      	cmp	r3, #3
 8000b96:	bf98      	it	ls
 8000b98:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000b9a:	6a21      	ldr	r1, [r4, #32]
 8000b9c:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000b9e:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000ba0:	430b      	orrs	r3, r1
 8000ba2:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000ba4:	68e1      	ldr	r1, [r4, #12]
 8000ba6:	6923      	ldr	r3, [r4, #16]
 8000ba8:	430b      	orrs	r3, r1
 8000baa:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000bac:	69a1      	ldr	r1, [r4, #24]
 8000bae:	6963      	ldr	r3, [r4, #20]
 8000bb0:	430b      	orrs	r3, r1
 8000bb2:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000bb4:	6813      	ldr	r3, [r2, #0]
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000bbc:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000bbe:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000bc0:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000bc2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000bc6:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000bc8:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8000bcc:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000bce:	68a1      	ldr	r1, [r4, #8]
 8000bd0:	b949      	cbnz	r1, 8000be6 <HAL_I2C_Init+0xb6>
 8000bd2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000bd6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bda:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000bde:	b163      	cbz	r3, 8000bfa <HAL_I2C_Init+0xca>
 8000be0:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8000be4:	e7d9      	b.n	8000b9a <HAL_I2C_Init+0x6a>
 8000be6:	2119      	movs	r1, #25
 8000be8:	434b      	muls	r3, r1
 8000bea:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bee:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000bf2:	b113      	cbz	r3, 8000bfa <HAL_I2C_Init+0xca>
 8000bf4:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8000bf8:	e7cf      	b.n	8000b9a <HAL_I2C_Init+0x6a>
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	e7cd      	b.n	8000b9a <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8000bfe:	2001      	movs	r0, #1
}
 8000c00:	bd70      	pop	{r4, r5, r6, pc}
 8000c02:	bf00      	nop
 8000c04:	000186a0 	.word	0x000186a0
 8000c08:	000f4240 	.word	0x000f4240

08000c0c <HAL_I2C_Master_Transmit>:
{
 8000c0c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8000c10:	4604      	mov	r4, r0
 8000c12:	461f      	mov	r7, r3
 8000c14:	460d      	mov	r5, r1
 8000c16:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8000c18:	f7ff fd0c 	bl	8000634 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000c1c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000c20:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8000c22:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000c24:	d004      	beq.n	8000c30 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8000c26:	2502      	movs	r5, #2
}
 8000c28:	4628      	mov	r0, r5
 8000c2a:	b004      	add	sp, #16
 8000c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000c30:	9000      	str	r0, [sp, #0]
 8000c32:	2319      	movs	r3, #25
 8000c34:	2201      	movs	r2, #1
 8000c36:	495d      	ldr	r1, [pc, #372]	; (8000dac <HAL_I2C_Master_Transmit+0x1a0>)
 8000c38:	4620      	mov	r0, r4
 8000c3a:	f7ff fed1 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8000c3e:	2800      	cmp	r0, #0
 8000c40:	d1f1      	bne.n	8000c26 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8000c42:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d0ed      	beq.n	8000c26 <HAL_I2C_Master_Transmit+0x1a>
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000c50:	6823      	ldr	r3, [r4, #0]
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8000c56:	bf5e      	ittt	pl
 8000c58:	681a      	ldrpl	r2, [r3, #0]
 8000c5a:	f042 0201 	orrpl.w	r2, r2, #1
 8000c5e:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000c66:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000c68:	2221      	movs	r2, #33	; 0x21
 8000c6a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000c6e:	2210      	movs	r2, #16
 8000c70:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000c74:	2200      	movs	r2, #0
 8000c76:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000c78:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8000c7c:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000c7e:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8000c80:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000c82:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000c84:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8000c86:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000c8a:	2a04      	cmp	r2, #4
 8000c8c:	d004      	beq.n	8000c98 <HAL_I2C_Master_Transmit+0x8c>
 8000c8e:	2a01      	cmp	r2, #1
 8000c90:	d002      	beq.n	8000c98 <HAL_I2C_Master_Transmit+0x8c>
 8000c92:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8000c96:	d104      	bne.n	8000ca2 <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	e002      	b.n	8000ca8 <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8000ca2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000ca4:	2a12      	cmp	r2, #18
 8000ca6:	d0f7      	beq.n	8000c98 <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000ca8:	9600      	str	r6, [sp, #0]
 8000caa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000cac:	2200      	movs	r2, #0
 8000cae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000cb2:	4620      	mov	r0, r4
 8000cb4:	f7ff fe94 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8000cb8:	bb28      	cbnz	r0, 8000d06 <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000cba:	6923      	ldr	r3, [r4, #16]
 8000cbc:	6822      	ldr	r2, [r4, #0]
 8000cbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000cc2:	d112      	bne.n	8000cea <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000cc4:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8000cc8:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000cca:	4633      	mov	r3, r6
 8000ccc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000cce:	4938      	ldr	r1, [pc, #224]	; (8000db0 <HAL_I2C_Master_Transmit+0x1a4>)
 8000cd0:	4620      	mov	r0, r4
 8000cd2:	f7ff fe45 	bl	8000960 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000cd6:	4605      	mov	r5, r0
 8000cd8:	b9a0      	cbnz	r0, 8000d04 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000cda:	6823      	ldr	r3, [r4, #0]
 8000cdc:	9003      	str	r0, [sp, #12]
 8000cde:	695a      	ldr	r2, [r3, #20]
 8000ce0:	9203      	str	r2, [sp, #12]
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	9303      	str	r3, [sp, #12]
 8000ce6:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 8000ce8:	e050      	b.n	8000d8c <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000cea:	11eb      	asrs	r3, r5, #7
 8000cec:	f003 0306 	and.w	r3, r3, #6
 8000cf0:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8000cf4:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000cf6:	492f      	ldr	r1, [pc, #188]	; (8000db4 <HAL_I2C_Master_Transmit+0x1a8>)
 8000cf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8000cfa:	4633      	mov	r3, r6
 8000cfc:	4620      	mov	r0, r4
 8000cfe:	f7ff fe2f 	bl	8000960 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000d02:	b148      	cbz	r0, 8000d18 <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d04:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000d08:	2b04      	cmp	r3, #4
 8000d0a:	f04f 0300 	mov.w	r3, #0
 8000d0e:	d107      	bne.n	8000d20 <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 8000d10:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8000d14:	2501      	movs	r5, #1
 8000d16:	e787      	b.n	8000c28 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000d18:	6823      	ldr	r3, [r4, #0]
 8000d1a:	b2ed      	uxtb	r5, r5
 8000d1c:	611d      	str	r5, [r3, #16]
 8000d1e:	e7d4      	b.n	8000cca <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8000d20:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8000d24:	2503      	movs	r5, #3
 8000d26:	e77f      	b.n	8000c28 <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000d28:	4632      	mov	r2, r6
 8000d2a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000d2c:	4620      	mov	r0, r4
 8000d2e:	f7ff fe85 	bl	8000a3c <I2C_WaitOnTXEFlagUntilTimeout>
 8000d32:	b140      	cbz	r0, 8000d46 <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000d34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000d36:	2b04      	cmp	r3, #4
 8000d38:	d1f4      	bne.n	8000d24 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000d3a:	6822      	ldr	r2, [r4, #0]
 8000d3c:	6813      	ldr	r3, [r2, #0]
 8000d3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d42:	6013      	str	r3, [r2, #0]
 8000d44:	e7e6      	b.n	8000d14 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000d46:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000d48:	6820      	ldr	r0, [r4, #0]
      hi2c->XferSize--;
 8000d4a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000d4c:	1c4b      	adds	r3, r1, #1
 8000d4e:	6263      	str	r3, [r4, #36]	; 0x24
 8000d50:	780b      	ldrb	r3, [r1, #0]
 8000d52:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8000d54:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d56:	3b01      	subs	r3, #1
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000d5c:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8000d5e:	1e53      	subs	r3, r2, #1
 8000d60:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000d62:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8000d64:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000d66:	d50a      	bpl.n	8000d7e <HAL_I2C_Master_Transmit+0x172>
 8000d68:	b14b      	cbz	r3, 8000d7e <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8000d6a:	1c8b      	adds	r3, r1, #2
 8000d6c:	6263      	str	r3, [r4, #36]	; 0x24
 8000d6e:	784b      	ldrb	r3, [r1, #1]
 8000d70:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8000d72:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d74:	3b01      	subs	r3, #1
 8000d76:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8000d78:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8000d7a:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8000d7c:	8522      	strh	r2, [r4, #40]	; 0x28
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000d7e:	4632      	mov	r2, r6
 8000d80:	990a      	ldr	r1, [sp, #40]	; 0x28
 8000d82:	4620      	mov	r0, r4
 8000d84:	f7ff fead 	bl	8000ae2 <I2C_WaitOnBTFFlagUntilTimeout>
 8000d88:	2800      	cmp	r0, #0
 8000d8a:	d1d3      	bne.n	8000d34 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8000d8c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1ca      	bne.n	8000d28 <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000d92:	6821      	ldr	r1, [r4, #0]
 8000d94:	680a      	ldr	r2, [r1, #0]
 8000d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000d9a:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000d9c:	2220      	movs	r2, #32
 8000d9e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8000da2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000da6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8000daa:	e73d      	b.n	8000c28 <HAL_I2C_Master_Transmit+0x1c>
 8000dac:	00100002 	.word	0x00100002
 8000db0:	00010002 	.word	0x00010002
 8000db4:	00010008 	.word	0x00010008

08000db8 <HAL_I2C_Master_Receive>:
{
 8000db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000dbc:	4604      	mov	r4, r0
 8000dbe:	b089      	sub	sp, #36	; 0x24
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	460d      	mov	r5, r1
 8000dc4:	4691      	mov	r9, r2
 8000dc6:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8000dc8:	f7ff fc34 	bl	8000634 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000dcc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8000dd0:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8000dd2:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8000dd4:	d004      	beq.n	8000de0 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 8000dd6:	2502      	movs	r5, #2
}
 8000dd8:	4628      	mov	r0, r5
 8000dda:	b009      	add	sp, #36	; 0x24
 8000ddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000de0:	9000      	str	r0, [sp, #0]
 8000de2:	2319      	movs	r3, #25
 8000de4:	2201      	movs	r2, #1
 8000de6:	499c      	ldr	r1, [pc, #624]	; (8001058 <HAL_I2C_Master_Receive+0x2a0>)
 8000de8:	4620      	mov	r0, r4
 8000dea:	f7ff fdf9 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8000dee:	2800      	cmp	r0, #0
 8000df0:	d1f1      	bne.n	8000dd6 <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8000df2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d0ed      	beq.n	8000dd6 <HAL_I2C_Master_Receive+0x1e>
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000e00:	6823      	ldr	r3, [r4, #0]
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8000e06:	bf5e      	ittt	pl
 8000e08:	681a      	ldrpl	r2, [r3, #0]
 8000e0a:	f042 0201 	orrpl.w	r2, r2, #1
 8000e0e:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000e16:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8000e18:	2222      	movs	r2, #34	; 0x22
 8000e1a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000e1e:	2210      	movs	r2, #16
 8000e20:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000e24:	2200      	movs	r2, #0
 8000e26:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e28:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8000e2c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e30:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8000e32:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8000e34:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000e36:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000e38:	6819      	ldr	r1, [r3, #0]
    hi2c->pBuffPtr    = pData;
 8000e3a:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000e3e:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000e42:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000e44:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000e46:	d004      	beq.n	8000e52 <HAL_I2C_Master_Receive+0x9a>
 8000e48:	2a01      	cmp	r2, #1
 8000e4a:	d002      	beq.n	8000e52 <HAL_I2C_Master_Receive+0x9a>
 8000e4c:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8000e50:	d104      	bne.n	8000e5c <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e58:	601a      	str	r2, [r3, #0]
 8000e5a:	e002      	b.n	8000e62 <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8000e5c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000e5e:	2a11      	cmp	r2, #17
 8000e60:	d0f7      	beq.n	8000e52 <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000e62:	9600      	str	r6, [sp, #0]
 8000e64:	463b      	mov	r3, r7
 8000e66:	2200      	movs	r2, #0
 8000e68:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000e6c:	4620      	mov	r0, r4
 8000e6e:	f7ff fdb7 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8000e72:	2800      	cmp	r0, #0
 8000e74:	d14a      	bne.n	8000f0c <HAL_I2C_Master_Receive+0x154>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e76:	6923      	ldr	r3, [r4, #16]
 8000e78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000e7c:	6823      	ldr	r3, [r4, #0]
 8000e7e:	d136      	bne.n	8000eee <HAL_I2C_Master_Receive+0x136>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8000e80:	f045 0501 	orr.w	r5, r5, #1
 8000e84:	b2ed      	uxtb	r5, r5
 8000e86:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000e88:	4633      	mov	r3, r6
 8000e8a:	463a      	mov	r2, r7
 8000e8c:	4973      	ldr	r1, [pc, #460]	; (800105c <HAL_I2C_Master_Receive+0x2a4>)
 8000e8e:	4620      	mov	r0, r4
 8000e90:	f7ff fd66 	bl	8000960 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000e94:	4605      	mov	r5, r0
 8000e96:	2800      	cmp	r0, #0
 8000e98:	d137      	bne.n	8000f0a <HAL_I2C_Master_Receive+0x152>
    if(hi2c->XferSize == 0U)
 8000e9a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8000e9c:	6823      	ldr	r3, [r4, #0]
 8000e9e:	2a00      	cmp	r2, #0
 8000ea0:	d066      	beq.n	8000f70 <HAL_I2C_Master_Receive+0x1b8>
    else if(hi2c->XferSize == 1U)
 8000ea2:	2a01      	cmp	r2, #1
 8000ea4:	d177      	bne.n	8000f96 <HAL_I2C_Master_Receive+0x1de>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000eac:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000eae:	9504      	str	r5, [sp, #16]
 8000eb0:	695a      	ldr	r2, [r3, #20]
 8000eb2:	9204      	str	r2, [sp, #16]
 8000eb4:	699a      	ldr	r2, [r3, #24]
 8000eb6:	9204      	str	r2, [sp, #16]
 8000eb8:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ec0:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000ec2:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001064 <HAL_I2C_Master_Receive+0x2ac>
    while(hi2c->XferSize > 0U)
 8000ec6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d05b      	beq.n	8000f84 <HAL_I2C_Master_Receive+0x1cc>
      if(hi2c->XferSize <= 3U)
 8000ecc:	2b03      	cmp	r3, #3
 8000ece:	f200 80cb 	bhi.w	8001068 <HAL_I2C_Master_Receive+0x2b0>
        if(hi2c->XferSize == 1U)
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d17a      	bne.n	8000fcc <HAL_I2C_Master_Receive+0x214>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8000ed6:	4632      	mov	r2, r6
 8000ed8:	4639      	mov	r1, r7
 8000eda:	4620      	mov	r0, r4
 8000edc:	f7ff fdd4 	bl	8000a88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8000ee0:	2800      	cmp	r0, #0
 8000ee2:	f000 8090 	beq.w	8001006 <HAL_I2C_Master_Receive+0x24e>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8000ee6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000ee8:	2b20      	cmp	r3, #32
 8000eea:	d116      	bne.n	8000f1a <HAL_I2C_Master_Receive+0x162>
 8000eec:	e03e      	b.n	8000f6c <HAL_I2C_Master_Receive+0x1b4>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000eee:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8000ef2:	f008 0806 	and.w	r8, r8, #6
 8000ef6:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8000efa:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000efc:	4958      	ldr	r1, [pc, #352]	; (8001060 <HAL_I2C_Master_Receive+0x2a8>)
 8000efe:	4633      	mov	r3, r6
 8000f00:	463a      	mov	r2, r7
 8000f02:	4620      	mov	r0, r4
 8000f04:	f7ff fd2c 	bl	8000960 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000f08:	b148      	cbz	r0, 8000f1e <HAL_I2C_Master_Receive+0x166>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000f0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000f0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000f0e:	2b04      	cmp	r3, #4
 8000f10:	f04f 0300 	mov.w	r3, #0
 8000f14:	d128      	bne.n	8000f68 <HAL_I2C_Master_Receive+0x1b0>
        __HAL_UNLOCK(hi2c);
 8000f16:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 8000f1a:	2501      	movs	r5, #1
 8000f1c:	e75c      	b.n	8000dd8 <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000f1e:	6823      	ldr	r3, [r4, #0]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000f20:	494e      	ldr	r1, [pc, #312]	; (800105c <HAL_I2C_Master_Receive+0x2a4>)
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000f22:	b2ed      	uxtb	r5, r5
 8000f24:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000f26:	463a      	mov	r2, r7
 8000f28:	4633      	mov	r3, r6
 8000f2a:	4620      	mov	r0, r4
 8000f2c:	f7ff fd18 	bl	8000960 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000f30:	4602      	mov	r2, r0
 8000f32:	2800      	cmp	r0, #0
 8000f34:	d1e9      	bne.n	8000f0a <HAL_I2C_Master_Receive+0x152>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000f36:	6823      	ldr	r3, [r4, #0]
 8000f38:	9007      	str	r0, [sp, #28]
 8000f3a:	6959      	ldr	r1, [r3, #20]
 8000f3c:	9107      	str	r1, [sp, #28]
 8000f3e:	6999      	ldr	r1, [r3, #24]
 8000f40:	9107      	str	r1, [sp, #28]
 8000f42:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8000f44:	6819      	ldr	r1, [r3, #0]
 8000f46:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8000f4a:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	9600      	str	r6, [sp, #0]
 8000f50:	463b      	mov	r3, r7
 8000f52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000f56:	f7ff fd43 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	d1d6      	bne.n	8000f0c <HAL_I2C_Master_Receive+0x154>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8000f5e:	6822      	ldr	r2, [r4, #0]
 8000f60:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8000f64:	6113      	str	r3, [r2, #16]
 8000f66:	e78f      	b.n	8000e88 <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 8000f68:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 8000f6c:	2503      	movs	r5, #3
 8000f6e:	e733      	b.n	8000dd8 <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000f70:	9503      	str	r5, [sp, #12]
 8000f72:	695a      	ldr	r2, [r3, #20]
 8000f74:	9203      	str	r2, [sp, #12]
 8000f76:	699a      	ldr	r2, [r3, #24]
 8000f78:	9203      	str	r2, [sp, #12]
 8000f7a:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f82:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000f84:	2320      	movs	r3, #32
 8000f86:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8000f90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8000f94:	e720      	b.n	8000dd8 <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 8000f96:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000f98:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 8000f9a:	d10d      	bne.n	8000fb8 <HAL_I2C_Master_Receive+0x200>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8000f9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000fa0:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000fa8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000faa:	9505      	str	r5, [sp, #20]
 8000fac:	695a      	ldr	r2, [r3, #20]
 8000fae:	9205      	str	r2, [sp, #20]
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	9305      	str	r3, [sp, #20]
 8000fb4:	9b05      	ldr	r3, [sp, #20]
 8000fb6:	e784      	b.n	8000ec2 <HAL_I2C_Master_Receive+0x10a>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8000fb8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fbc:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000fbe:	9506      	str	r5, [sp, #24]
 8000fc0:	695a      	ldr	r2, [r3, #20]
 8000fc2:	9206      	str	r2, [sp, #24]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	9306      	str	r3, [sp, #24]
 8000fc8:	9b06      	ldr	r3, [sp, #24]
 8000fca:	e77a      	b.n	8000ec2 <HAL_I2C_Master_Receive+0x10a>
        else if(hi2c->XferSize == 2U)
 8000fcc:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000fce:	9600      	str	r6, [sp, #0]
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	4641      	mov	r1, r8
 8000fd8:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8000fda:	d122      	bne.n	8001022 <HAL_I2C_Master_Receive+0x26a>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8000fdc:	f7ff fd00 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8000fe0:	2800      	cmp	r0, #0
 8000fe2:	d1c3      	bne.n	8000f6c <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8000fe4:	6823      	ldr	r3, [r4, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fec:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8000fee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	1c51      	adds	r1, r2, #1
 8000ff4:	6261      	str	r1, [r4, #36]	; 0x24
 8000ff6:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8000ff8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8000ffe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001000:	3b01      	subs	r3, #1
 8001002:	b29b      	uxth	r3, r3
 8001004:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001006:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001008:	1c5a      	adds	r2, r3, #1
 800100a:	6262      	str	r2, [r4, #36]	; 0x24
 800100c:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800100e:	6912      	ldr	r2, [r2, #16]
 8001010:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001012:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001014:	3b01      	subs	r3, #1
 8001016:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001018:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800101a:	3b01      	subs	r3, #1
 800101c:	b29b      	uxth	r3, r3
 800101e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001020:	e751      	b.n	8000ec6 <HAL_I2C_Master_Receive+0x10e>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001022:	f7ff fcdd 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8001026:	4602      	mov	r2, r0
 8001028:	2800      	cmp	r0, #0
 800102a:	d19f      	bne.n	8000f6c <HAL_I2C_Master_Receive+0x1b4>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800102c:	6823      	ldr	r3, [r4, #0]
 800102e:	6819      	ldr	r1, [r3, #0]
 8001030:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8001034:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001036:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001038:	691b      	ldr	r3, [r3, #16]
 800103a:	1c48      	adds	r0, r1, #1
 800103c:	6260      	str	r0, [r4, #36]	; 0x24
 800103e:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 8001040:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001042:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8001044:	3b01      	subs	r3, #1
 8001046:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001048:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800104a:	3b01      	subs	r3, #1
 800104c:	b29b      	uxth	r3, r3
 800104e:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001050:	4641      	mov	r1, r8
 8001052:	463b      	mov	r3, r7
 8001054:	4620      	mov	r0, r4
 8001056:	e7c1      	b.n	8000fdc <HAL_I2C_Master_Receive+0x224>
 8001058:	00100002 	.word	0x00100002
 800105c:	00010002 	.word	0x00010002
 8001060:	00010008 	.word	0x00010008
 8001064:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001068:	4632      	mov	r2, r6
 800106a:	4639      	mov	r1, r7
 800106c:	4620      	mov	r0, r4
 800106e:	f7ff fd0b 	bl	8000a88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001072:	2800      	cmp	r0, #0
 8001074:	f47f af37 	bne.w	8000ee6 <HAL_I2C_Master_Receive+0x12e>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001078:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800107a:	1c5a      	adds	r2, r3, #1
 800107c:	6262      	str	r2, [r4, #36]	; 0x24
 800107e:	6822      	ldr	r2, [r4, #0]
 8001080:	6912      	ldr	r2, [r2, #16]
 8001082:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001084:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001086:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8001088:	3b01      	subs	r3, #1
 800108a:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 800108c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800108e:	3b01      	subs	r3, #1
 8001090:	b29b      	uxth	r3, r3
 8001092:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001094:	6953      	ldr	r3, [r2, #20]
 8001096:	075b      	lsls	r3, r3, #29
 8001098:	f57f af15 	bpl.w	8000ec6 <HAL_I2C_Master_Receive+0x10e>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800109c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800109e:	1c59      	adds	r1, r3, #1
 80010a0:	6261      	str	r1, [r4, #36]	; 0x24
 80010a2:	e7b4      	b.n	800100e <HAL_I2C_Master_Receive+0x256>

080010a4 <HAL_I2C_IsDeviceReady>:
{
 80010a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010a8:	4604      	mov	r4, r0
 80010aa:	b085      	sub	sp, #20
 80010ac:	4698      	mov	r8, r3
 80010ae:	4689      	mov	r9, r1
 80010b0:	4692      	mov	sl, r2
  tickstart = HAL_GetTick();
 80010b2:	f7ff fabf 	bl	8000634 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80010b6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80010ba:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 80010bc:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80010be:	d003      	beq.n	80010c8 <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 80010c0:	2002      	movs	r0, #2
}
 80010c2:	b005      	add	sp, #20
 80010c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80010c8:	9000      	str	r0, [sp, #0]
 80010ca:	2319      	movs	r3, #25
 80010cc:	2201      	movs	r2, #1
 80010ce:	494a      	ldr	r1, [pc, #296]	; (80011f8 <HAL_I2C_IsDeviceReady+0x154>)
 80010d0:	4620      	mov	r0, r4
 80010d2:	f7ff fc85 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 80010d6:	2800      	cmp	r0, #0
 80010d8:	d1f2      	bne.n	80010c0 <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 80010da:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d0ee      	beq.n	80010c0 <HAL_I2C_IsDeviceReady+0x1c>
 80010e2:	2301      	movs	r3, #1
 80010e4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80010e8:	6823      	ldr	r3, [r4, #0]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80010ea:	f8df b10c 	ldr.w	fp, [pc, #268]	; 80011f8 <HAL_I2C_IsDeviceReady+0x154>
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80010f2:	bf5e      	ittt	pl
 80010f4:	681a      	ldrpl	r2, [r3, #0]
 80010f6:	f042 0201 	orrpl.w	r2, r2, #1
 80010fa:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80010fc:	681a      	ldr	r2, [r3, #0]
 80010fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001102:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001104:	2324      	movs	r3, #36	; 0x24
 8001106:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800110a:	2500      	movs	r5, #0
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800110c:	4b3b      	ldr	r3, [pc, #236]	; (80011fc <HAL_I2C_IsDeviceReady+0x158>)
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800110e:	6425      	str	r5, [r4, #64]	; 0x40
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001110:	f009 09fe 	and.w	r9, r9, #254	; 0xfe
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001114:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001116:	6822      	ldr	r2, [r4, #0]
 8001118:	6813      	ldr	r3, [r2, #0]
 800111a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800111e:	6013      	str	r3, [r2, #0]
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001120:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001124:	9600      	str	r6, [sp, #0]
 8001126:	4643      	mov	r3, r8
 8001128:	2200      	movs	r2, #0
 800112a:	4620      	mov	r0, r4
 800112c:	f7ff fc58 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8001130:	b108      	cbz	r0, 8001136 <HAL_I2C_IsDeviceReady+0x92>
        return HAL_TIMEOUT;
 8001132:	2003      	movs	r0, #3
 8001134:	e7c5      	b.n	80010c2 <HAL_I2C_IsDeviceReady+0x1e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001136:	6823      	ldr	r3, [r4, #0]
 8001138:	f8c3 9010 	str.w	r9, [r3, #16]
      tickstart = HAL_GetTick();
 800113c:	f7ff fa7a 	bl	8000634 <HAL_GetTick>
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001140:	6823      	ldr	r3, [r4, #0]
 8001142:	6959      	ldr	r1, [r3, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001144:	695a      	ldr	r2, [r3, #20]
      tmp3 = hi2c->State;
 8001146:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
      tickstart = HAL_GetTick();
 800114a:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800114c:	f3c1 0140 	ubfx	r1, r1, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001150:	f3c2 2280 	ubfx	r2, r2, #10, #1
      tmp3 = hi2c->State;
 8001154:	b2db      	uxtb	r3, r3
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001156:	27a0      	movs	r7, #160	; 0xa0
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 8001158:	b911      	cbnz	r1, 8001160 <HAL_I2C_IsDeviceReady+0xbc>
 800115a:	b90a      	cbnz	r2, 8001160 <HAL_I2C_IsDeviceReady+0xbc>
 800115c:	2ba0      	cmp	r3, #160	; 0xa0
 800115e:	d120      	bne.n	80011a2 <HAL_I2C_IsDeviceReady+0xfe>
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001160:	6823      	ldr	r3, [r4, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8001162:	2720      	movs	r7, #32
 8001164:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001168:	695a      	ldr	r2, [r3, #20]
 800116a:	f012 0f02 	tst.w	r2, #2
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001174:	601a      	str	r2, [r3, #0]
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001176:	d02a      	beq.n	80011ce <HAL_I2C_IsDeviceReady+0x12a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001178:	2200      	movs	r2, #0
 800117a:	9203      	str	r2, [sp, #12]
 800117c:	695a      	ldr	r2, [r3, #20]
 800117e:	9203      	str	r2, [sp, #12]
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	9303      	str	r3, [sp, #12]
 8001184:	9b03      	ldr	r3, [sp, #12]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001186:	9600      	str	r6, [sp, #0]
 8001188:	2319      	movs	r3, #25
 800118a:	2201      	movs	r2, #1
 800118c:	491a      	ldr	r1, [pc, #104]	; (80011f8 <HAL_I2C_IsDeviceReady+0x154>)
 800118e:	4620      	mov	r0, r4
 8001190:	f7ff fc26 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 8001194:	2800      	cmp	r0, #0
 8001196:	d1cc      	bne.n	8001132 <HAL_I2C_IsDeviceReady+0x8e>
        hi2c->State = HAL_I2C_STATE_READY;
 8001198:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 800119c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        return HAL_OK;
 80011a0:	e78f      	b.n	80010c2 <HAL_I2C_IsDeviceReady+0x1e>
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80011a2:	f1b8 0f00 	cmp.w	r8, #0
 80011a6:	d10c      	bne.n	80011c2 <HAL_I2C_IsDeviceReady+0x11e>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80011a8:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80011ac:	6823      	ldr	r3, [r4, #0]
 80011ae:	6959      	ldr	r1, [r3, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80011b0:	695a      	ldr	r2, [r3, #20]
        tmp3 = hi2c->State;
 80011b2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80011b6:	f3c1 0140 	ubfx	r1, r1, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80011ba:	f3c2 2280 	ubfx	r2, r2, #10, #1
        tmp3 = hi2c->State;
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	e7ca      	b.n	8001158 <HAL_I2C_IsDeviceReady+0xb4>
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80011c2:	f7ff fa37 	bl	8000634 <HAL_GetTick>
 80011c6:	1b80      	subs	r0, r0, r6
 80011c8:	4580      	cmp	r8, r0
 80011ca:	d3ed      	bcc.n	80011a8 <HAL_I2C_IsDeviceReady+0x104>
 80011cc:	e7ee      	b.n	80011ac <HAL_I2C_IsDeviceReady+0x108>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80011ce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80011d2:	615a      	str	r2, [r3, #20]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80011d4:	4659      	mov	r1, fp
 80011d6:	9600      	str	r6, [sp, #0]
 80011d8:	2319      	movs	r3, #25
 80011da:	2201      	movs	r2, #1
 80011dc:	4620      	mov	r0, r4
 80011de:	f7ff fbff 	bl	80009e0 <I2C_WaitOnFlagUntilTimeout>
 80011e2:	2800      	cmp	r0, #0
 80011e4:	d1a5      	bne.n	8001132 <HAL_I2C_IsDeviceReady+0x8e>
 80011e6:	3501      	adds	r5, #1
    }while(I2C_Trials++ < Trials);
 80011e8:	45aa      	cmp	sl, r5
 80011ea:	d894      	bhi.n	8001116 <HAL_I2C_IsDeviceReady+0x72>
    __HAL_UNLOCK(hi2c);
 80011ec:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 80011f0:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
    return HAL_ERROR;
 80011f4:	2001      	movs	r0, #1
 80011f6:	e764      	b.n	80010c2 <HAL_I2C_IsDeviceReady+0x1e>
 80011f8:	00100002 	.word	0x00100002
 80011fc:	ffff0000 	.word	0xffff0000

08001200 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8001200:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001202:	4606      	mov	r6, r0
{ 
 8001204:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 8001206:	2800      	cmp	r0, #0
 8001208:	d064      	beq.n	80012d4 <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 800120a:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 800120c:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 800120e:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 8001212:	f003 f917 	bl	8004444 <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 8001216:	f854 0b10 	ldr.w	r0, [r4], #16
 800121a:	f001 f9b5 	bl	8002588 <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 800121e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001220:	466d      	mov	r5, sp
 8001222:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001224:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001226:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001228:	e894 0003 	ldmia.w	r4, {r0, r1}
 800122c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001230:	1d37      	adds	r7, r6, #4
 8001232:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001236:	6830      	ldr	r0, [r6, #0]
 8001238:	f001 f966 	bl	8002508 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 800123c:	2100      	movs	r1, #0
 800123e:	6830      	ldr	r0, [r6, #0]
 8001240:	f001 f9a8 	bl	8002594 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 8001244:	2100      	movs	r1, #0
 8001246:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 8001248:	4632      	mov	r2, r6
 800124a:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 800124e:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001250:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 8001252:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 8001256:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 8001258:	3101      	adds	r1, #1
 800125a:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 800125c:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001260:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 8001264:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 8001266:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 8001268:	64d0      	str	r0, [r2, #76]	; 0x4c
 800126a:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 800126e:	d1f0      	bne.n	8001252 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 8001270:	2200      	movs	r2, #0
 8001272:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 8001276:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 8001278:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 800127c:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 8001280:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 8001282:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 8001286:	3201      	adds	r2, #1
 8001288:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 800128a:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800128e:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 8001292:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8001296:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 800129a:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 800129e:	6041      	str	r1, [r0, #4]
 80012a0:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 80012a4:	d1e8      	bne.n	8001278 <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 80012a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012a8:	466d      	mov	r5, sp
 80012aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012b0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012b4:	e885 0003 	stmia.w	r5, {r0, r1}
 80012b8:	4670      	mov	r0, lr
 80012ba:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80012be:	f001 f981 	bl	80025c4 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 80012c2:	2301      	movs	r3, #1
 80012c4:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 80012c8:	6830      	ldr	r0, [r6, #0]
 80012ca:	f001 fc9e 	bl	8002c0a <USB_DevDisconnect>
 return HAL_OK;
 80012ce:	2000      	movs	r0, #0
}
 80012d0:	b00b      	add	sp, #44	; 0x2c
 80012d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80012d4:	2001      	movs	r0, #1
 80012d6:	e7fb      	b.n	80012d0 <HAL_PCD_Init+0xd0>

080012d8 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 80012d8:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80012dc:	2b01      	cmp	r3, #1
{ 
 80012de:	b510      	push	{r4, lr}
 80012e0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80012e2:	d00c      	beq.n	80012fe <HAL_PCD_Start+0x26>
 80012e4:	2301      	movs	r3, #1
 80012e6:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);  
 80012ea:	6800      	ldr	r0, [r0, #0]
 80012ec:	f001 fc81 	bl	8002bf2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80012f0:	6820      	ldr	r0, [r4, #0]
 80012f2:	f001 f943 	bl	800257c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 80012f6:	2000      	movs	r0, #0
 80012f8:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 80012fc:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 80012fe:	2002      	movs	r0, #2
}
 8001300:	bd10      	pop	{r4, pc}
	...

08001304 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001308:	f8d0 9000 	ldr.w	r9, [r0]
{
 800130c:	b087      	sub	sp, #28
 800130e:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000U;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001310:	4648      	mov	r0, r9
 8001312:	f001 fcb4 	bl	8002c7e <USB_GetMode>
 8001316:	9002      	str	r0, [sp, #8]
 8001318:	2800      	cmp	r0, #0
 800131a:	f040 812e 	bne.w	800157a <HAL_PCD_IRQHandler+0x276>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 800131e:	6820      	ldr	r0, [r4, #0]
 8001320:	f001 fc7f 	bl	8002c22 <USB_ReadInterrupts>
 8001324:	2800      	cmp	r0, #0
 8001326:	f000 8128 	beq.w	800157a <HAL_PCD_IRQHandler+0x276>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800132a:	6820      	ldr	r0, [r4, #0]
 800132c:	f001 fc79 	bl	8002c22 <USB_ReadInterrupts>
 8001330:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001332:	bf48      	it	mi
 8001334:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001336:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001338:	bf42      	ittt	mi
 800133a:	6953      	ldrmi	r3, [r2, #20]
 800133c:	f003 0302 	andmi.w	r3, r3, #2
 8001340:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001342:	f001 fc6e 	bl	8002c22 <USB_ReadInterrupts>
 8001346:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 800134a:	d00a      	beq.n	8001362 <HAL_PCD_IRQHandler+0x5e>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800134c:	6820      	ldr	r0, [r4, #0]
 800134e:	f001 fc6c 	bl	8002c2a <USB_ReadDevAllOutEpInterrupt>
 8001352:	f509 6630 	add.w	r6, r9, #2816	; 0xb00
 8001356:	4607      	mov	r7, r0
 8001358:	46a2      	mov	sl, r4
      epnum = 0U;
 800135a:	2500      	movs	r5, #0
      
      while ( ep_intr )
 800135c:	2f00      	cmp	r7, #0
 800135e:	f040 810f 	bne.w	8001580 <HAL_PCD_IRQHandler+0x27c>
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001362:	6820      	ldr	r0, [r4, #0]
 8001364:	f001 fc5d 	bl	8002c22 <USB_ReadInterrupts>
 8001368:	0341      	lsls	r1, r0, #13
 800136a:	d50b      	bpl.n	8001384 <HAL_PCD_IRQHandler+0x80>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800136c:	6820      	ldr	r0, [r4, #0]
 800136e:	f001 fc64 	bl	8002c3a <USB_ReadDevAllInEpInterrupt>
 8001372:	4626      	mov	r6, r4
 8001374:	9003      	str	r0, [sp, #12]
 8001376:	f509 6810 	add.w	r8, r9, #2304	; 0x900
      
      epnum = 0U;
 800137a:	2500      	movs	r5, #0
      
      while ( ep_intr )
 800137c:	9b03      	ldr	r3, [sp, #12]
 800137e:	2b00      	cmp	r3, #0
 8001380:	f040 813f 	bne.w	8001602 <HAL_PCD_IRQHandler+0x2fe>
        ep_intr >>= 1U;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001384:	6820      	ldr	r0, [r4, #0]
 8001386:	f001 fc4c 	bl	8002c22 <USB_ReadInterrupts>
 800138a:	2800      	cmp	r0, #0
 800138c:	da0d      	bge.n	80013aa <HAL_PCD_IRQHandler+0xa6>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800138e:	f8d9 3804 	ldr.w	r3, [r9, #2052]	; 0x804
 8001392:	f023 0301 	bic.w	r3, r3, #1
 8001396:	f8c9 3804 	str.w	r3, [r9, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800139a:	4620      	mov	r0, r4
 800139c:	f003 f8c8 	bl	8004530 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80013a0:	6822      	ldr	r2, [r4, #0]
 80013a2:	6953      	ldr	r3, [r2, #20]
 80013a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80013a8:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80013aa:	6820      	ldr	r0, [r4, #0]
 80013ac:	f001 fc39 	bl	8002c22 <USB_ReadInterrupts>
 80013b0:	0506      	lsls	r6, r0, #20
 80013b2:	d50b      	bpl.n	80013cc <HAL_PCD_IRQHandler+0xc8>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80013b4:	f8d9 3808 	ldr.w	r3, [r9, #2056]	; 0x808
 80013b8:	07d8      	lsls	r0, r3, #31
 80013ba:	d502      	bpl.n	80013c2 <HAL_PCD_IRQHandler+0xbe>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 80013bc:	4620      	mov	r0, r4
 80013be:	f003 f89f 	bl	8004500 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80013c2:	6822      	ldr	r2, [r4, #0]
 80013c4:	6953      	ldr	r3, [r2, #20]
 80013c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013ca:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80013cc:	6820      	ldr	r0, [r4, #0]
 80013ce:	f001 fc28 	bl	8002c22 <USB_ReadInterrupts>
 80013d2:	04c1      	lsls	r1, r0, #19
 80013d4:	d537      	bpl.n	8001446 <HAL_PCD_IRQHandler+0x142>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80013d6:	f509 6600 	add.w	r6, r9, #2048	; 0x800
 80013da:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 80013dc:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 80013de:	f023 0301 	bic.w	r3, r3, #1
 80013e2:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 80013e4:	2110      	movs	r1, #16
 80013e6:	f001 f989 	bl	80026fc <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013ea:	6861      	ldr	r1, [r4, #4]
 80013ec:	f509 6310 	add.w	r3, r9, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 80013f0:	22ff      	movs	r2, #255	; 0xff
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013f2:	9802      	ldr	r0, [sp, #8]
 80013f4:	4288      	cmp	r0, r1
 80013f6:	f040 8192 	bne.w	800171e <HAL_PCD_IRQHandler+0x41a>
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 80013fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013fe:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001400:	69f3      	ldr	r3, [r6, #28]
 8001402:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001406:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 8001408:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800140a:	2b00      	cmp	r3, #0
 800140c:	f000 818f 	beq.w	800172e <HAL_PCD_IRQHandler+0x42a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 8001410:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 8001414:	f043 030b 	orr.w	r3, r3, #11
 8001418:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 800141c:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800141e:	f043 030b 	orr.w	r3, r3, #11
 8001422:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001424:	f8d9 3800 	ldr.w	r3, [r9, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001428:	7c21      	ldrb	r1, [r4, #16]
 800142a:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800142c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001430:	f8c9 3800 	str.w	r3, [r9, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001434:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8001438:	f001 fc40 	bl	8002cbc <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800143c:	6822      	ldr	r2, [r4, #0]
 800143e:	6953      	ldr	r3, [r2, #20]
 8001440:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001444:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001446:	6820      	ldr	r0, [r4, #0]
 8001448:	f001 fbeb 	bl	8002c22 <USB_ReadInterrupts>
 800144c:	0482      	lsls	r2, r0, #18
 800144e:	d51d      	bpl.n	800148c <HAL_PCD_IRQHandler+0x188>
    {
      USB_ActivateSetup(hpcd->Instance);
 8001450:	6820      	ldr	r0, [r4, #0]
 8001452:	f001 fc18 	bl	8002c86 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8001456:	6820      	ldr	r0, [r4, #0]
 8001458:	68c3      	ldr	r3, [r0, #12]
 800145a:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 800145e:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 8001460:	f001 f975 	bl	800274e <USB_GetDevSpeed>
 8001464:	2800      	cmp	r0, #0
 8001466:	f040 816b 	bne.w	8001740 <HAL_PCD_IRQHandler+0x43c>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 800146a:	6822      	ldr	r2, [r4, #0]
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 800146c:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800146e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001472:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8001474:	68d3      	ldr	r3, [r2, #12]
 8001476:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 800147a:	60d3      	str	r3, [r2, #12]
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 800147c:	4620      	mov	r0, r4
 800147e:	f003 f82e 	bl	80044de <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001482:	6822      	ldr	r2, [r4, #0]
 8001484:	6953      	ldr	r3, [r2, #20]
 8001486:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800148a:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800148c:	6820      	ldr	r0, [r4, #0]
 800148e:	f001 fbc8 	bl	8002c22 <USB_ReadInterrupts>
 8001492:	06c3      	lsls	r3, r0, #27
 8001494:	d52b      	bpl.n	80014ee <HAL_PCD_IRQHandler+0x1ea>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001496:	6822      	ldr	r2, [r4, #0]
 8001498:	6993      	ldr	r3, [r2, #24]
 800149a:	f023 0310 	bic.w	r3, r3, #16
 800149e:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 80014a0:	f8d9 6020 	ldr.w	r6, [r9, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 80014a4:	f3c6 4343 	ubfx	r3, r6, #17, #4
 80014a8:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80014aa:	f006 080f 	and.w	r8, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 80014ae:	f040 81a8 	bne.w	8001802 <HAL_PCD_IRQHandler+0x4fe>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80014b2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80014b6:	421e      	tst	r6, r3
 80014b8:	d014      	beq.n	80014e4 <HAL_PCD_IRQHandler+0x1e0>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 80014ba:	271c      	movs	r7, #28
 80014bc:	fb07 4708 	mla	r7, r7, r8, r4
 80014c0:	f3c6 160a 	ubfx	r6, r6, #4, #11
 80014c4:	4632      	mov	r2, r6
 80014c6:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 80014ca:	4648      	mov	r0, r9
 80014cc:	f001 fb3b 	bl	8002b46 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80014d0:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 80014d4:	4433      	add	r3, r6
 80014d6:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 80014da:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80014de:	441e      	add	r6, r3
 80014e0:	f8c7 6210 	str.w	r6, [r7, #528]	; 0x210
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80014e4:	6822      	ldr	r2, [r4, #0]
 80014e6:	6993      	ldr	r3, [r2, #24]
 80014e8:	f043 0310 	orr.w	r3, r3, #16
 80014ec:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80014ee:	6820      	ldr	r0, [r4, #0]
 80014f0:	f001 fb97 	bl	8002c22 <USB_ReadInterrupts>
 80014f4:	0707      	lsls	r7, r0, #28
 80014f6:	d507      	bpl.n	8001508 <HAL_PCD_IRQHandler+0x204>
    {
      HAL_PCD_SOFCallback(hpcd);
 80014f8:	4620      	mov	r0, r4
 80014fa:	f002 ffec 	bl	80044d6 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80014fe:	6822      	ldr	r2, [r4, #0]
 8001500:	6953      	ldr	r3, [r2, #20]
 8001502:	f003 0308 	and.w	r3, r3, #8
 8001506:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001508:	6820      	ldr	r0, [r4, #0]
 800150a:	f001 fb8a 	bl	8002c22 <USB_ReadInterrupts>
 800150e:	02c6      	lsls	r6, r0, #11
 8001510:	d508      	bpl.n	8001524 <HAL_PCD_IRQHandler+0x220>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8001512:	b2e9      	uxtb	r1, r5
 8001514:	4620      	mov	r0, r4
 8001516:	f003 f813 	bl	8004540 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800151a:	6822      	ldr	r2, [r4, #0]
 800151c:	6953      	ldr	r3, [r2, #20]
 800151e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001522:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001524:	6820      	ldr	r0, [r4, #0]
 8001526:	f001 fb7c 	bl	8002c22 <USB_ReadInterrupts>
 800152a:	0280      	lsls	r0, r0, #10
 800152c:	d508      	bpl.n	8001540 <HAL_PCD_IRQHandler+0x23c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 800152e:	b2e9      	uxtb	r1, r5
 8001530:	4620      	mov	r0, r4
 8001532:	f003 f801 	bl	8004538 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001536:	6822      	ldr	r2, [r4, #0]
 8001538:	6953      	ldr	r3, [r2, #20]
 800153a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800153e:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001540:	6820      	ldr	r0, [r4, #0]
 8001542:	f001 fb6e 	bl	8002c22 <USB_ReadInterrupts>
 8001546:	0041      	lsls	r1, r0, #1
 8001548:	d507      	bpl.n	800155a <HAL_PCD_IRQHandler+0x256>
    {
      HAL_PCD_ConnectCallback(hpcd);
 800154a:	4620      	mov	r0, r4
 800154c:	f002 fffc 	bl	8004548 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001550:	6822      	ldr	r2, [r4, #0]
 8001552:	6953      	ldr	r3, [r2, #20]
 8001554:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001558:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800155a:	6820      	ldr	r0, [r4, #0]
 800155c:	f001 fb61 	bl	8002c22 <USB_ReadInterrupts>
 8001560:	0742      	lsls	r2, r0, #29
 8001562:	d50a      	bpl.n	800157a <HAL_PCD_IRQHandler+0x276>
    {
      temp = hpcd->Instance->GOTGINT;
 8001564:	6823      	ldr	r3, [r4, #0]
 8001566:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001568:	076b      	lsls	r3, r5, #29
 800156a:	d502      	bpl.n	8001572 <HAL_PCD_IRQHandler+0x26e>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 800156c:	4620      	mov	r0, r4
 800156e:	f002 ffef 	bl	8004550 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8001572:	6823      	ldr	r3, [r4, #0]
 8001574:	685a      	ldr	r2, [r3, #4]
 8001576:	4315      	orrs	r5, r2
 8001578:	605d      	str	r5, [r3, #4]
    }
  }
}
 800157a:	b007      	add	sp, #28
 800157c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1U)
 8001580:	07f8      	lsls	r0, r7, #31
 8001582:	d538      	bpl.n	80015f6 <HAL_PCD_IRQHandler+0x2f2>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8001584:	fa5f fb85 	uxtb.w	fp, r5
 8001588:	4659      	mov	r1, fp
 800158a:	6820      	ldr	r0, [r4, #0]
 800158c:	f001 fb5d 	bl	8002c4a <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001590:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8001594:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001596:	d021      	beq.n	80015dc <HAL_PCD_IRQHandler+0x2d8>
            if(hpcd->Init.dma_enable == 1U)
 8001598:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800159a:	2301      	movs	r3, #1
            if(hpcd->Init.dma_enable == 1U)
 800159c:	4299      	cmp	r1, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800159e:	60b3      	str	r3, [r6, #8]
            if(hpcd->Init.dma_enable == 1U)
 80015a0:	d10c      	bne.n	80015bc <HAL_PCD_IRQHandler+0x2b8>
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 80015a2:	6931      	ldr	r1, [r6, #16]
 80015a4:	f8da 0200 	ldr.w	r0, [sl, #512]	; 0x200
 80015a8:	f3c1 0112 	ubfx	r1, r1, #0, #19
 80015ac:	1a41      	subs	r1, r0, r1
 80015ae:	f8ca 1210 	str.w	r1, [sl, #528]	; 0x210
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 80015b2:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
 80015b6:	4408      	add	r0, r1
 80015b8:	f8ca 0204 	str.w	r0, [sl, #516]	; 0x204
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 80015bc:	4659      	mov	r1, fp
 80015be:	4620      	mov	r0, r4
 80015c0:	f002 ff78 	bl	80044b4 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 80015c4:	6921      	ldr	r1, [r4, #16]
 80015c6:	2901      	cmp	r1, #1
 80015c8:	d108      	bne.n	80015dc <HAL_PCD_IRQHandler+0x2d8>
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80015ca:	b93d      	cbnz	r5, 80015dc <HAL_PCD_IRQHandler+0x2d8>
 80015cc:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 80015d0:	b922      	cbnz	r2, 80015dc <HAL_PCD_IRQHandler+0x2d8>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80015d2:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80015d6:	6820      	ldr	r0, [r4, #0]
 80015d8:	f001 fb70 	bl	8002cbc <USB_EP0_OutStart>
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80015dc:	f018 0f08 	tst.w	r8, #8
 80015e0:	d004      	beq.n	80015ec <HAL_PCD_IRQHandler+0x2e8>
            HAL_PCD_SetupStageCallback(hpcd);
 80015e2:	4620      	mov	r0, r4
 80015e4:	f002 ff60 	bl	80044a8 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80015e8:	2308      	movs	r3, #8
 80015ea:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80015ec:	f018 0f10 	tst.w	r8, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80015f0:	bf1c      	itt	ne
 80015f2:	2310      	movne	r3, #16
 80015f4:	60b3      	strne	r3, [r6, #8]
        epnum++;
 80015f6:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 80015f8:	087f      	lsrs	r7, r7, #1
 80015fa:	3620      	adds	r6, #32
 80015fc:	f10a 0a1c 	add.w	sl, sl, #28
 8001600:	e6ac      	b.n	800135c <HAL_PCD_IRQHandler+0x58>
        if (ep_intr & 0x1U) /* In ITR */
 8001602:	9b03      	ldr	r3, [sp, #12]
 8001604:	07da      	lsls	r2, r3, #31
 8001606:	d558      	bpl.n	80016ba <HAL_PCD_IRQHandler+0x3b6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8001608:	fa5f fb85 	uxtb.w	fp, r5
 800160c:	4659      	mov	r1, fp
 800160e:	6820      	ldr	r0, [r4, #0]
 8001610:	f001 fb25 	bl	8002c5e <USB_ReadDevInEPInterrupt>
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001614:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8001616:	4607      	mov	r7, r0
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001618:	d520      	bpl.n	800165c <HAL_PCD_IRQHandler+0x358>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800161a:	f8d9 3834 	ldr.w	r3, [r9, #2100]	; 0x834
            fifoemptymsk = 0x1U << epnum;
 800161e:	2101      	movs	r1, #1
 8001620:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001622:	ea23 0301 	bic.w	r3, r3, r1
 8001626:	f8c9 3834 	str.w	r3, [r9, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800162a:	2301      	movs	r3, #1
 800162c:	f8c8 3008 	str.w	r3, [r8, #8]
            if (hpcd->Init.dma_enable == 1U)
 8001630:	6923      	ldr	r3, [r4, #16]
 8001632:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8001634:	bf01      	itttt	eq
 8001636:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 8001638:	6c32      	ldreq	r2, [r6, #64]	; 0x40
 800163a:	189b      	addeq	r3, r3, r2
 800163c:	6473      	streq	r3, [r6, #68]	; 0x44
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 800163e:	4659      	mov	r1, fp
 8001640:	4620      	mov	r0, r4
 8001642:	f002 ff40 	bl	80044c6 <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 8001646:	6921      	ldr	r1, [r4, #16]
 8001648:	2901      	cmp	r1, #1
 800164a:	d107      	bne.n	800165c <HAL_PCD_IRQHandler+0x358>
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800164c:	b935      	cbnz	r5, 800165c <HAL_PCD_IRQHandler+0x358>
 800164e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001650:	b923      	cbnz	r3, 800165c <HAL_PCD_IRQHandler+0x358>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001652:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8001656:	6820      	ldr	r0, [r4, #0]
 8001658:	f001 fb30 	bl	8002cbc <USB_EP0_OutStart>
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800165c:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800165e:	bf44      	itt	mi
 8001660:	2308      	movmi	r3, #8
 8001662:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001666:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001668:	bf44      	itt	mi
 800166a:	2310      	movmi	r3, #16
 800166c:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001670:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001672:	bf44      	itt	mi
 8001674:	2340      	movmi	r3, #64	; 0x40
 8001676:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800167a:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800167c:	bf44      	itt	mi
 800167e:	2302      	movmi	r3, #2
 8001680:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001684:	063f      	lsls	r7, r7, #24
 8001686:	d518      	bpl.n	80016ba <HAL_PCD_IRQHandler+0x3b6>
  * @param  epnum  endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8001688:	6823      	ldr	r3, [r4, #0]
 800168a:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 800168c:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 800168e:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8001690:	1aff      	subs	r7, r7, r3
 8001692:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8001694:	429f      	cmp	r7, r3
 8001696:	bf28      	it	cs
 8001698:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 800169a:	9b04      	ldr	r3, [sp, #16]
 800169c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 80016a0:	f107 0a03 	add.w	sl, r7, #3
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 80016a4:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  len32b = (len + 3U) / 4U;
 80016a8:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 80016ac:	9305      	str	r3, [sp, #20]
 80016ae:	9b05      	ldr	r3, [sp, #20]
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	4553      	cmp	r3, sl
 80016b6:	d808      	bhi.n	80016ca <HAL_PCD_IRQHandler+0x3c6>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 80016b8:	b32f      	cbz	r7, 8001706 <HAL_PCD_IRQHandler+0x402>
        ep_intr >>= 1U;
 80016ba:	9b03      	ldr	r3, [sp, #12]
 80016bc:	085b      	lsrs	r3, r3, #1
        epnum++;
 80016be:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 80016c0:	9303      	str	r3, [sp, #12]
 80016c2:	361c      	adds	r6, #28
 80016c4:	f108 0820 	add.w	r8, r8, #32
 80016c8:	e658      	b.n	800137c <HAL_PCD_IRQHandler+0x78>
          (ep->xfer_count < ep->xfer_len) &&
 80016ca:	6d32      	ldr	r2, [r6, #80]	; 0x50
 80016cc:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d9f2      	bls.n	80016b8 <HAL_PCD_IRQHandler+0x3b4>
          (ep->xfer_count < ep->xfer_len) &&
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_PCD_IRQHandler+0x3b4>
 80016d6:	6c37      	ldr	r7, [r6, #64]	; 0x40
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 80016d8:	9804      	ldr	r0, [sp, #16]
    len = ep->xfer_len - ep->xfer_count;
 80016da:	1a9b      	subs	r3, r3, r2
 80016dc:	429f      	cmp	r7, r3
 80016de:	bf28      	it	cs
 80016e0:	461f      	movcs	r7, r3
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 80016e2:	7c23      	ldrb	r3, [r4, #16]
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	465a      	mov	r2, fp
 80016e8:	b2bb      	uxth	r3, r7
 80016ea:	6c71      	ldr	r1, [r6, #68]	; 0x44
 80016ec:	f001 fa17 	bl	8002b1e <USB_WritePacket>
    ep->xfer_buff  += len;
 80016f0:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80016f2:	443b      	add	r3, r7
 80016f4:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 80016f6:	6d33      	ldr	r3, [r6, #80]	; 0x50
    len32b = (len + 3U) / 4U;
 80016f8:	f107 0a03 	add.w	sl, r7, #3
    ep->xfer_count += len;
 80016fc:	443b      	add	r3, r7
    len32b = (len + 3U) / 4U;
 80016fe:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
    ep->xfer_count += len;
 8001702:	6533      	str	r3, [r6, #80]	; 0x50
 8001704:	e7d3      	b.n	80016ae <HAL_PCD_IRQHandler+0x3aa>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001706:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = 0x1U << epnum;
 8001708:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800170a:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 800170e:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1U << epnum;
 8001712:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001714:	ea23 0302 	bic.w	r3, r3, r2
 8001718:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 800171c:	e7cd      	b.n	80016ba <HAL_PCD_IRQHandler+0x3b6>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800171e:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8001720:	609a      	str	r2, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001722:	3001      	adds	r0, #1
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 8001724:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001728:	9002      	str	r0, [sp, #8]
 800172a:	3320      	adds	r3, #32
 800172c:	e661      	b.n	80013f2 <HAL_PCD_IRQHandler+0xee>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 800172e:	6973      	ldr	r3, [r6, #20]
 8001730:	f043 030b 	orr.w	r3, r3, #11
 8001734:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8001736:	6933      	ldr	r3, [r6, #16]
 8001738:	f043 030b 	orr.w	r3, r3, #11
 800173c:	6133      	str	r3, [r6, #16]
 800173e:	e671      	b.n	8001424 <HAL_PCD_IRQHandler+0x120>
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8001740:	2303      	movs	r3, #3
 8001742:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8001744:	2340      	movs	r3, #64	; 0x40
 8001746:	6163      	str	r3, [r4, #20]
        hclk = HAL_RCC_GetHCLKFreq();
 8001748:	f000 fbf8 	bl	8001f3c <HAL_RCC_GetHCLKFreq>
        if((hclk >= 14200000U)&&(hclk < 15000000U))
 800174c:	4b34      	ldr	r3, [pc, #208]	; (8001820 <HAL_PCD_IRQHandler+0x51c>)
 800174e:	4a35      	ldr	r2, [pc, #212]	; (8001824 <HAL_PCD_IRQHandler+0x520>)
 8001750:	4403      	add	r3, r0
 8001752:	4293      	cmp	r3, r2
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	d804      	bhi.n	8001762 <HAL_PCD_IRQHandler+0x45e>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xFU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8001758:	68da      	ldr	r2, [r3, #12]
 800175a:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 800175e:	60da      	str	r2, [r3, #12]
 8001760:	e68c      	b.n	800147c <HAL_PCD_IRQHandler+0x178>
        else if((hclk >= 15000000U)&&(hclk < 16000000U))
 8001762:	4a31      	ldr	r2, [pc, #196]	; (8001828 <HAL_PCD_IRQHandler+0x524>)
 8001764:	4931      	ldr	r1, [pc, #196]	; (800182c <HAL_PCD_IRQHandler+0x528>)
 8001766:	4402      	add	r2, r0
 8001768:	428a      	cmp	r2, r1
 800176a:	d803      	bhi.n	8001774 <HAL_PCD_IRQHandler+0x470>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xEU << 10U) & USB_OTG_GUSBCFG_TRDT);
 800176c:	68da      	ldr	r2, [r3, #12]
 800176e:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8001772:	e7f4      	b.n	800175e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 16000000U)&&(hclk < 17200000U))
 8001774:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 8001778:	492d      	ldr	r1, [pc, #180]	; (8001830 <HAL_PCD_IRQHandler+0x52c>)
 800177a:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 800177e:	428a      	cmp	r2, r1
 8001780:	d803      	bhi.n	800178a <HAL_PCD_IRQHandler+0x486>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xDU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8001782:	68da      	ldr	r2, [r3, #12]
 8001784:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8001788:	e7e9      	b.n	800175e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 17200000U)&&(hclk < 18500000U))
 800178a:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 800178e:	4929      	ldr	r1, [pc, #164]	; (8001834 <HAL_PCD_IRQHandler+0x530>)
 8001790:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 8001794:	428a      	cmp	r2, r1
 8001796:	d803      	bhi.n	80017a0 <HAL_PCD_IRQHandler+0x49c>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xCU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800179e:	e7de      	b.n	800175e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 18500000U)&&(hclk < 20000000U))
 80017a0:	4a25      	ldr	r2, [pc, #148]	; (8001838 <HAL_PCD_IRQHandler+0x534>)
 80017a2:	4926      	ldr	r1, [pc, #152]	; (800183c <HAL_PCD_IRQHandler+0x538>)
 80017a4:	4402      	add	r2, r0
 80017a6:	428a      	cmp	r2, r1
 80017a8:	d803      	bhi.n	80017b2 <HAL_PCD_IRQHandler+0x4ae>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xBU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80017aa:	68da      	ldr	r2, [r3, #12]
 80017ac:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 80017b0:	e7d5      	b.n	800175e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 20000000U)&&(hclk < 21800000U))
 80017b2:	4a23      	ldr	r2, [pc, #140]	; (8001840 <HAL_PCD_IRQHandler+0x53c>)
 80017b4:	4923      	ldr	r1, [pc, #140]	; (8001844 <HAL_PCD_IRQHandler+0x540>)
 80017b6:	4402      	add	r2, r0
 80017b8:	428a      	cmp	r2, r1
 80017ba:	d803      	bhi.n	80017c4 <HAL_PCD_IRQHandler+0x4c0>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xAU << 10U) & USB_OTG_GUSBCFG_TRDT);
 80017bc:	68da      	ldr	r2, [r3, #12]
 80017be:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 80017c2:	e7cc      	b.n	800175e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 21800000U)&&(hclk < 24000000U))
 80017c4:	4a20      	ldr	r2, [pc, #128]	; (8001848 <HAL_PCD_IRQHandler+0x544>)
 80017c6:	4921      	ldr	r1, [pc, #132]	; (800184c <HAL_PCD_IRQHandler+0x548>)
 80017c8:	4402      	add	r2, r0
 80017ca:	428a      	cmp	r2, r1
 80017cc:	d803      	bhi.n	80017d6 <HAL_PCD_IRQHandler+0x4d2>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 80017d4:	e7c3      	b.n	800175e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 24000000U)&&(hclk < 27700000U))
 80017d6:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 80017da:	491d      	ldr	r1, [pc, #116]	; (8001850 <HAL_PCD_IRQHandler+0x54c>)
 80017dc:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 80017e0:	428a      	cmp	r2, r1
 80017e2:	d803      	bhi.n	80017ec <HAL_PCD_IRQHandler+0x4e8>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80017e4:	68da      	ldr	r2, [r3, #12]
 80017e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80017ea:	e7b8      	b.n	800175e <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 27700000U)&&(hclk < 32000000U))
 80017ec:	4a19      	ldr	r2, [pc, #100]	; (8001854 <HAL_PCD_IRQHandler+0x550>)
 80017ee:	491a      	ldr	r1, [pc, #104]	; (8001858 <HAL_PCD_IRQHandler+0x554>)
 80017f0:	4402      	add	r2, r0
 80017f2:	428a      	cmp	r2, r1
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80017f4:	68da      	ldr	r2, [r3, #12]
 80017f6:	bf94      	ite	ls
 80017f8:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 80017fc:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8001800:	e7ad      	b.n	800175e <HAL_PCD_IRQHandler+0x45a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 8001802:	2b06      	cmp	r3, #6
 8001804:	f47f ae6e 	bne.w	80014e4 <HAL_PCD_IRQHandler+0x1e0>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001808:	2208      	movs	r2, #8
 800180a:	f504 716f 	add.w	r1, r4, #956	; 0x3bc
 800180e:	4648      	mov	r0, r9
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8001810:	271c      	movs	r7, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001812:	f001 f998 	bl	8002b46 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8001816:	fb07 4708 	mla	r7, r7, r8, r4
 800181a:	f3c6 160a 	ubfx	r6, r6, #4, #11
 800181e:	e65c      	b.n	80014da <HAL_PCD_IRQHandler+0x1d6>
 8001820:	ff275340 	.word	0xff275340
 8001824:	000c34ff 	.word	0x000c34ff
 8001828:	ff1b1e40 	.word	0xff1b1e40
 800182c:	000f423f 	.word	0x000f423f
 8001830:	00124f7f 	.word	0x00124f7f
 8001834:	0013d61f 	.word	0x0013d61f
 8001838:	fee5b660 	.word	0xfee5b660
 800183c:	0016e35f 	.word	0x0016e35f
 8001840:	feced300 	.word	0xfeced300
 8001844:	001b773f 	.word	0x001b773f
 8001848:	feb35bc0 	.word	0xfeb35bc0
 800184c:	002191bf 	.word	0x002191bf
 8001850:	0038751f 	.word	0x0038751f
 8001854:	fe5954e0 	.word	0xfe5954e0
 8001858:	00419cdf 	.word	0x00419cdf

0800185c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 800185c:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8001860:	2b01      	cmp	r3, #1
{
 8001862:	b510      	push	{r4, lr}
 8001864:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8001866:	d009      	beq.n	800187c <HAL_PCD_SetAddress+0x20>
 8001868:	2301      	movs	r3, #1
 800186a:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 800186e:	6800      	ldr	r0, [r0, #0]
 8001870:	f001 f9af 	bl	8002bd2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8001874:	2000      	movs	r0, #0
 8001876:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 800187a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 800187c:	2002      	movs	r0, #2
}
 800187e:	bd10      	pop	{r4, pc}

08001880 <HAL_PCD_EP_Open>:
{
 8001880:	b570      	push	{r4, r5, r6, lr}
  if ((ep_addr & 0x80) == 0x80)
 8001882:	b24e      	sxtb	r6, r1
 8001884:	2e00      	cmp	r6, #0
{
 8001886:	4604      	mov	r4, r0
 8001888:	f04f 051c 	mov.w	r5, #28
 800188c:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001890:	bfb5      	itete	lt
 8001892:	fb05 4100 	mlalt	r1, r5, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001896:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800189a:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800189c:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->num   = ep_addr & 0x7F;
 80018a0:	b2c0      	uxtb	r0, r0
  if (ep->is_in)
 80018a2:	2e00      	cmp	r6, #0
    ep->tx_fifo_num = ep->num;
 80018a4:	bfb8      	it	lt
 80018a6:	80c8      	strhlt	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK )
 80018a8:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 80018aa:	70cb      	strb	r3, [r1, #3]
  ep->is_in = (0x80 & ep_addr) != 0;
 80018ac:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->data_pid_start = 0U;
 80018b0:	bf04      	itt	eq
 80018b2:	2300      	moveq	r3, #0
 80018b4:	710b      	strbeq	r3, [r1, #4]
  ep->num   = ep_addr & 0x7F;
 80018b6:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 80018b8:	704d      	strb	r5, [r1, #1]
  __HAL_LOCK(hpcd); 
 80018ba:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
  ep->maxpacket = ep_mps;
 80018be:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd); 
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d009      	beq.n	80018d8 <HAL_PCD_EP_Open+0x58>
 80018c4:	2301      	movs	r3, #1
 80018c6:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 80018ca:	6820      	ldr	r0, [r4, #0]
 80018cc:	f000 ff5a 	bl	8002784 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 80018d0:	2000      	movs	r0, #0
 80018d2:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return ret;
 80018d6:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd); 
 80018d8:	2002      	movs	r0, #2
}
 80018da:	bd70      	pop	{r4, r5, r6, pc}

080018dc <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 80018dc:	b24b      	sxtb	r3, r1
 80018de:	2b00      	cmp	r3, #0
{  
 80018e0:	b510      	push	{r4, lr}
 80018e2:	f04f 021c 	mov.w	r2, #28
 80018e6:	4604      	mov	r4, r0
 80018e8:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80018ec:	bfb5      	itete	lt
 80018ee:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80018f2:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80018f6:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80018f8:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = (0x80 & ep_addr) != 0;
 80018fc:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 80018fe:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8001900:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8001902:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8001906:	2b01      	cmp	r3, #1
 8001908:	d009      	beq.n	800191e <HAL_PCD_EP_Close+0x42>
 800190a:	2301      	movs	r3, #1
 800190c:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8001910:	6820      	ldr	r0, [r4, #0]
 8001912:	f000 ff76 	bl	8002802 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8001916:	2000      	movs	r0, #0
 8001918:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 800191c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 800191e:	2002      	movs	r0, #2
}
 8001920:	bd10      	pop	{r4, pc}

08001922 <HAL_PCD_EP_Receive>:
{
 8001922:	b538      	push	{r3, r4, r5, lr}
 8001924:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001928:	241c      	movs	r4, #28
 800192a:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 800192e:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001932:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
  ep->xfer_len = len;
 8001936:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  ep->xfer_count = 0U;
 800193a:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;  
 800193c:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  ep->xfer_count = 0U;
 8001940:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->is_in = 0U;
 8001944:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
  ep->num = ep_addr & 0x7F;
 8001948:	f884 51f8 	strb.w	r5, [r4, #504]	; 0x1f8
  if (hpcd->Init.dma_enable == 1U)
 800194c:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800194e:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8001950:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8001952:	bf08      	it	eq
 8001954:	f8c4 2208 	streq.w	r2, [r4, #520]	; 0x208
 8001958:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 800195a:	b91d      	cbnz	r5, 8001964 <HAL_PCD_EP_Receive+0x42>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800195c:	f001 f872 	bl	8002a44 <USB_EP0StartXfer>
}
 8001960:	2000      	movs	r0, #0
 8001962:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8001964:	f000 ffa8 	bl	80028b8 <USB_EPStartXfer>
 8001968:	e7fa      	b.n	8001960 <HAL_PCD_EP_Receive+0x3e>

0800196a <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 800196a:	231c      	movs	r3, #28
 800196c:	f001 010f 	and.w	r1, r1, #15
 8001970:	fb03 0101 	mla	r1, r3, r1, r0
}
 8001974:	f8b1 0210 	ldrh.w	r0, [r1, #528]	; 0x210
 8001978:	4770      	bx	lr

0800197a <HAL_PCD_EP_Transmit>:
{
 800197a:	b538      	push	{r3, r4, r5, lr}
 800197c:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001980:	241c      	movs	r4, #28
 8001982:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8001986:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800198a:	3138      	adds	r1, #56	; 0x38
  ep->xfer_len = len;
 800198c:	64e3      	str	r3, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 800198e:	2300      	movs	r3, #0
 8001990:	6523      	str	r3, [r4, #80]	; 0x50
  ep->is_in = 1U;
 8001992:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 8001994:	6462      	str	r2, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8001996:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  ep->num = ep_addr & 0x7F;
 800199a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (hpcd->Init.dma_enable == 1U)
 800199e:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80019a0:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80019a2:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 80019a4:	bf08      	it	eq
 80019a6:	64a2      	streq	r2, [r4, #72]	; 0x48
 80019a8:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 80019aa:	b91d      	cbnz	r5, 80019b4 <HAL_PCD_EP_Transmit+0x3a>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80019ac:	f001 f84a 	bl	8002a44 <USB_EP0StartXfer>
}
 80019b0:	2000      	movs	r0, #0
 80019b2:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 80019b4:	f000 ff80 	bl	80028b8 <USB_EPStartXfer>
 80019b8:	e7fa      	b.n	80019b0 <HAL_PCD_EP_Transmit+0x36>

080019ba <HAL_PCD_EP_SetStall>:
{
 80019ba:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 80019bc:	b24b      	sxtb	r3, r1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 80019c4:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80019c8:	bfb5      	itete	lt
 80019ca:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 80019ce:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80019d2:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 80019d4:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_stall = 1U;
 80019d8:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80019da:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 80019dc:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 80019de:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 80019e0:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80019e2:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 80019e4:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 80019e8:	4293      	cmp	r3, r2
{
 80019ea:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 80019ec:	d00f      	beq.n	8001a0e <HAL_PCD_EP_SetStall+0x54>
 80019ee:	f880 23b8 	strb.w	r2, [r0, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 80019f2:	6800      	ldr	r0, [r0, #0]
 80019f4:	f001 f8b5 	bl	8002b62 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 80019f8:	b92d      	cbnz	r5, 8001a06 <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80019fa:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80019fe:	7c21      	ldrb	r1, [r4, #16]
 8001a00:	6820      	ldr	r0, [r4, #0]
 8001a02:	f001 f95b 	bl	8002cbc <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 8001a06:	2000      	movs	r0, #0
 8001a08:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8001a0c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8001a0e:	2002      	movs	r0, #2
}
 8001a10:	bd38      	pop	{r3, r4, r5, pc}

08001a12 <HAL_PCD_EP_ClrStall>:
{
 8001a12:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8001a14:	b24b      	sxtb	r3, r1
 8001a16:	2b00      	cmp	r3, #0
{
 8001a18:	4605      	mov	r5, r0
 8001a1a:	f04f 021c 	mov.w	r2, #28
 8001a1e:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001a22:	bfb5      	itete	lt
 8001a24:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 8001a28:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001a2c:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8001a2e:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8001a32:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 8001a34:	2400      	movs	r4, #0
 8001a36:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8001a38:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8001a3a:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8001a3c:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d009      	beq.n	8001a58 <HAL_PCD_EP_ClrStall+0x46>
 8001a44:	2301      	movs	r3, #1
 8001a46:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 8001a4a:	6828      	ldr	r0, [r5, #0]
 8001a4c:	f001 f8a8 	bl	8002ba0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8001a50:	f885 43b8 	strb.w	r4, [r5, #952]	; 0x3b8
  return HAL_OK;
 8001a54:	4620      	mov	r0, r4
 8001a56:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8001a58:	2002      	movs	r0, #2
}
 8001a5a:	bd38      	pop	{r3, r4, r5, pc}

08001a5c <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001a5c:	6800      	ldr	r0, [r0, #0]
{
 8001a5e:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8001a60:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 8001a62:	b921      	cbnz	r1, 8001a6e <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 8001a64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001a68:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
  }
  
  return HAL_OK;
}
 8001a6a:	2000      	movs	r0, #0
 8001a6c:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8001a6e:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (i = 0; i < (fifo - 1); i++)
 8001a70:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8001a72:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0; i < (fifo - 1); i++)
 8001a76:	1e4e      	subs	r6, r1, #1
 8001a78:	b2ec      	uxtb	r4, r5
 8001a7a:	42b4      	cmp	r4, r6
 8001a7c:	f105 0501 	add.w	r5, r5, #1
 8001a80:	db06      	blt.n	8001a90 <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 8001a82:	313f      	adds	r1, #63	; 0x3f
 8001a84:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8001a88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001a8c:	6043      	str	r3, [r0, #4]
 8001a8e:	e7ec      	b.n	8001a6a <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 8001a90:	3440      	adds	r4, #64	; 0x40
 8001a92:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8001a96:	6864      	ldr	r4, [r4, #4]
 8001a98:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8001a9c:	e7ec      	b.n	8001a78 <HAL_PCDEx_SetTxFiFo+0x1c>

08001a9e <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8001a9e:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 8001aa0:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8001aa2:	6259      	str	r1, [r3, #36]	; 0x24
}
 8001aa4:	4770      	bx	lr
	...

08001aa8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aac:	4604      	mov	r4, r0
 8001aae:	b918      	cbnz	r0, 8001ab8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001ab0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8001ab2:	b002      	add	sp, #8
 8001ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ab8:	6803      	ldr	r3, [r0, #0]
 8001aba:	07dd      	lsls	r5, r3, #31
 8001abc:	d410      	bmi.n	8001ae0 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001abe:	6823      	ldr	r3, [r4, #0]
 8001ac0:	0798      	lsls	r0, r3, #30
 8001ac2:	d458      	bmi.n	8001b76 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ac4:	6823      	ldr	r3, [r4, #0]
 8001ac6:	071a      	lsls	r2, r3, #28
 8001ac8:	f100 809a 	bmi.w	8001c00 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001acc:	6823      	ldr	r3, [r4, #0]
 8001ace:	075b      	lsls	r3, r3, #29
 8001ad0:	f100 80b8 	bmi.w	8001c44 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ad4:	69a2      	ldr	r2, [r4, #24]
 8001ad6:	2a00      	cmp	r2, #0
 8001ad8:	f040 8119 	bne.w	8001d0e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8001adc:	2000      	movs	r0, #0
 8001ade:	e7e8      	b.n	8001ab2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ae0:	4ba6      	ldr	r3, [pc, #664]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001ae2:	689a      	ldr	r2, [r3, #8]
 8001ae4:	f002 020c 	and.w	r2, r2, #12
 8001ae8:	2a04      	cmp	r2, #4
 8001aea:	d007      	beq.n	8001afc <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001aec:	689a      	ldr	r2, [r3, #8]
 8001aee:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001af2:	2a08      	cmp	r2, #8
 8001af4:	d10a      	bne.n	8001b0c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	0259      	lsls	r1, r3, #9
 8001afa:	d507      	bpl.n	8001b0c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001afc:	4b9f      	ldr	r3, [pc, #636]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	039a      	lsls	r2, r3, #14
 8001b02:	d5dc      	bpl.n	8001abe <HAL_RCC_OscConfig+0x16>
 8001b04:	6863      	ldr	r3, [r4, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1d9      	bne.n	8001abe <HAL_RCC_OscConfig+0x16>
 8001b0a:	e7d1      	b.n	8001ab0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0c:	6863      	ldr	r3, [r4, #4]
 8001b0e:	4d9b      	ldr	r5, [pc, #620]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001b10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b14:	d111      	bne.n	8001b3a <HAL_RCC_OscConfig+0x92>
 8001b16:	682b      	ldr	r3, [r5, #0]
 8001b18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b1c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001b1e:	f7fe fd89 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b22:	4d96      	ldr	r5, [pc, #600]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001b24:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b26:	682b      	ldr	r3, [r5, #0]
 8001b28:	039b      	lsls	r3, r3, #14
 8001b2a:	d4c8      	bmi.n	8001abe <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b2c:	f7fe fd82 	bl	8000634 <HAL_GetTick>
 8001b30:	1b80      	subs	r0, r0, r6
 8001b32:	2864      	cmp	r0, #100	; 0x64
 8001b34:	d9f7      	bls.n	8001b26 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001b36:	2003      	movs	r0, #3
 8001b38:	e7bb      	b.n	8001ab2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b3e:	d104      	bne.n	8001b4a <HAL_RCC_OscConfig+0xa2>
 8001b40:	682b      	ldr	r3, [r5, #0]
 8001b42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b46:	602b      	str	r3, [r5, #0]
 8001b48:	e7e5      	b.n	8001b16 <HAL_RCC_OscConfig+0x6e>
 8001b4a:	682a      	ldr	r2, [r5, #0]
 8001b4c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001b50:	602a      	str	r2, [r5, #0]
 8001b52:	682a      	ldr	r2, [r5, #0]
 8001b54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001b58:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1df      	bne.n	8001b1e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8001b5e:	f7fe fd69 	bl	8000634 <HAL_GetTick>
 8001b62:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b64:	682b      	ldr	r3, [r5, #0]
 8001b66:	039f      	lsls	r7, r3, #14
 8001b68:	d5a9      	bpl.n	8001abe <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b6a:	f7fe fd63 	bl	8000634 <HAL_GetTick>
 8001b6e:	1b80      	subs	r0, r0, r6
 8001b70:	2864      	cmp	r0, #100	; 0x64
 8001b72:	d9f7      	bls.n	8001b64 <HAL_RCC_OscConfig+0xbc>
 8001b74:	e7df      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b76:	4b81      	ldr	r3, [pc, #516]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001b78:	689a      	ldr	r2, [r3, #8]
 8001b7a:	f012 0f0c 	tst.w	r2, #12
 8001b7e:	d007      	beq.n	8001b90 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b80:	689a      	ldr	r2, [r3, #8]
 8001b82:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b86:	2a08      	cmp	r2, #8
 8001b88:	d111      	bne.n	8001bae <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	025e      	lsls	r6, r3, #9
 8001b8e:	d40e      	bmi.n	8001bae <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b90:	4b7a      	ldr	r3, [pc, #488]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	0795      	lsls	r5, r2, #30
 8001b96:	d502      	bpl.n	8001b9e <HAL_RCC_OscConfig+0xf6>
 8001b98:	68e2      	ldr	r2, [r4, #12]
 8001b9a:	2a01      	cmp	r2, #1
 8001b9c:	d188      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	6921      	ldr	r1, [r4, #16]
 8001ba2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001ba6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001baa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bac:	e78a      	b.n	8001ac4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001bae:	68e2      	ldr	r2, [r4, #12]
 8001bb0:	4b73      	ldr	r3, [pc, #460]	; (8001d80 <HAL_RCC_OscConfig+0x2d8>)
 8001bb2:	b1b2      	cbz	r2, 8001be2 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001bb8:	f7fe fd3c 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbc:	4d6f      	ldr	r5, [pc, #444]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001bbe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc0:	682b      	ldr	r3, [r5, #0]
 8001bc2:	0798      	lsls	r0, r3, #30
 8001bc4:	d507      	bpl.n	8001bd6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc6:	682b      	ldr	r3, [r5, #0]
 8001bc8:	6922      	ldr	r2, [r4, #16]
 8001bca:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001bce:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001bd2:	602b      	str	r3, [r5, #0]
 8001bd4:	e776      	b.n	8001ac4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bd6:	f7fe fd2d 	bl	8000634 <HAL_GetTick>
 8001bda:	1b80      	subs	r0, r0, r6
 8001bdc:	2802      	cmp	r0, #2
 8001bde:	d9ef      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x118>
 8001be0:	e7a9      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001be2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001be4:	f7fe fd26 	bl	8000634 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be8:	4d64      	ldr	r5, [pc, #400]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001bea:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bec:	682b      	ldr	r3, [r5, #0]
 8001bee:	0799      	lsls	r1, r3, #30
 8001bf0:	f57f af68 	bpl.w	8001ac4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bf4:	f7fe fd1e 	bl	8000634 <HAL_GetTick>
 8001bf8:	1b80      	subs	r0, r0, r6
 8001bfa:	2802      	cmp	r0, #2
 8001bfc:	d9f6      	bls.n	8001bec <HAL_RCC_OscConfig+0x144>
 8001bfe:	e79a      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c00:	6962      	ldr	r2, [r4, #20]
 8001c02:	4b60      	ldr	r3, [pc, #384]	; (8001d84 <HAL_RCC_OscConfig+0x2dc>)
 8001c04:	b17a      	cbz	r2, 8001c26 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001c06:	2201      	movs	r2, #1
 8001c08:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c0a:	f7fe fd13 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c0e:	4d5b      	ldr	r5, [pc, #364]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001c10:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c12:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c14:	079f      	lsls	r7, r3, #30
 8001c16:	f53f af59 	bmi.w	8001acc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c1a:	f7fe fd0b 	bl	8000634 <HAL_GetTick>
 8001c1e:	1b80      	subs	r0, r0, r6
 8001c20:	2802      	cmp	r0, #2
 8001c22:	d9f6      	bls.n	8001c12 <HAL_RCC_OscConfig+0x16a>
 8001c24:	e787      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001c26:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001c28:	f7fe fd04 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c2c:	4d53      	ldr	r5, [pc, #332]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001c2e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c30:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c32:	0798      	lsls	r0, r3, #30
 8001c34:	f57f af4a 	bpl.w	8001acc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c38:	f7fe fcfc 	bl	8000634 <HAL_GetTick>
 8001c3c:	1b80      	subs	r0, r0, r6
 8001c3e:	2802      	cmp	r0, #2
 8001c40:	d9f6      	bls.n	8001c30 <HAL_RCC_OscConfig+0x188>
 8001c42:	e778      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c44:	4b4d      	ldr	r3, [pc, #308]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001c46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c48:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001c4c:	d128      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c4e:	9201      	str	r2, [sp, #4]
 8001c50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c52:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001c56:	641a      	str	r2, [r3, #64]	; 0x40
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c5e:	9301      	str	r3, [sp, #4]
 8001c60:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001c62:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c64:	4d48      	ldr	r5, [pc, #288]	; (8001d88 <HAL_RCC_OscConfig+0x2e0>)
 8001c66:	682b      	ldr	r3, [r5, #0]
 8001c68:	05d9      	lsls	r1, r3, #23
 8001c6a:	d51b      	bpl.n	8001ca4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c6c:	68a3      	ldr	r3, [r4, #8]
 8001c6e:	4d43      	ldr	r5, [pc, #268]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d127      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x21c>
 8001c74:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001c7c:	f7fe fcda 	bl	8000634 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c80:	4d3e      	ldr	r5, [pc, #248]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001c82:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c84:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c88:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001c8a:	079b      	lsls	r3, r3, #30
 8001c8c:	d539      	bpl.n	8001d02 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8001c8e:	2e00      	cmp	r6, #0
 8001c90:	f43f af20 	beq.w	8001ad4 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c94:	4a39      	ldr	r2, [pc, #228]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001c96:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001c98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9e:	e719      	b.n	8001ad4 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001ca0:	2600      	movs	r6, #0
 8001ca2:	e7df      	b.n	8001c64 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ca4:	682b      	ldr	r3, [r5, #0]
 8001ca6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001caa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001cac:	f7fe fcc2 	bl	8000634 <HAL_GetTick>
 8001cb0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb2:	682b      	ldr	r3, [r5, #0]
 8001cb4:	05da      	lsls	r2, r3, #23
 8001cb6:	d4d9      	bmi.n	8001c6c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb8:	f7fe fcbc 	bl	8000634 <HAL_GetTick>
 8001cbc:	1bc0      	subs	r0, r0, r7
 8001cbe:	2802      	cmp	r0, #2
 8001cc0:	d9f7      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x20a>
 8001cc2:	e738      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc4:	2b05      	cmp	r3, #5
 8001cc6:	d104      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x22a>
 8001cc8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001cca:	f043 0304 	orr.w	r3, r3, #4
 8001cce:	672b      	str	r3, [r5, #112]	; 0x70
 8001cd0:	e7d0      	b.n	8001c74 <HAL_RCC_OscConfig+0x1cc>
 8001cd2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001cd4:	f022 0201 	bic.w	r2, r2, #1
 8001cd8:	672a      	str	r2, [r5, #112]	; 0x70
 8001cda:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001cdc:	f022 0204 	bic.w	r2, r2, #4
 8001ce0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1ca      	bne.n	8001c7c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8001ce6:	f7fe fca5 	bl	8000634 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cea:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001cee:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001cf2:	0798      	lsls	r0, r3, #30
 8001cf4:	d5cb      	bpl.n	8001c8e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cf6:	f7fe fc9d 	bl	8000634 <HAL_GetTick>
 8001cfa:	1bc0      	subs	r0, r0, r7
 8001cfc:	4540      	cmp	r0, r8
 8001cfe:	d9f7      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x248>
 8001d00:	e719      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d02:	f7fe fc97 	bl	8000634 <HAL_GetTick>
 8001d06:	1bc0      	subs	r0, r0, r7
 8001d08:	4540      	cmp	r0, r8
 8001d0a:	d9bd      	bls.n	8001c88 <HAL_RCC_OscConfig+0x1e0>
 8001d0c:	e713      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d0e:	4d1b      	ldr	r5, [pc, #108]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
 8001d10:	68ab      	ldr	r3, [r5, #8]
 8001d12:	f003 030c 	and.w	r3, r3, #12
 8001d16:	2b08      	cmp	r3, #8
 8001d18:	f43f aeca 	beq.w	8001ab0 <HAL_RCC_OscConfig+0x8>
 8001d1c:	4e1b      	ldr	r6, [pc, #108]	; (8001d8c <HAL_RCC_OscConfig+0x2e4>)
 8001d1e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d20:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001d22:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d24:	d134      	bne.n	8001d90 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001d26:	f7fe fc85 	bl	8000634 <HAL_GetTick>
 8001d2a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d2c:	682b      	ldr	r3, [r5, #0]
 8001d2e:	0199      	lsls	r1, r3, #6
 8001d30:	d41e      	bmi.n	8001d70 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d32:	6a22      	ldr	r2, [r4, #32]
 8001d34:	69e3      	ldr	r3, [r4, #28]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d3a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001d3e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001d40:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001d44:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d46:	4c0d      	ldr	r4, [pc, #52]	; (8001d7c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d48:	0852      	lsrs	r2, r2, #1
 8001d4a:	3a01      	subs	r2, #1
 8001d4c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001d50:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001d52:	2301      	movs	r3, #1
 8001d54:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001d56:	f7fe fc6d 	bl	8000634 <HAL_GetTick>
 8001d5a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d5c:	6823      	ldr	r3, [r4, #0]
 8001d5e:	019a      	lsls	r2, r3, #6
 8001d60:	f53f aebc 	bmi.w	8001adc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d64:	f7fe fc66 	bl	8000634 <HAL_GetTick>
 8001d68:	1b40      	subs	r0, r0, r5
 8001d6a:	2802      	cmp	r0, #2
 8001d6c:	d9f6      	bls.n	8001d5c <HAL_RCC_OscConfig+0x2b4>
 8001d6e:	e6e2      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d70:	f7fe fc60 	bl	8000634 <HAL_GetTick>
 8001d74:	1bc0      	subs	r0, r0, r7
 8001d76:	2802      	cmp	r0, #2
 8001d78:	d9d8      	bls.n	8001d2c <HAL_RCC_OscConfig+0x284>
 8001d7a:	e6dc      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	42470000 	.word	0x42470000
 8001d84:	42470e80 	.word	0x42470e80
 8001d88:	40007000 	.word	0x40007000
 8001d8c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8001d90:	f7fe fc50 	bl	8000634 <HAL_GetTick>
 8001d94:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d96:	682b      	ldr	r3, [r5, #0]
 8001d98:	019b      	lsls	r3, r3, #6
 8001d9a:	f57f ae9f 	bpl.w	8001adc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d9e:	f7fe fc49 	bl	8000634 <HAL_GetTick>
 8001da2:	1b00      	subs	r0, r0, r4
 8001da4:	2802      	cmp	r0, #2
 8001da6:	d9f6      	bls.n	8001d96 <HAL_RCC_OscConfig+0x2ee>
 8001da8:	e6c5      	b.n	8001b36 <HAL_RCC_OscConfig+0x8e>
 8001daa:	bf00      	nop

08001dac <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001dac:	4913      	ldr	r1, [pc, #76]	; (8001dfc <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001dae:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001db0:	688b      	ldr	r3, [r1, #8]
 8001db2:	f003 030c 	and.w	r3, r3, #12
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d003      	beq.n	8001dc2 <HAL_RCC_GetSysClockFreq+0x16>
 8001dba:	2b08      	cmp	r3, #8
 8001dbc:	d003      	beq.n	8001dc6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001dbe:	4810      	ldr	r0, [pc, #64]	; (8001e00 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001dc0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001dc2:	4810      	ldr	r0, [pc, #64]	; (8001e04 <HAL_RCC_GetSysClockFreq+0x58>)
 8001dc4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dc6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dc8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dca:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001dcc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dd0:	bf14      	ite	ne
 8001dd2:	480c      	ldrne	r0, [pc, #48]	; (8001e04 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dd4:	480a      	ldreq	r0, [pc, #40]	; (8001e00 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dd6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001dda:	bf18      	it	ne
 8001ddc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dde:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001de2:	fba1 0100 	umull	r0, r1, r1, r0
 8001de6:	f7fe fa53 	bl	8000290 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001dea:	4b04      	ldr	r3, [pc, #16]	; (8001dfc <HAL_RCC_GetSysClockFreq+0x50>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001df2:	3301      	adds	r3, #1
 8001df4:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001df6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dfa:	bd08      	pop	{r3, pc}
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	00f42400 	.word	0x00f42400
 8001e04:	016e3600 	.word	0x016e3600

08001e08 <HAL_RCC_ClockConfig>:
{
 8001e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e0c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001e0e:	4604      	mov	r4, r0
 8001e10:	b910      	cbnz	r0, 8001e18 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001e12:	2001      	movs	r0, #1
 8001e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e18:	4b44      	ldr	r3, [pc, #272]	; (8001f2c <HAL_RCC_ClockConfig+0x124>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	f002 020f 	and.w	r2, r2, #15
 8001e20:	428a      	cmp	r2, r1
 8001e22:	d328      	bcc.n	8001e76 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e24:	6821      	ldr	r1, [r4, #0]
 8001e26:	078f      	lsls	r7, r1, #30
 8001e28:	d42d      	bmi.n	8001e86 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e2a:	07c8      	lsls	r0, r1, #31
 8001e2c:	d440      	bmi.n	8001eb0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e2e:	4b3f      	ldr	r3, [pc, #252]	; (8001f2c <HAL_RCC_ClockConfig+0x124>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	f002 020f 	and.w	r2, r2, #15
 8001e36:	4295      	cmp	r5, r2
 8001e38:	d366      	bcc.n	8001f08 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e3a:	6822      	ldr	r2, [r4, #0]
 8001e3c:	0751      	lsls	r1, r2, #29
 8001e3e:	d46c      	bmi.n	8001f1a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e40:	0713      	lsls	r3, r2, #28
 8001e42:	d507      	bpl.n	8001e54 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e44:	4a3a      	ldr	r2, [pc, #232]	; (8001f30 <HAL_RCC_ClockConfig+0x128>)
 8001e46:	6921      	ldr	r1, [r4, #16]
 8001e48:	6893      	ldr	r3, [r2, #8]
 8001e4a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001e4e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001e52:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e54:	f7ff ffaa 	bl	8001dac <HAL_RCC_GetSysClockFreq>
 8001e58:	4b35      	ldr	r3, [pc, #212]	; (8001f30 <HAL_RCC_ClockConfig+0x128>)
 8001e5a:	4a36      	ldr	r2, [pc, #216]	; (8001f34 <HAL_RCC_ClockConfig+0x12c>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e62:	5cd3      	ldrb	r3, [r2, r3]
 8001e64:	40d8      	lsrs	r0, r3
 8001e66:	4b34      	ldr	r3, [pc, #208]	; (8001f38 <HAL_RCC_ClockConfig+0x130>)
 8001e68:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e6a:	2000      	movs	r0, #0
 8001e6c:	f7fe fb98 	bl	80005a0 <HAL_InitTick>
  return HAL_OK;
 8001e70:	2000      	movs	r0, #0
 8001e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e76:	b2ca      	uxtb	r2, r1
 8001e78:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 030f 	and.w	r3, r3, #15
 8001e80:	4299      	cmp	r1, r3
 8001e82:	d1c6      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xa>
 8001e84:	e7ce      	b.n	8001e24 <HAL_RCC_ClockConfig+0x1c>
 8001e86:	4b2a      	ldr	r3, [pc, #168]	; (8001f30 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e88:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e8c:	bf1e      	ittt	ne
 8001e8e:	689a      	ldrne	r2, [r3, #8]
 8001e90:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001e94:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e96:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e98:	bf42      	ittt	mi
 8001e9a:	689a      	ldrmi	r2, [r3, #8]
 8001e9c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001ea0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea2:	689a      	ldr	r2, [r3, #8]
 8001ea4:	68a0      	ldr	r0, [r4, #8]
 8001ea6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001eaa:	4302      	orrs	r2, r0
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	e7bc      	b.n	8001e2a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eb0:	6862      	ldr	r2, [r4, #4]
 8001eb2:	4b1f      	ldr	r3, [pc, #124]	; (8001f30 <HAL_RCC_ClockConfig+0x128>)
 8001eb4:	2a01      	cmp	r2, #1
 8001eb6:	d11d      	bne.n	8001ef4 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ebe:	d0a8      	beq.n	8001e12 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ec0:	4e1b      	ldr	r6, [pc, #108]	; (8001f30 <HAL_RCC_ClockConfig+0x128>)
 8001ec2:	68b3      	ldr	r3, [r6, #8]
 8001ec4:	f023 0303 	bic.w	r3, r3, #3
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001ecc:	f7fe fbb2 	bl	8000634 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ed0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001ed4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed6:	68b3      	ldr	r3, [r6, #8]
 8001ed8:	6862      	ldr	r2, [r4, #4]
 8001eda:	f003 030c 	and.w	r3, r3, #12
 8001ede:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001ee2:	d0a4      	beq.n	8001e2e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee4:	f7fe fba6 	bl	8000634 <HAL_GetTick>
 8001ee8:	1bc0      	subs	r0, r0, r7
 8001eea:	4540      	cmp	r0, r8
 8001eec:	d9f3      	bls.n	8001ed6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001eee:	2003      	movs	r0, #3
}
 8001ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ef4:	1e91      	subs	r1, r2, #2
 8001ef6:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ef8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001efa:	d802      	bhi.n	8001f02 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001efc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001f00:	e7dd      	b.n	8001ebe <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f02:	f013 0f02 	tst.w	r3, #2
 8001f06:	e7da      	b.n	8001ebe <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f08:	b2ea      	uxtb	r2, r5
 8001f0a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	429d      	cmp	r5, r3
 8001f14:	f47f af7d 	bne.w	8001e12 <HAL_RCC_ClockConfig+0xa>
 8001f18:	e78f      	b.n	8001e3a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f1a:	4905      	ldr	r1, [pc, #20]	; (8001f30 <HAL_RCC_ClockConfig+0x128>)
 8001f1c:	68e0      	ldr	r0, [r4, #12]
 8001f1e:	688b      	ldr	r3, [r1, #8]
 8001f20:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001f24:	4303      	orrs	r3, r0
 8001f26:	608b      	str	r3, [r1, #8]
 8001f28:	e78a      	b.n	8001e40 <HAL_RCC_ClockConfig+0x38>
 8001f2a:	bf00      	nop
 8001f2c:	40023c00 	.word	0x40023c00
 8001f30:	40023800 	.word	0x40023800
 8001f34:	08007b7e 	.word	0x08007b7e
 8001f38:	20000158 	.word	0x20000158

08001f3c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001f3c:	4b01      	ldr	r3, [pc, #4]	; (8001f44 <HAL_RCC_GetHCLKFreq+0x8>)
 8001f3e:	6818      	ldr	r0, [r3, #0]
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	20000158 	.word	0x20000158

08001f48 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001f48:	4b04      	ldr	r3, [pc, #16]	; (8001f5c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001f4a:	4a05      	ldr	r2, [pc, #20]	; (8001f60 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001f52:	5cd3      	ldrb	r3, [r2, r3]
 8001f54:	4a03      	ldr	r2, [pc, #12]	; (8001f64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001f56:	6810      	ldr	r0, [r2, #0]
}
 8001f58:	40d8      	lsrs	r0, r3
 8001f5a:	4770      	bx	lr
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	08007b8e 	.word	0x08007b8e
 8001f64:	20000158 	.word	0x20000158

08001f68 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001f68:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001f6a:	4a05      	ldr	r2, [pc, #20]	; (8001f80 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001f72:	5cd3      	ldrb	r3, [r2, r3]
 8001f74:	4a03      	ldr	r2, [pc, #12]	; (8001f84 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001f76:	6810      	ldr	r0, [r2, #0]
}
 8001f78:	40d8      	lsrs	r0, r3
 8001f7a:	4770      	bx	lr
 8001f7c:	40023800 	.word	0x40023800
 8001f80:	08007b8e 	.word	0x08007b8e
 8001f84:	20000158 	.word	0x20000158

08001f88 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f88:	6803      	ldr	r3, [r0, #0]
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001f90:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f92:	695a      	ldr	r2, [r3, #20]
 8001f94:	f022 0201 	bic.w	r2, r2, #1
 8001f98:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f9a:	2320      	movs	r3, #32
 8001f9c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001fa0:	4770      	bx	lr
	...

08001fa4 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001fa8:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001faa:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8001fac:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fae:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001fb0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001fb4:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001fb6:	6133      	str	r3, [r6, #16]
{
 8001fb8:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fba:	6883      	ldr	r3, [r0, #8]
 8001fbc:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8001fbe:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fc0:	4303      	orrs	r3, r0
 8001fc2:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001fc4:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fc8:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001fca:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fce:	430b      	orrs	r3, r1
 8001fd0:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001fd2:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001fd4:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001fd6:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001fd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001fdc:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fde:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001fe2:	6173      	str	r3, [r6, #20]
 8001fe4:	4b7a      	ldr	r3, [pc, #488]	; (80021d0 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001fe6:	d17c      	bne.n	80020e2 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001fe8:	429e      	cmp	r6, r3
 8001fea:	d003      	beq.n	8001ff4 <UART_SetConfig+0x50>
 8001fec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ff0:	429e      	cmp	r6, r3
 8001ff2:	d144      	bne.n	800207e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001ff4:	f7ff ffb8 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 8001ff8:	2519      	movs	r5, #25
 8001ffa:	fb05 f300 	mul.w	r3, r5, r0
 8001ffe:	6860      	ldr	r0, [r4, #4]
 8002000:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002004:	0040      	lsls	r0, r0, #1
 8002006:	fbb3 f3f0 	udiv	r3, r3, r0
 800200a:	fbb3 f3f9 	udiv	r3, r3, r9
 800200e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002012:	f7ff ffa9 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 8002016:	6863      	ldr	r3, [r4, #4]
 8002018:	4368      	muls	r0, r5
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	fbb0 f7f3 	udiv	r7, r0, r3
 8002020:	f7ff ffa2 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 8002024:	6863      	ldr	r3, [r4, #4]
 8002026:	4368      	muls	r0, r5
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	fbb0 f3f3 	udiv	r3, r0, r3
 800202e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002032:	fb09 7313 	mls	r3, r9, r3, r7
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	3332      	adds	r3, #50	; 0x32
 800203a:	fbb3 f3f9 	udiv	r3, r3, r9
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002044:	f7ff ff90 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 8002048:	6862      	ldr	r2, [r4, #4]
 800204a:	4368      	muls	r0, r5
 800204c:	0052      	lsls	r2, r2, #1
 800204e:	fbb0 faf2 	udiv	sl, r0, r2
 8002052:	f7ff ff89 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002056:	6863      	ldr	r3, [r4, #4]
 8002058:	4368      	muls	r0, r5
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002060:	fbb3 f3f9 	udiv	r3, r3, r9
 8002064:	fb09 a313 	mls	r3, r9, r3, sl
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	3332      	adds	r3, #50	; 0x32
 800206c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002070:	f003 0307 	and.w	r3, r3, #7
 8002074:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002076:	443b      	add	r3, r7
 8002078:	60b3      	str	r3, [r6, #8]
 800207a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800207e:	f7ff ff63 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 8002082:	2519      	movs	r5, #25
 8002084:	fb05 f300 	mul.w	r3, r5, r0
 8002088:	6860      	ldr	r0, [r4, #4]
 800208a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800208e:	0040      	lsls	r0, r0, #1
 8002090:	fbb3 f3f0 	udiv	r3, r3, r0
 8002094:	fbb3 f3f9 	udiv	r3, r3, r9
 8002098:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800209c:	f7ff ff54 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 80020a0:	6863      	ldr	r3, [r4, #4]
 80020a2:	4368      	muls	r0, r5
 80020a4:	005b      	lsls	r3, r3, #1
 80020a6:	fbb0 f7f3 	udiv	r7, r0, r3
 80020aa:	f7ff ff4d 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 80020ae:	6863      	ldr	r3, [r4, #4]
 80020b0:	4368      	muls	r0, r5
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80020b8:	fbb3 f3f9 	udiv	r3, r3, r9
 80020bc:	fb09 7313 	mls	r3, r9, r3, r7
 80020c0:	00db      	lsls	r3, r3, #3
 80020c2:	3332      	adds	r3, #50	; 0x32
 80020c4:	fbb3 f3f9 	udiv	r3, r3, r9
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80020ce:	f7ff ff3b 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 80020d2:	6862      	ldr	r2, [r4, #4]
 80020d4:	4368      	muls	r0, r5
 80020d6:	0052      	lsls	r2, r2, #1
 80020d8:	fbb0 faf2 	udiv	sl, r0, r2
 80020dc:	f7ff ff34 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 80020e0:	e7b9      	b.n	8002056 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80020e2:	429e      	cmp	r6, r3
 80020e4:	d002      	beq.n	80020ec <UART_SetConfig+0x148>
 80020e6:	4b3b      	ldr	r3, [pc, #236]	; (80021d4 <UART_SetConfig+0x230>)
 80020e8:	429e      	cmp	r6, r3
 80020ea:	d140      	bne.n	800216e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80020ec:	f7ff ff3c 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 80020f0:	6867      	ldr	r7, [r4, #4]
 80020f2:	2519      	movs	r5, #25
 80020f4:	f04f 0964 	mov.w	r9, #100	; 0x64
 80020f8:	fb05 f300 	mul.w	r3, r5, r0
 80020fc:	00bf      	lsls	r7, r7, #2
 80020fe:	fbb3 f3f7 	udiv	r3, r3, r7
 8002102:	fbb3 f3f9 	udiv	r3, r3, r9
 8002106:	011f      	lsls	r7, r3, #4
 8002108:	f7ff ff2e 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 800210c:	6863      	ldr	r3, [r4, #4]
 800210e:	4368      	muls	r0, r5
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	fbb0 f8f3 	udiv	r8, r0, r3
 8002116:	f7ff ff27 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 800211a:	6863      	ldr	r3, [r4, #4]
 800211c:	4368      	muls	r0, r5
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	fbb0 f3f3 	udiv	r3, r0, r3
 8002124:	fbb3 f3f9 	udiv	r3, r3, r9
 8002128:	fb09 8313 	mls	r3, r9, r3, r8
 800212c:	011b      	lsls	r3, r3, #4
 800212e:	3332      	adds	r3, #50	; 0x32
 8002130:	fbb3 f3f9 	udiv	r3, r3, r9
 8002134:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002138:	f7ff ff16 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
 800213c:	6862      	ldr	r2, [r4, #4]
 800213e:	4368      	muls	r0, r5
 8002140:	0092      	lsls	r2, r2, #2
 8002142:	fbb0 faf2 	udiv	sl, r0, r2
 8002146:	f7ff ff0f 	bl	8001f68 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800214a:	6863      	ldr	r3, [r4, #4]
 800214c:	4368      	muls	r0, r5
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	fbb0 f3f3 	udiv	r3, r0, r3
 8002154:	fbb3 f3f9 	udiv	r3, r3, r9
 8002158:	fb09 a313 	mls	r3, r9, r3, sl
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	3332      	adds	r3, #50	; 0x32
 8002160:	fbb3 f3f9 	udiv	r3, r3, r9
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	ea43 0308 	orr.w	r3, r3, r8
 800216c:	e783      	b.n	8002076 <UART_SetConfig+0xd2>
 800216e:	f7ff feeb 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 8002172:	6867      	ldr	r7, [r4, #4]
 8002174:	2519      	movs	r5, #25
 8002176:	f04f 0964 	mov.w	r9, #100	; 0x64
 800217a:	fb05 f300 	mul.w	r3, r5, r0
 800217e:	00bf      	lsls	r7, r7, #2
 8002180:	fbb3 f3f7 	udiv	r3, r3, r7
 8002184:	fbb3 f3f9 	udiv	r3, r3, r9
 8002188:	011f      	lsls	r7, r3, #4
 800218a:	f7ff fedd 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 800218e:	6863      	ldr	r3, [r4, #4]
 8002190:	4368      	muls	r0, r5
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	fbb0 f8f3 	udiv	r8, r0, r3
 8002198:	f7ff fed6 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 800219c:	6863      	ldr	r3, [r4, #4]
 800219e:	4368      	muls	r0, r5
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a6:	fbb3 f3f9 	udiv	r3, r3, r9
 80021aa:	fb09 8313 	mls	r3, r9, r3, r8
 80021ae:	011b      	lsls	r3, r3, #4
 80021b0:	3332      	adds	r3, #50	; 0x32
 80021b2:	fbb3 f3f9 	udiv	r3, r3, r9
 80021b6:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80021ba:	f7ff fec5 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 80021be:	6862      	ldr	r2, [r4, #4]
 80021c0:	4368      	muls	r0, r5
 80021c2:	0092      	lsls	r2, r2, #2
 80021c4:	fbb0 faf2 	udiv	sl, r0, r2
 80021c8:	f7ff febe 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 80021cc:	e7bd      	b.n	800214a <UART_SetConfig+0x1a6>
 80021ce:	bf00      	nop
 80021d0:	40011000 	.word	0x40011000
 80021d4:	40011400 	.word	0x40011400

080021d8 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80021d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021da:	4604      	mov	r4, r0
 80021dc:	460e      	mov	r6, r1
 80021de:	4617      	mov	r7, r2
 80021e0:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80021e2:	6821      	ldr	r1, [r4, #0]
 80021e4:	680b      	ldr	r3, [r1, #0]
 80021e6:	ea36 0303 	bics.w	r3, r6, r3
 80021ea:	d101      	bne.n	80021f0 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80021ec:	2000      	movs	r0, #0
}
 80021ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 80021f0:	1c6b      	adds	r3, r5, #1
 80021f2:	d0f7      	beq.n	80021e4 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80021f4:	b995      	cbnz	r5, 800221c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80021f6:	6823      	ldr	r3, [r4, #0]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80021fe:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	f022 0201 	bic.w	r2, r2, #1
 8002206:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002208:	2320      	movs	r3, #32
 800220a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800220e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002212:	2300      	movs	r3, #0
 8002214:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002218:	2003      	movs	r0, #3
 800221a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800221c:	f7fe fa0a 	bl	8000634 <HAL_GetTick>
 8002220:	1bc0      	subs	r0, r0, r7
 8002222:	4285      	cmp	r5, r0
 8002224:	d2dd      	bcs.n	80021e2 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002226:	e7e6      	b.n	80021f6 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002228 <HAL_UART_Init>:
{
 8002228:	b510      	push	{r4, lr}
  if(huart == NULL)
 800222a:	4604      	mov	r4, r0
 800222c:	b340      	cbz	r0, 8002280 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800222e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002232:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002236:	b91b      	cbnz	r3, 8002240 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002238:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800223c:	f002 f82c 	bl	8004298 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002240:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002242:	2324      	movs	r3, #36	; 0x24
 8002244:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002248:	68d3      	ldr	r3, [r2, #12]
 800224a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800224e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002250:	4620      	mov	r0, r4
 8002252:	f7ff fea7 	bl	8001fa4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	691a      	ldr	r2, [r3, #16]
 800225a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800225e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002260:	695a      	ldr	r2, [r3, #20]
 8002262:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002266:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002268:	68da      	ldr	r2, [r3, #12]
 800226a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800226e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002270:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002272:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002274:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002276:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800227a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800227e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002280:	2001      	movs	r0, #1
}
 8002282:	bd10      	pop	{r4, pc}

08002284 <HAL_UART_Transmit>:
{
 8002284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002288:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 800228a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800228e:	2b20      	cmp	r3, #32
{
 8002290:	4604      	mov	r4, r0
 8002292:	460d      	mov	r5, r1
 8002294:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8002296:	d14f      	bne.n	8002338 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8002298:	2900      	cmp	r1, #0
 800229a:	d04a      	beq.n	8002332 <HAL_UART_Transmit+0xae>
 800229c:	2a00      	cmp	r2, #0
 800229e:	d048      	beq.n	8002332 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 80022a0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d047      	beq.n	8002338 <HAL_UART_Transmit+0xb4>
 80022a8:	2301      	movs	r3, #1
 80022aa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022ae:	2300      	movs	r3, #0
 80022b0:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022b2:	2321      	movs	r3, #33	; 0x21
 80022b4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80022b8:	f7fe f9bc 	bl	8000634 <HAL_GetTick>
    huart->TxXferSize = Size;
 80022bc:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 80022c0:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80022c2:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80022c6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	b96b      	cbnz	r3, 80022e8 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022cc:	463b      	mov	r3, r7
 80022ce:	4632      	mov	r2, r6
 80022d0:	2140      	movs	r1, #64	; 0x40
 80022d2:	4620      	mov	r0, r4
 80022d4:	f7ff ff80 	bl	80021d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80022d8:	b9b0      	cbnz	r0, 8002308 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 80022da:	2320      	movs	r3, #32
 80022dc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80022e0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80022e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80022e8:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80022ea:	3b01      	subs	r3, #1
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80022f0:	68a3      	ldr	r3, [r4, #8]
 80022f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022f6:	4632      	mov	r2, r6
 80022f8:	463b      	mov	r3, r7
 80022fa:	f04f 0180 	mov.w	r1, #128	; 0x80
 80022fe:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002300:	d10e      	bne.n	8002320 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002302:	f7ff ff69 	bl	80021d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002306:	b110      	cbz	r0, 800230e <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8002308:	2003      	movs	r0, #3
 800230a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800230e:	882b      	ldrh	r3, [r5, #0]
 8002310:	6822      	ldr	r2, [r4, #0]
 8002312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002316:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002318:	6923      	ldr	r3, [r4, #16]
 800231a:	b943      	cbnz	r3, 800232e <HAL_UART_Transmit+0xaa>
          pData +=2U;
 800231c:	3502      	adds	r5, #2
 800231e:	e7d2      	b.n	80022c6 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002320:	f7ff ff5a 	bl	80021d8 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002324:	2800      	cmp	r0, #0
 8002326:	d1ef      	bne.n	8002308 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002328:	6823      	ldr	r3, [r4, #0]
 800232a:	782a      	ldrb	r2, [r5, #0]
 800232c:	605a      	str	r2, [r3, #4]
 800232e:	3501      	adds	r5, #1
 8002330:	e7c9      	b.n	80022c6 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002332:	2001      	movs	r0, #1
 8002334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002338:	2002      	movs	r0, #2
}
 800233a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800233e <HAL_UART_TxCpltCallback>:
 800233e:	4770      	bx	lr

08002340 <HAL_UART_RxCpltCallback>:
 8002340:	4770      	bx	lr

08002342 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002342:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002346:	2b22      	cmp	r3, #34	; 0x22
{
 8002348:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800234a:	d132      	bne.n	80023b2 <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800234c:	6883      	ldr	r3, [r0, #8]
 800234e:	6901      	ldr	r1, [r0, #16]
 8002350:	6802      	ldr	r2, [r0, #0]
 8002352:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002356:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002358:	d11f      	bne.n	800239a <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800235a:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800235c:	b9c9      	cbnz	r1, 8002392 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800235e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002362:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002366:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002368:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800236a:	3c01      	subs	r4, #1
 800236c:	b2a4      	uxth	r4, r4
 800236e:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002370:	b96c      	cbnz	r4, 800238e <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002372:	6803      	ldr	r3, [r0, #0]
 8002374:	68da      	ldr	r2, [r3, #12]
 8002376:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800237a:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800237c:	695a      	ldr	r2, [r3, #20]
 800237e:	f022 0201 	bic.w	r2, r2, #1
 8002382:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002384:	2320      	movs	r3, #32
 8002386:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 800238a:	f7ff ffd9 	bl	8002340 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800238e:	2000      	movs	r0, #0
}
 8002390:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	f823 2b01 	strh.w	r2, [r3], #1
 8002398:	e7e5      	b.n	8002366 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 800239a:	b921      	cbnz	r1, 80023a6 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800239c:	1c59      	adds	r1, r3, #1
 800239e:	6852      	ldr	r2, [r2, #4]
 80023a0:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80023a2:	701a      	strb	r2, [r3, #0]
 80023a4:	e7e0      	b.n	8002368 <UART_Receive_IT+0x26>
 80023a6:	6852      	ldr	r2, [r2, #4]
 80023a8:	1c59      	adds	r1, r3, #1
 80023aa:	6281      	str	r1, [r0, #40]	; 0x28
 80023ac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023b0:	e7f7      	b.n	80023a2 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 80023b2:	2002      	movs	r0, #2
 80023b4:	bd10      	pop	{r4, pc}

080023b6 <HAL_UART_ErrorCallback>:
 80023b6:	4770      	bx	lr

080023b8 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80023b8:	6803      	ldr	r3, [r0, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023bc:	68d9      	ldr	r1, [r3, #12]
{
 80023be:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 80023c0:	0716      	lsls	r6, r2, #28
{
 80023c2:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023c4:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80023c6:	d107      	bne.n	80023d8 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023c8:	0696      	lsls	r6, r2, #26
 80023ca:	d55a      	bpl.n	8002482 <HAL_UART_IRQHandler+0xca>
 80023cc:	068d      	lsls	r5, r1, #26
 80023ce:	d558      	bpl.n	8002482 <HAL_UART_IRQHandler+0xca>
}
 80023d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80023d4:	f7ff bfb5 	b.w	8002342 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023d8:	f015 0501 	ands.w	r5, r5, #1
 80023dc:	d102      	bne.n	80023e4 <HAL_UART_IRQHandler+0x2c>
 80023de:	f411 7f90 	tst.w	r1, #288	; 0x120
 80023e2:	d04e      	beq.n	8002482 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023e4:	07d3      	lsls	r3, r2, #31
 80023e6:	d505      	bpl.n	80023f4 <HAL_UART_IRQHandler+0x3c>
 80023e8:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023ea:	bf42      	ittt	mi
 80023ec:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80023ee:	f043 0301 	orrmi.w	r3, r3, #1
 80023f2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023f4:	0750      	lsls	r0, r2, #29
 80023f6:	d504      	bpl.n	8002402 <HAL_UART_IRQHandler+0x4a>
 80023f8:	b11d      	cbz	r5, 8002402 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80023fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80023fc:	f043 0302 	orr.w	r3, r3, #2
 8002400:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002402:	0793      	lsls	r3, r2, #30
 8002404:	d504      	bpl.n	8002410 <HAL_UART_IRQHandler+0x58>
 8002406:	b11d      	cbz	r5, 8002410 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002408:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800240a:	f043 0304 	orr.w	r3, r3, #4
 800240e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002410:	0716      	lsls	r6, r2, #28
 8002412:	d504      	bpl.n	800241e <HAL_UART_IRQHandler+0x66>
 8002414:	b11d      	cbz	r5, 800241e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002416:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002418:	f043 0308 	orr.w	r3, r3, #8
 800241c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800241e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002420:	2b00      	cmp	r3, #0
 8002422:	d066      	beq.n	80024f2 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002424:	0695      	lsls	r5, r2, #26
 8002426:	d504      	bpl.n	8002432 <HAL_UART_IRQHandler+0x7a>
 8002428:	0688      	lsls	r0, r1, #26
 800242a:	d502      	bpl.n	8002432 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 800242c:	4620      	mov	r0, r4
 800242e:	f7ff ff88 	bl	8002342 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002432:	6823      	ldr	r3, [r4, #0]
 8002434:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002436:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002438:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800243a:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800243c:	d402      	bmi.n	8002444 <HAL_UART_IRQHandler+0x8c>
 800243e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002442:	d01a      	beq.n	800247a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002444:	f7ff fda0 	bl	8001f88 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002448:	6823      	ldr	r3, [r4, #0]
 800244a:	695a      	ldr	r2, [r3, #20]
 800244c:	0652      	lsls	r2, r2, #25
 800244e:	d510      	bpl.n	8002472 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002450:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002452:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002454:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002458:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800245a:	b150      	cbz	r0, 8002472 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800245c:	4b25      	ldr	r3, [pc, #148]	; (80024f4 <HAL_UART_IRQHandler+0x13c>)
 800245e:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002460:	f7fe f97b 	bl	800075a <HAL_DMA_Abort_IT>
 8002464:	2800      	cmp	r0, #0
 8002466:	d044      	beq.n	80024f2 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002468:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800246a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800246e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002470:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002472:	4620      	mov	r0, r4
 8002474:	f7ff ff9f 	bl	80023b6 <HAL_UART_ErrorCallback>
 8002478:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800247a:	f7ff ff9c 	bl	80023b6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800247e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002480:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002482:	0616      	lsls	r6, r2, #24
 8002484:	d527      	bpl.n	80024d6 <HAL_UART_IRQHandler+0x11e>
 8002486:	060d      	lsls	r5, r1, #24
 8002488:	d525      	bpl.n	80024d6 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800248a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800248e:	2a21      	cmp	r2, #33	; 0x21
 8002490:	d12f      	bne.n	80024f2 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002492:	68a2      	ldr	r2, [r4, #8]
 8002494:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002498:	6a22      	ldr	r2, [r4, #32]
 800249a:	d117      	bne.n	80024cc <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800249c:	8811      	ldrh	r1, [r2, #0]
 800249e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80024a2:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80024a4:	6921      	ldr	r1, [r4, #16]
 80024a6:	b979      	cbnz	r1, 80024c8 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80024a8:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80024aa:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80024ac:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80024ae:	3a01      	subs	r2, #1
 80024b0:	b292      	uxth	r2, r2
 80024b2:	84e2      	strh	r2, [r4, #38]	; 0x26
 80024b4:	b9ea      	cbnz	r2, 80024f2 <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80024bc:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80024be:	68da      	ldr	r2, [r3, #12]
 80024c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80024c8:	3201      	adds	r2, #1
 80024ca:	e7ee      	b.n	80024aa <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80024cc:	1c51      	adds	r1, r2, #1
 80024ce:	6221      	str	r1, [r4, #32]
 80024d0:	7812      	ldrb	r2, [r2, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	e7ea      	b.n	80024ac <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80024d6:	0650      	lsls	r0, r2, #25
 80024d8:	d50b      	bpl.n	80024f2 <HAL_UART_IRQHandler+0x13a>
 80024da:	064a      	lsls	r2, r1, #25
 80024dc:	d509      	bpl.n	80024f2 <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80024de:	68da      	ldr	r2, [r3, #12]
 80024e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024e4:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80024e6:	2320      	movs	r3, #32
 80024e8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80024ec:	4620      	mov	r0, r4
 80024ee:	f7ff ff26 	bl	800233e <HAL_UART_TxCpltCallback>
 80024f2:	bd70      	pop	{r4, r5, r6, pc}
 80024f4:	080024f9 	.word	0x080024f9

080024f8 <UART_DMAAbortOnError>:
{
 80024f8:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024fa:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8002500:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002502:	f7ff ff58 	bl	80023b6 <HAL_UART_ErrorCallback>
 8002506:	bd08      	pop	{r3, pc}

08002508 <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002508:	b084      	sub	sp, #16
 800250a:	b538      	push	{r3, r4, r5, lr}
 800250c:	ad05      	add	r5, sp, #20
 800250e:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002514:	2b01      	cmp	r3, #1
{
 8002516:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002518:	d126      	bne.n	8002568 <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800251a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800251c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002520:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8002522:	68c3      	ldr	r3, [r0, #12]
 8002524:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002528:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800252c:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800252e:	68c3      	ldr	r3, [r0, #12]
 8002530:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002534:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 8002536:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002538:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800253a:	bf02      	ittt	eq
 800253c:	68c3      	ldreq	r3, [r0, #12]
 800253e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8002542:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 8002544:	f000 fbde 	bl	8002d04 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8002548:	9b08      	ldr	r3, [sp, #32]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d107      	bne.n	800255e <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800254e:	68a3      	ldr	r3, [r4, #8]
 8002550:	f043 0306 	orr.w	r3, r3, #6
 8002554:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8002556:	68a3      	ldr	r3, [r4, #8]
 8002558:	f043 0320 	orr.w	r3, r3, #32
 800255c:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 800255e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002562:	2000      	movs	r0, #0
 8002564:	b004      	add	sp, #16
 8002566:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002568:	68c3      	ldr	r3, [r0, #12]
 800256a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800256e:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 8002570:	f000 fbc8 	bl	8002d04 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8002574:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002578:	63a3      	str	r3, [r4, #56]	; 0x38
 800257a:	e7e5      	b.n	8002548 <USB_CoreInit+0x40>

0800257c <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800257c:	6883      	ldr	r3, [r0, #8]
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8002584:	2000      	movs	r0, #0
 8002586:	4770      	bx	lr

08002588 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002588:	6883      	ldr	r3, [r0, #8]
 800258a:	f023 0301 	bic.w	r3, r3, #1
 800258e:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8002590:	2000      	movs	r0, #0
 8002592:	4770      	bx	lr

08002594 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8002594:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8002596:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8002598:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 800259a:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800259e:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 80025a0:	d108      	bne.n	80025b4 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 80025a2:	68c3      	ldr	r3, [r0, #12]
 80025a4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80025a8:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 80025aa:	2032      	movs	r0, #50	; 0x32
 80025ac:	f7fe f848 	bl	8000640 <HAL_Delay>
  
  return HAL_OK;
}
 80025b0:	2000      	movs	r0, #0
 80025b2:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 80025b4:	2900      	cmp	r1, #0
 80025b6:	d1f8      	bne.n	80025aa <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 80025b8:	68c3      	ldr	r3, [r0, #12]
 80025ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80025be:	60c3      	str	r3, [r0, #12]
 80025c0:	e7f3      	b.n	80025aa <USB_SetCurrentMode+0x16>
	...

080025c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80025c4:	b084      	sub	sp, #16
 80025c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025ca:	4604      	mov	r4, r0
 80025cc:	a807      	add	r0, sp, #28
 80025ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80025d2:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80025d4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80025d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025d8:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 80025da:	b9a6      	cbnz	r6, 8002606 <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80025dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80025e0:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80025e8:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 80025ec:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 80025f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80025f2:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80025f4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 80025f8:	d15e      	bne.n	80026b8 <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 80025fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80025fc:	b939      	cbnz	r1, 800260e <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80025fe:	4620      	mov	r0, r4
 8002600:	f000 f89e 	bl	8002740 <USB_SetDevSpeed>
 8002604:	e007      	b.n	8002616 <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8002606:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800260a:	63a3      	str	r3, [r4, #56]	; 0x38
 800260c:	e7e9      	b.n	80025e2 <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 800260e:	4619      	mov	r1, r3
 8002610:	4620      	mov	r0, r4
 8002612:	f000 f895 	bl	8002740 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 8002616:	2110      	movs	r1, #16
 8002618:	4620      	mov	r0, r4
 800261a:	f000 f86f 	bl	80026fc <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800261e:	4620      	mov	r0, r4
 8002620:	f000 f87e 	bl	8002720 <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8002624:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8002626:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  USBx_DEVICE->DIEPMSK = 0U;
 800262a:	612b      	str	r3, [r5, #16]
 800262c:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 800262e:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8002630:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8002634:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8002636:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 800263a:	61eb      	str	r3, [r5, #28]
 800263c:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002640:	4543      	cmp	r3, r8
 8002642:	d13b      	bne.n	80026bc <USB_DevInit+0xf8>
 8002644:	2100      	movs	r1, #0
 8002646:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 800264a:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800264c:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8002650:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002654:	428b      	cmp	r3, r1
 8002656:	d13e      	bne.n	80026d6 <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8002658:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 800265a:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800265c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002660:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8002662:	d108      	bne.n	8002676 <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8002664:	4b23      	ldr	r3, [pc, #140]	; (80026f4 <USB_DevInit+0x130>)
 8002666:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8002668:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800266a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800266e:	f043 0303 	orr.w	r3, r3, #3
 8002672:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8002674:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8002676:	2300      	movs	r3, #0
 8002678:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800267a:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 800267e:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8002680:	b91f      	cbnz	r7, 800268a <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8002682:	69a3      	ldr	r3, [r4, #24]
 8002684:	f043 0310 	orr.w	r3, r3, #16
 8002688:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 800268a:	69a2      	ldr	r2, [r4, #24]
 800268c:	4b1a      	ldr	r3, [pc, #104]	; (80026f8 <USB_DevInit+0x134>)
 800268e:	4313      	orrs	r3, r2
 8002690:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 8002692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002694:	b11b      	cbz	r3, 800269e <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8002696:	69a3      	ldr	r3, [r4, #24]
 8002698:	f043 0308 	orr.w	r3, r3, #8
 800269c:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 800269e:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 80026a0:	bf01      	itttt	eq
 80026a2:	69a3      	ldreq	r3, [r4, #24]
 80026a4:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 80026a8:	f043 0304 	orreq.w	r3, r3, #4
 80026ac:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 80026ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80026b2:	2000      	movs	r0, #0
 80026b4:	b004      	add	sp, #16
 80026b6:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 80026b8:	2103      	movs	r1, #3
 80026ba:	e7a0      	b.n	80025fe <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80026bc:	f8d2 c000 	ldr.w	ip, [r2]
 80026c0:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80026c4:	bfb4      	ite	lt
 80026c6:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 80026c8:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80026ca:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80026cc:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 80026ce:	f8c2 e008 	str.w	lr, [r2, #8]
 80026d2:	3220      	adds	r2, #32
 80026d4:	e7b4      	b.n	8002640 <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80026d6:	f8d2 8000 	ldr.w	r8, [r2]
 80026da:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 80026de:	bfb4      	ite	lt
 80026e0:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80026e4:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80026e6:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80026e8:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 80026ea:	f8c2 c008 	str.w	ip, [r2, #8]
 80026ee:	3220      	adds	r2, #32
 80026f0:	e7b0      	b.n	8002654 <USB_DevInit+0x90>
 80026f2:	bf00      	nop
 80026f4:	00800100 	.word	0x00800100
 80026f8:	803c3800 	.word	0x803c3800

080026fc <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 80026fc:	0189      	lsls	r1, r1, #6
 80026fe:	f041 0120 	orr.w	r1, r1, #32
 8002702:	4a06      	ldr	r2, [pc, #24]	; (800271c <USB_FlushTxFifo+0x20>)
 8002704:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8002706:	3a01      	subs	r2, #1
 8002708:	d005      	beq.n	8002716 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800270a:	6903      	ldr	r3, [r0, #16]
 800270c:	f013 0320 	ands.w	r3, r3, #32
 8002710:	d1f9      	bne.n	8002706 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8002712:	4618      	mov	r0, r3
 8002714:	4770      	bx	lr
      return HAL_TIMEOUT;
 8002716:	2003      	movs	r0, #3
}
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	00030d41 	.word	0x00030d41

08002720 <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8002720:	2310      	movs	r3, #16
 8002722:	4a06      	ldr	r2, [pc, #24]	; (800273c <USB_FlushRxFifo+0x1c>)
 8002724:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8002726:	3a01      	subs	r2, #1
 8002728:	d005      	beq.n	8002736 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800272a:	6903      	ldr	r3, [r0, #16]
 800272c:	f013 0310 	ands.w	r3, r3, #16
 8002730:	d1f9      	bne.n	8002726 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 8002732:	4618      	mov	r0, r3
 8002734:	4770      	bx	lr
      return HAL_TIMEOUT;
 8002736:	2003      	movs	r0, #3
}
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	00030d41 	.word	0x00030d41

08002740 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 8002740:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002744:	4319      	orrs	r1, r3
 8002746:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 800274a:	2000      	movs	r0, #0
 800274c:	4770      	bx	lr

0800274e <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800274e:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 8002752:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 8002756:	f010 0006 	ands.w	r0, r0, #6
 800275a:	d012      	beq.n	8002782 <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800275c:	6893      	ldr	r3, [r2, #8]
 800275e:	f003 0306 	and.w	r3, r3, #6
 8002762:	2b02      	cmp	r3, #2
 8002764:	d00c      	beq.n	8002780 <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8002766:	6893      	ldr	r3, [r2, #8]
 8002768:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800276c:	2b06      	cmp	r3, #6
 800276e:	d007      	beq.n	8002780 <USB_GetDevSpeed+0x32>
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8002770:	6893      	ldr	r3, [r2, #8]
 8002772:	f003 0306 	and.w	r3, r3, #6
 8002776:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 8002778:	bf14      	ite	ne
 800277a:	2000      	movne	r0, #0
 800277c:	2002      	moveq	r0, #2
 800277e:	4770      	bx	lr
    speed = USB_OTG_SPEED_FULL;
 8002780:	2003      	movs	r0, #3
  }
  
  return speed;
}
 8002782:	4770      	bx	lr

08002784 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8002784:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 8002786:	784b      	ldrb	r3, [r1, #1]
 8002788:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 800278a:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 800278e:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 8002792:	2b01      	cmp	r3, #1
 8002794:	d11b      	bne.n	80027ce <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8002796:	40a3      	lsls	r3, r4
 8002798:	b29b      	uxth	r3, r3
 800279a:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800279c:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 80027a0:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80027a2:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	0412      	lsls	r2, r2, #16
 80027aa:	d40e      	bmi.n	80027ca <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 80027ac:	688a      	ldr	r2, [r1, #8]
 80027ae:	78c8      	ldrb	r0, [r1, #3]
 80027b0:	681d      	ldr	r5, [r3, #0]
 80027b2:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80027b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80027ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027be:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 80027c2:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 80027c6:	4328      	orrs	r0, r5
 80027c8:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 80027ca:	2000      	movs	r0, #0
 80027cc:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80027ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027d2:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80027d4:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80027d8:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80027da:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80027de:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80027e0:	6803      	ldr	r3, [r0, #0]
 80027e2:	041b      	lsls	r3, r3, #16
 80027e4:	d4f1      	bmi.n	80027ca <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 80027e6:	688b      	ldr	r3, [r1, #8]
 80027e8:	78c9      	ldrb	r1, [r1, #3]
 80027ea:	6802      	ldr	r2, [r0, #0]
 80027ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80027f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027f8:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 80027fc:	4313      	orrs	r3, r2
 80027fe:	6003      	str	r3, [r0, #0]
 8002800:	e7e3      	b.n	80027ca <USB_ActivateEndpoint+0x46>

08002802 <USB_DeactivateEndpoint>:
 8002802:	f000 b801 	b.w	8002808 <USB_DeactivateDedicatedEndpoint>
	...

08002808 <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8002808:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0U;
  
  /* Disable the IN endpoint */
  if (ep->is_in == 1U)
 800280a:	784b      	ldrb	r3, [r1, #1]
 800280c:	2b01      	cmp	r3, #1
{
 800280e:	460e      	mov	r6, r1
 8002810:	4605      	mov	r5, r0
 8002812:	7809      	ldrb	r1, [r1, #0]
 8002814:	f04f 0320 	mov.w	r3, #32
  if (ep->is_in == 1U)
 8002818:	d126      	bne.n	8002868 <USB_DeactivateDedicatedEndpoint+0x60>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_USBAEP;  
 800281a:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 800281e:	fb13 2301 	smlabb	r3, r3, r1, r2
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002828:	601a      	str	r2, [r3, #0]
    
    /* sets the NAK bit for the IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800282a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800282e:	601a      	str	r2, [r3, #0]
    
    /* Disable IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
 8002830:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002834:	601a      	str	r2, [r3, #0]
 8002836:	4a1f      	ldr	r2, [pc, #124]	; (80028b4 <USB_DeactivateDedicatedEndpoint+0xac>)
    
    do
    {
      if (++count > 200000U)
 8002838:	3a01      	subs	r2, #1
 800283a:	d101      	bne.n	8002840 <USB_DeactivateDedicatedEndpoint+0x38>
      {
        return HAL_TIMEOUT;
 800283c:	2003      	movs	r0, #3
 800283e:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /*Wait for  EPDISD endpoint disabled interrupt*/ 
    while ((USBx_INEP(ep->num)->DIEPINT & USB_OTG_DIEPCTL_EPDIS) == USB_OTG_DIEPCTL_EPDIS);
 8002840:	689c      	ldr	r4, [r3, #8]
 8002842:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 8002846:	d1f7      	bne.n	8002838 <USB_DeactivateDedicatedEndpoint+0x30>
    
    
    /* Flush any data remaining in the TxFIFO */
    USB_FlushTxFifo(USBx , 0x10U);
 8002848:	2110      	movs	r1, #16
 800284a:	4628      	mov	r0, r5
 800284c:	f7ff ff56 	bl	80026fc <USB_FlushTxFifo>
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 8002850:	7831      	ldrb	r1, [r6, #0]
 8002852:	f8d5 281c 	ldr.w	r2, [r5, #2076]	; 0x81c
 8002856:	2301      	movs	r3, #1
 8002858:	408b      	lsls	r3, r1
 800285a:	b29b      	uxth	r3, r3
 800285c:	ea22 0303 	bic.w	r3, r2, r3
 8002860:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
  }
  return HAL_OK;
 8002864:	4620      	mov	r0, r4
 8002866:	bd70      	pop	{r4, r5, r6, pc}
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;  
 8002868:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 800286c:	fb13 2301 	smlabb	r3, r3, r1, r2
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002876:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8002878:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800287c:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
 800287e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	4a0b      	ldr	r2, [pc, #44]	; (80028b4 <USB_DeactivateDedicatedEndpoint+0xac>)
      if (++count > 200000U)
 8002886:	3a01      	subs	r2, #1
 8002888:	d0d8      	beq.n	800283c <USB_DeactivateDedicatedEndpoint+0x34>
    while ((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS);
 800288a:	6898      	ldr	r0, [r3, #8]
 800288c:	f010 0010 	ands.w	r0, r0, #16
 8002890:	d1f9      	bne.n	8002886 <USB_DeactivateDedicatedEndpoint+0x7e>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002892:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8002896:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800289a:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
 800289e:	f8d5 381c 	ldr.w	r3, [r5, #2076]	; 0x81c
 80028a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028a6:	408a      	lsls	r2, r1
 80028a8:	ea23 0302 	bic.w	r3, r3, r2
 80028ac:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c

}
 80028b0:	bd70      	pop	{r4, r5, r6, pc}
 80028b2:	bf00      	nop
 80028b4:	00030d41 	.word	0x00030d41

080028b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80028b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 80028ba:	784b      	ldrb	r3, [r1, #1]
 80028bc:	780c      	ldrb	r4, [r1, #0]
 80028be:	2b01      	cmp	r3, #1
 80028c0:	694b      	ldr	r3, [r1, #20]
 80028c2:	d177      	bne.n	80029b4 <USB_EPStartXfer+0xfc>
 80028c4:	2620      	movs	r6, #32
 80028c6:	f500 6510 	add.w	r5, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80028ca:	fb16 5404 	smlabb	r4, r6, r4, r5
 80028ce:	6926      	ldr	r6, [r4, #16]
    if (ep->xfer_len == 0U)
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d138      	bne.n	8002946 <USB_EPStartXfer+0x8e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80028d4:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 80028d8:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 80028dc:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80028de:	6926      	ldr	r6, [r4, #16]
 80028e0:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 80028e4:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 80028e6:	6926      	ldr	r6, [r4, #16]
 80028e8:	0cf6      	lsrs	r6, r6, #19
 80028ea:	04f6      	lsls	r6, r6, #19
 80028ec:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 80028ee:	2a01      	cmp	r2, #1
 80028f0:	d150      	bne.n	8002994 <USB_EPStartXfer+0xdc>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80028f2:	780c      	ldrb	r4, [r1, #0]
 80028f4:	690e      	ldr	r6, [r1, #16]
 80028f6:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 80028fa:	6166      	str	r6, [r4, #20]
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80028fc:	78ce      	ldrb	r6, [r1, #3]
 80028fe:	2e01      	cmp	r6, #1
 8002900:	d10f      	bne.n	8002922 <USB_EPStartXfer+0x6a>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8002902:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 8002906:	780f      	ldrb	r7, [r1, #0]
 8002908:	f414 7f80 	tst.w	r4, #256	; 0x100
 800290c:	f04f 0420 	mov.w	r4, #32
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8002910:	fb14 5407 	smlabb	r4, r4, r7, r5
 8002914:	6827      	ldr	r7, [r4, #0]
 8002916:	bf0c      	ite	eq
 8002918:	f047 5700 	orreq.w	r7, r7, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800291c:	f047 5780 	orrne.w	r7, r7, #268435456	; 0x10000000
 8002920:	6027      	str	r7, [r4, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8002922:	780f      	ldrb	r7, [r1, #0]
 8002924:	eb05 1547 	add.w	r5, r5, r7, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 8002928:	2e01      	cmp	r6, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800292a:	682c      	ldr	r4, [r5, #0]
 800292c:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8002930:	602c      	str	r4, [r5, #0]
    if (ep->type == EP_TYPE_ISOC)
 8002932:	d105      	bne.n	8002940 <USB_EPStartXfer+0x88>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8002934:	9200      	str	r2, [sp, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	463a      	mov	r2, r7
 800293a:	68c9      	ldr	r1, [r1, #12]
 800293c:	f000 f8ef 	bl	8002b1e <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 8002940:	2000      	movs	r0, #0
 8002942:	b003      	add	sp, #12
 8002944:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8002946:	0cf6      	lsrs	r6, r6, #19
 8002948:	04f6      	lsls	r6, r6, #19
 800294a:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800294c:	6926      	ldr	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800294e:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002950:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8002954:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8002958:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800295a:	19de      	adds	r6, r3, r7
 800295c:	3e01      	subs	r6, #1
 800295e:	fbb6 f7f7 	udiv	r7, r6, r7
 8002962:	4e37      	ldr	r6, [pc, #220]	; (8002a40 <USB_EPStartXfer+0x188>)
 8002964:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8002968:	ea06 46c7 	and.w	r6, r6, r7, lsl #19
 800296c:	ea46 060e 	orr.w	r6, r6, lr
 8002970:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8002972:	6927      	ldr	r7, [r4, #16]
 8002974:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8002978:	433e      	orrs	r6, r7
 800297a:	6126      	str	r6, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 800297c:	78ce      	ldrb	r6, [r1, #3]
 800297e:	2e01      	cmp	r6, #1
 8002980:	d15a      	bne.n	8002a38 <USB_EPStartXfer+0x180>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8002982:	6926      	ldr	r6, [r4, #16]
 8002984:	f026 46c0 	bic.w	r6, r6, #1610612736	; 0x60000000
 8002988:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 800298a:	6926      	ldr	r6, [r4, #16]
 800298c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8002990:	6126      	str	r6, [r4, #16]
 8002992:	e7ac      	b.n	80028ee <USB_EPStartXfer+0x36>
      if (ep->type != EP_TYPE_ISOC)
 8002994:	78ce      	ldrb	r6, [r1, #3]
 8002996:	2e01      	cmp	r6, #1
 8002998:	d0b3      	beq.n	8002902 <USB_EPStartXfer+0x4a>
        if (ep->xfer_len > 0U)
 800299a:	2b00      	cmp	r3, #0
 800299c:	d0ae      	beq.n	80028fc <USB_EPStartXfer+0x44>
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 800299e:	f891 e000 	ldrb.w	lr, [r1]
 80029a2:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 80029a6:	2401      	movs	r4, #1
 80029a8:	fa04 f40e 	lsl.w	r4, r4, lr
 80029ac:	433c      	orrs	r4, r7
 80029ae:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 80029b2:	e7a3      	b.n	80028fc <USB_EPStartXfer+0x44>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 80029b4:	f500 6530 	add.w	r5, r0, #2816	; 0xb00
 80029b8:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 80029bc:	6925      	ldr	r5, [r4, #16]
 80029be:	0ced      	lsrs	r5, r5, #19
 80029c0:	04ed      	lsls	r5, r5, #19
 80029c2:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80029c4:	6925      	ldr	r5, [r4, #16]
 80029c6:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80029ca:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80029ce:	6125      	str	r5, [r4, #16]
 80029d0:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 80029d2:	b9fb      	cbnz	r3, 8002a14 <USB_EPStartXfer+0x15c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80029d4:	6923      	ldr	r3, [r4, #16]
 80029d6:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80029da:	431d      	orrs	r5, r3
 80029dc:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80029de:	6923      	ldr	r3, [r4, #16]
 80029e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80029e4:	6123      	str	r3, [r4, #16]
    if (dma == 1U)
 80029e6:	2a01      	cmp	r2, #1
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 80029e8:	bf04      	itt	eq
 80029ea:	68cb      	ldreq	r3, [r1, #12]
 80029ec:	6163      	streq	r3, [r4, #20]
    if (ep->type == EP_TYPE_ISOC)
 80029ee:	78cb      	ldrb	r3, [r1, #3]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d10a      	bne.n	8002a0a <USB_EPStartXfer+0x152>
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 80029f4:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80029f8:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	bf0c      	ite	eq
 8002a00:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8002a04:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 8002a08:	6023      	str	r3, [r4, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8002a0a:	6823      	ldr	r3, [r4, #0]
 8002a0c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8002a10:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 8002a12:	e795      	b.n	8002940 <USB_EPStartXfer+0x88>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8002a14:	4e0a      	ldr	r6, [pc, #40]	; (8002a40 <USB_EPStartXfer+0x188>)
 8002a16:	6927      	ldr	r7, [r4, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 8002a18:	442b      	add	r3, r5
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8002a20:	ea06 46c3 	and.w	r6, r6, r3, lsl #19
 8002a24:	433e      	orrs	r6, r7
 8002a26:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	6926      	ldr	r6, [r4, #16]
 8002a2c:	435d      	muls	r5, r3
 8002a2e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8002a32:	4335      	orrs	r5, r6
 8002a34:	6125      	str	r5, [r4, #16]
 8002a36:	e7d6      	b.n	80029e6 <USB_EPStartXfer+0x12e>
    if (dma == 1U)
 8002a38:	2a01      	cmp	r2, #1
 8002a3a:	d1ae      	bne.n	800299a <USB_EPStartXfer+0xe2>
 8002a3c:	e759      	b.n	80028f2 <USB_EPStartXfer+0x3a>
 8002a3e:	bf00      	nop
 8002a40:	1ff80000 	.word	0x1ff80000

08002a44 <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 8002a44:	784b      	ldrb	r3, [r1, #1]
 8002a46:	2b01      	cmp	r3, #1
{
 8002a48:	b570      	push	{r4, r5, r6, lr}
 8002a4a:	780b      	ldrb	r3, [r1, #0]
 8002a4c:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1U)
 8002a4e:	d143      	bne.n	8002ad8 <USB_EP0StartXfer+0x94>
 8002a50:	2420      	movs	r4, #32
 8002a52:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002a56:	fb14 6303 	smlabb	r3, r4, r3, r6
 8002a5a:	691c      	ldr	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 8002a5c:	b9cd      	cbnz	r5, 8002a92 <USB_EP0StartXfer+0x4e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002a5e:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8002a62:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8002a66:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8002a68:	691c      	ldr	r4, [r3, #16]
 8002a6a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8002a6e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8002a70:	691c      	ldr	r4, [r3, #16]
 8002a72:	0ce4      	lsrs	r4, r4, #19
 8002a74:	04e4      	lsls	r4, r4, #19
 8002a76:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8002a78:	780d      	ldrb	r5, [r1, #0]
 8002a7a:	eb06 1345 	add.w	r3, r6, r5, lsl #5
    
    if (dma == 1)
 8002a7e:	2a01      	cmp	r2, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8002a80:	681c      	ldr	r4, [r3, #0]
 8002a82:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8002a86:	601c      	str	r4, [r3, #0]
    if (dma == 1)
 8002a88:	d11b      	bne.n	8002ac2 <USB_EP0StartXfer+0x7e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8002a8a:	690a      	ldr	r2, [r1, #16]
 8002a8c:	615a      	str	r2, [r3, #20]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 8002a8e:	2000      	movs	r0, #0
 8002a90:	bd70      	pop	{r4, r5, r6, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8002a92:	0ce4      	lsrs	r4, r4, #19
 8002a94:	04e4      	lsls	r4, r4, #19
 8002a96:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8002a98:	691c      	ldr	r4, [r3, #16]
 8002a9a:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 8002a9e:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8002aa2:	611c      	str	r4, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 8002aa4:	688c      	ldr	r4, [r1, #8]
 8002aa6:	42a5      	cmp	r5, r4
        ep->xfer_len = ep->maxpacket;
 8002aa8:	bf88      	it	hi
 8002aaa:	614c      	strhi	r4, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8002aac:	691c      	ldr	r4, [r3, #16]
 8002aae:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8002ab2:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8002ab4:	694c      	ldr	r4, [r1, #20]
 8002ab6:	691d      	ldr	r5, [r3, #16]
 8002ab8:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8002abc:	432c      	orrs	r4, r5
 8002abe:	611c      	str	r4, [r3, #16]
 8002ac0:	e7da      	b.n	8002a78 <USB_EP0StartXfer+0x34>
      if (ep->xfer_len > 0U)
 8002ac2:	694b      	ldr	r3, [r1, #20]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0e2      	beq.n	8002a8e <USB_EP0StartXfer+0x4a>
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 8002ac8:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 8002acc:	2301      	movs	r3, #1
 8002ace:	40ab      	lsls	r3, r5
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 8002ad6:	e7da      	b.n	8002a8e <USB_EP0StartXfer+0x4a>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8002ad8:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8002adc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8002ae0:	6903      	ldr	r3, [r0, #16]
 8002ae2:	0cdb      	lsrs	r3, r3, #19
 8002ae4:	04db      	lsls	r3, r3, #19
 8002ae6:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8002ae8:	6903      	ldr	r3, [r0, #16]
 8002aea:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8002aee:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8002af2:	6103      	str	r3, [r0, #16]
 8002af4:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0U)
 8002af6:	b105      	cbz	r5, 8002afa <USB_EP0StartXfer+0xb6>
      ep->xfer_len = ep->maxpacket;
 8002af8:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8002afa:	6904      	ldr	r4, [r0, #16]
 8002afc:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8002b00:	6104      	str	r4, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8002b02:	6904      	ldr	r4, [r0, #16]
 8002b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b08:	4323      	orrs	r3, r4
    if (dma == 1U)
 8002b0a:	2a01      	cmp	r2, #1
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 8002b0c:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8002b0e:	bf04      	itt	eq
 8002b10:	68cb      	ldreq	r3, [r1, #12]
 8002b12:	6143      	streq	r3, [r0, #20]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 8002b14:	6803      	ldr	r3, [r0, #0]
 8002b16:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8002b1a:	6003      	str	r3, [r0, #0]
 8002b1c:	e7b7      	b.n	8002a8e <USB_EP0StartXfer+0x4a>

08002b1e <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8002b1e:	b510      	push	{r4, lr}
 8002b20:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 8002b24:	b94c      	cbnz	r4, 8002b3a <USB_WritePacket+0x1c>
  {
    count32b =  (len + 3U) / 4U;
 8002b26:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8002b28:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8002b2c:	f023 0303 	bic.w	r3, r3, #3
 8002b30:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 8002b34:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++, src += 4U)
 8002b36:	4299      	cmp	r1, r3
 8002b38:	d101      	bne.n	8002b3e <USB_WritePacket+0x20>
    }
  }
  return HAL_OK;
}
 8002b3a:	2000      	movs	r0, #0
 8002b3c:	bd10      	pop	{r4, pc}
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8002b3e:	f851 0b04 	ldr.w	r0, [r1], #4
 8002b42:	6010      	str	r0, [r2, #0]
 8002b44:	e7f7      	b.n	8002b36 <USB_WritePacket+0x18>

08002b46 <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
 8002b46:	3203      	adds	r2, #3
 8002b48:	f022 0203 	bic.w	r2, r2, #3
 8002b4c:	440a      	add	r2, r1
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 8002b4e:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( i = 0U; i < count32b; i++, dest += 4U )
 8002b52:	4291      	cmp	r1, r2
 8002b54:	d101      	bne.n	8002b5a <USB_ReadPacket+0x14>
    
  }
  return ((void *)dest);
}
 8002b56:	4608      	mov	r0, r1
 8002b58:	4770      	bx	lr
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 8002b5a:	6803      	ldr	r3, [r0, #0]
 8002b5c:	f841 3b04 	str.w	r3, [r1], #4
 8002b60:	e7f7      	b.n	8002b52 <USB_ReadPacket+0xc>

08002b62 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8002b62:	784b      	ldrb	r3, [r1, #1]
 8002b64:	780a      	ldrb	r2, [r1, #0]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	f04f 0320 	mov.w	r3, #32
 8002b6c:	d10b      	bne.n	8002b86 <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 8002b6e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 8002b72:	fb13 0002 	smlabb	r0, r3, r2, r0
 8002b76:	6803      	ldr	r3, [r0, #0]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	db0b      	blt.n	8002b94 <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8002b7c:	6803      	ldr	r3, [r0, #0]
 8002b7e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b82:	6003      	str	r3, [r0, #0]
 8002b84:	e006      	b.n	8002b94 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8002b86:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8002b8a:	fb13 0002 	smlabb	r0, r3, r2, r0
 8002b8e:	6803      	ldr	r3, [r0, #0]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	daf3      	bge.n	8002b7c <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8002b94:	6803      	ldr	r3, [r0, #0]
 8002b96:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b9a:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 8002b9c:	2000      	movs	r0, #0
 8002b9e:	4770      	bx	lr

08002ba0 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 8002ba0:	784b      	ldrb	r3, [r1, #1]
 8002ba2:	780a      	ldrb	r2, [r1, #0]
 8002ba4:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002ba6:	bf0c      	ite	eq
 8002ba8:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002bac:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 8002bb0:	2320      	movs	r3, #32
 8002bb2:	fb13 0002 	smlabb	r0, r3, r2, r0
 8002bb6:	6803      	ldr	r3, [r0, #0]
 8002bb8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002bbc:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8002bbe:	78cb      	ldrb	r3, [r1, #3]
 8002bc0:	3b02      	subs	r3, #2
 8002bc2:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8002bc4:	bf9e      	ittt	ls
 8002bc6:	6803      	ldrls	r3, [r0, #0]
 8002bc8:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 8002bcc:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 8002bce:	2000      	movs	r0, #0
 8002bd0:	4770      	bx	lr

08002bd2 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8002bd2:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002bd6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002bda:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 8002bde:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8002be2:	0109      	lsls	r1, r1, #4
 8002be4:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8002be8:	4319      	orrs	r1, r3
 8002bea:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 8002bee:	2000      	movs	r0, #0
 8002bf0:	4770      	bx	lr

08002bf2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 8002bf2:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 8002bf4:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8002bf8:	f023 0302 	bic.w	r3, r3, #2
 8002bfc:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8002c00:	2003      	movs	r0, #3
 8002c02:	f7fd fd1d 	bl	8000640 <HAL_Delay>
  
  return HAL_OK;  
}
 8002c06:	2000      	movs	r0, #0
 8002c08:	bd08      	pop	{r3, pc}

08002c0a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 8002c0a:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 8002c0c:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8002c10:	f043 0302 	orr.w	r3, r3, #2
 8002c14:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 8002c18:	2003      	movs	r0, #3
 8002c1a:	f7fd fd11 	bl	8000640 <HAL_Delay>
  
  return HAL_OK;  
}
 8002c1e:	2000      	movs	r0, #0
 8002c20:	bd08      	pop	{r3, pc}

08002c22 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 8002c22:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 8002c24:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 8002c26:	4010      	ands	r0, r2
 8002c28:	4770      	bx	lr

08002c2a <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8002c2a:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8002c2e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 8002c32:	69c0      	ldr	r0, [r0, #28]
 8002c34:	4018      	ands	r0, r3
  return ((v & 0xffff0000U) >> 16U);
}
 8002c36:	0c00      	lsrs	r0, r0, #16
 8002c38:	4770      	bx	lr

08002c3a <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8002c3a:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8002c3e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 8002c42:	69c0      	ldr	r0, [r0, #28]
 8002c44:	4018      	ands	r0, r3
  return ((v & 0xFFFFU));
}
 8002c46:	b280      	uxth	r0, r0
 8002c48:	4770      	bx	lr

08002c4a <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8002c4a:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 8002c4e:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 8002c52:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8002c56:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 8002c58:	6940      	ldr	r0, [r0, #20]
  return v;
}
 8002c5a:	4010      	ands	r0, r2
 8002c5c:	4770      	bx	lr

08002c5e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8002c5e:	b510      	push	{r4, lr}
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 8002c60:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8002c64:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8002c68:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8002c6c:	40cb      	lsrs	r3, r1
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8002c6e:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8002c72:	01db      	lsls	r3, r3, #7
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8002c74:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	4323      	orrs	r3, r4
  return v;
}
 8002c7a:	4018      	ands	r0, r3
 8002c7c:	bd10      	pop	{r4, pc}

08002c7e <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 8002c7e:	6940      	ldr	r0, [r0, #20]
}
 8002c80:	f000 0001 	and.w	r0, r0, #1
 8002c84:	4770      	bx	lr

08002c86 <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8002c86:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8002c8a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002c8e:	f023 0307 	bic.w	r3, r3, #7
 8002c92:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8002c96:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8002c9a:	689a      	ldr	r2, [r3, #8]
 8002c9c:	f002 0206 	and.w	r2, r2, #6
 8002ca0:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 8002ca2:	bf02      	ittt	eq
 8002ca4:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8002ca8:	f042 0203 	orreq.w	r2, r2, #3
 8002cac:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8002cb0:	685a      	ldr	r2, [r3, #4]
 8002cb2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cb6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8002cb8:	2000      	movs	r0, #0
 8002cba:	4770      	bx	lr

08002cbc <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8002cbc:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8002cbe:	2400      	movs	r4, #0
 8002cc0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 8002cc4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8002cc8:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8002ccc:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8002cd0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8002cd4:	f044 0418 	orr.w	r4, r4, #24
 8002cd8:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8002cdc:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 8002ce0:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8002ce2:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8002ce6:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8002cea:	bf08      	it	eq
 8002cec:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 8002cf0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8002cf4:	bf04      	itt	eq
 8002cf6:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 8002cfa:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 8002cfe:	2000      	movs	r0, #0
 8002d00:	bd10      	pop	{r4, pc}
	...

08002d04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002d04:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8002d06:	3b01      	subs	r3, #1
 8002d08:	d101      	bne.n	8002d0e <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 8002d0a:	2003      	movs	r0, #3
 8002d0c:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002d0e:	6902      	ldr	r2, [r0, #16]
 8002d10:	2a00      	cmp	r2, #0
 8002d12:	daf8      	bge.n	8002d06 <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002d14:	6903      	ldr	r3, [r0, #16]
 8002d16:	4a06      	ldr	r2, [pc, #24]	; (8002d30 <USB_CoreReset+0x2c>)
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8002d1e:	3a01      	subs	r2, #1
 8002d20:	d0f3      	beq.n	8002d0a <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002d22:	6903      	ldr	r3, [r0, #16]
 8002d24:	f013 0301 	ands.w	r3, r3, #1
 8002d28:	d1f9      	bne.n	8002d1e <USB_CoreReset+0x1a>
  
  return HAL_OK;
 8002d2a:	4618      	mov	r0, r3
}
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	00030d41 	.word	0x00030d41

08002d34 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002d34:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8002d38:	b11b      	cbz	r3, 8002d42 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8002d3a:	2000      	movs	r0, #0
 8002d3c:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114

    return USBD_OK;
 8002d40:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8002d42:	2002      	movs	r0, #2
  }
}
 8002d44:	4770      	bx	lr

08002d46 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002d46:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 8002d4a:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002d4c:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002d50:	b15b      	cbz	r3, 8002d6a <USBD_CDC_EP0_RxReady+0x24>
 8002d52:	f894 0100 	ldrb.w	r0, [r4, #256]	; 0x100
 8002d56:	28ff      	cmp	r0, #255	; 0xff
 8002d58:	d007      	beq.n	8002d6a <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f894 2101 	ldrb.w	r2, [r4, #257]	; 0x101
 8002d60:	4621      	mov	r1, r4
 8002d62:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8002d64:	23ff      	movs	r3, #255	; 0xff
 8002d66:	f884 3100 	strb.w	r3, [r4, #256]	; 0x100
      
  }
  return USBD_OK;
}
 8002d6a:	2000      	movs	r0, #0
 8002d6c:	bd10      	pop	{r4, pc}
	...

08002d70 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8002d70:	2343      	movs	r3, #67	; 0x43
 8002d72:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8002d74:	4800      	ldr	r0, [pc, #0]	; (8002d78 <USBD_CDC_GetFSCfgDesc+0x8>)
 8002d76:	4770      	bx	lr
 8002d78:	20000040 	.word	0x20000040

08002d7c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8002d7c:	2343      	movs	r3, #67	; 0x43
 8002d7e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8002d80:	4800      	ldr	r0, [pc, #0]	; (8002d84 <USBD_CDC_GetHSCfgDesc+0x8>)
 8002d82:	4770      	bx	lr
 8002d84:	20000084 	.word	0x20000084

08002d88 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8002d88:	2343      	movs	r3, #67	; 0x43
 8002d8a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8002d8c:	4800      	ldr	r0, [pc, #0]	; (8002d90 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8002d8e:	4770      	bx	lr
 8002d90:	200000d4 	.word	0x200000d4

08002d94 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8002d94:	230a      	movs	r3, #10
 8002d96:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8002d98:	4800      	ldr	r0, [pc, #0]	; (8002d9c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8002d9a:	4770      	bx	lr
 8002d9c:	200000c8 	.word	0x200000c8

08002da0 <USBD_CDC_DataOut>:
{      
 8002da0:	b538      	push	{r3, r4, r5, lr}
 8002da2:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002da4:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8002da8:	f001 fc90 	bl	80046cc <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 8002dac:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8002db0:	f8c4 010c 	str.w	r0, [r4, #268]	; 0x10c
  if(pdev->pClassData != NULL)
 8002db4:	b14b      	cbz	r3, 8002dca <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8002db6:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8002dba:	f8d4 0104 	ldr.w	r0, [r4, #260]	; 0x104
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	f504 7186 	add.w	r1, r4, #268	; 0x10c
 8002dc4:	4798      	blx	r3
    return USBD_OK;
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8002dca:	2002      	movs	r0, #2
}
 8002dcc:	bd38      	pop	{r3, r4, r5, pc}
	...

08002dd0 <USBD_CDC_Setup>:
{
 8002dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002dd2:	780f      	ldrb	r7, [r1, #0]
 8002dd4:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 8002dd8:	4606      	mov	r6, r0
 8002dda:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002ddc:	d023      	beq.n	8002e26 <USBD_CDC_Setup+0x56>
 8002dde:	2b20      	cmp	r3, #32
 8002de0:	d119      	bne.n	8002e16 <USBD_CDC_Setup+0x46>
    if (req->wLength)
 8002de2:	88ca      	ldrh	r2, [r1, #6]
 8002de4:	784b      	ldrb	r3, [r1, #1]
 8002de6:	b1c2      	cbz	r2, 8002e1a <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 8002de8:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002dea:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 8002dee:	d50b      	bpl.n	8002e08 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002df0:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8002df4:	4618      	mov	r0, r3
 8002df6:	688f      	ldr	r7, [r1, #8]
 8002df8:	4629      	mov	r1, r5
 8002dfa:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 8002dfc:	88e2      	ldrh	r2, [r4, #6]
 8002dfe:	4629      	mov	r1, r5
 8002e00:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 8002e02:	f000 fb84 	bl	800350e <USBD_CtlSendData>
      break;
 8002e06:	e006      	b.n	8002e16 <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 8002e08:	f885 3100 	strb.w	r3, [r5, #256]	; 0x100
        hcdc->CmdLength = req->wLength;
 8002e0c:	f885 2101 	strb.w	r2, [r5, #257]	; 0x101
        USBD_CtlPrepareRx (pdev, 
 8002e10:	4629      	mov	r1, r5
 8002e12:	f000 fb91 	bl	8003538 <USBD_CtlPrepareRx>
}
 8002e16:	2000      	movs	r0, #0
 8002e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002e1a:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8002e1e:	6884      	ldr	r4, [r0, #8]
 8002e20:	4618      	mov	r0, r3
 8002e22:	47a0      	blx	r4
 8002e24:	e7f7      	b.n	8002e16 <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 8002e26:	784b      	ldrb	r3, [r1, #1]
 8002e28:	2b0a      	cmp	r3, #10
 8002e2a:	d1f4      	bne.n	8002e16 <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	4901      	ldr	r1, [pc, #4]	; (8002e34 <USBD_CDC_Setup+0x64>)
 8002e30:	e7e7      	b.n	8002e02 <USBD_CDC_Setup+0x32>
 8002e32:	bf00      	nop
 8002e34:	20000240 	.word	0x20000240

08002e38 <USBD_CDC_DeInit>:
{
 8002e38:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 8002e3a:	2181      	movs	r1, #129	; 0x81
{
 8002e3c:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 8002e3e:	f001 fbdd 	bl	80045fc <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8002e42:	2101      	movs	r1, #1
 8002e44:	4620      	mov	r0, r4
 8002e46:	f001 fbd9 	bl	80045fc <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8002e4a:	2182      	movs	r1, #130	; 0x82
 8002e4c:	4620      	mov	r0, r4
 8002e4e:	f001 fbd5 	bl	80045fc <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8002e52:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8002e56:	b153      	cbz	r3, 8002e6e <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8002e58:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8002e60:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8002e64:	f004 f8e4 	bl	8007030 <free>
    pdev->pClassData = NULL;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 8002e6e:	2000      	movs	r0, #0
 8002e70:	bd10      	pop	{r4, pc}

08002e72 <USBD_CDC_Init>:
{
 8002e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002e74:	7c03      	ldrb	r3, [r0, #16]
{
 8002e76:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002e78:	bb7b      	cbnz	r3, 8002eda <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 8002e7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e7e:	2202      	movs	r2, #2
 8002e80:	2181      	movs	r1, #129	; 0x81
 8002e82:	f001 fbab 	bl	80045dc <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8002e86:	f44f 7380 	mov.w	r3, #256	; 0x100
    USBD_LL_OpenEP(pdev,
 8002e8a:	2202      	movs	r2, #2
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	4620      	mov	r0, r4
 8002e90:	f001 fba4 	bl	80045dc <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8002e94:	2308      	movs	r3, #8
 8002e96:	2203      	movs	r2, #3
 8002e98:	2182      	movs	r1, #130	; 0x82
 8002e9a:	4620      	mov	r0, r4
 8002e9c:	f001 fb9e 	bl	80045dc <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8002ea0:	f44f 708e 	mov.w	r0, #284	; 0x11c
 8002ea4:	f004 f8bc 	bl	8007020 <malloc>
 8002ea8:	4606      	mov	r6, r0
 8002eaa:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 8002eae:	b320      	cbz	r0, 8002efa <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8002eb0:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002eb8:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 8002eba:	2500      	movs	r5, #0
 8002ebc:	f8c6 5114 	str.w	r5, [r6, #276]	; 0x114
    hcdc->RxState =0;
 8002ec0:	f8c6 5118 	str.w	r5, [r6, #280]	; 0x118
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002ec4:	b987      	cbnz	r7, 8002ee8 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 8002ec6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002eca:	f8d6 2104 	ldr.w	r2, [r6, #260]	; 0x104
 8002ece:	2101      	movs	r1, #1
 8002ed0:	4620      	mov	r0, r4
 8002ed2:	f001 fbed 	bl	80046b0 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8002ed6:	4638      	mov	r0, r7
 8002ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 8002eda:	2340      	movs	r3, #64	; 0x40
 8002edc:	2202      	movs	r2, #2
 8002ede:	2181      	movs	r1, #129	; 0x81
 8002ee0:	f001 fb7c 	bl	80045dc <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8002ee4:	2340      	movs	r3, #64	; 0x40
 8002ee6:	e7d0      	b.n	8002e8a <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 8002ee8:	2340      	movs	r3, #64	; 0x40
 8002eea:	f8d6 2104 	ldr.w	r2, [r6, #260]	; 0x104
 8002eee:	2101      	movs	r1, #1
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	f001 fbdd 	bl	80046b0 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8002ef6:	4628      	mov	r0, r5
 8002ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 8002efa:	2001      	movs	r0, #1
}
 8002efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002efe <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8002efe:	b119      	cbz	r1, 8002f08 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8002f00:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8002f04:	2000      	movs	r0, #0
 8002f06:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8002f08:	2002      	movs	r0, #2
  }
  
  return ret;
}
 8002f0a:	4770      	bx	lr

08002f0c <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002f0c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8002f10:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 8002f12:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
  hcdc->TxLength = length;  
 8002f16:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
}
 8002f1a:	4770      	bx	lr

08002f1c <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8002f1c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8002f20:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8002f22:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
}
 8002f26:	4770      	bx	lr

08002f28 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002f28:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8002f2c:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8002f2e:	b162      	cbz	r2, 8002f4a <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002f30:	7c04      	ldrb	r4, [r0, #16]
 8002f32:	b944      	cbnz	r4, 8002f46 <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002f34:	f44f 7380 	mov.w	r3, #256	; 0x100
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002f38:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
 8002f3c:	2101      	movs	r1, #1
 8002f3e:	f001 fbb7 	bl	80046b0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8002f42:	2000      	movs	r0, #0
 8002f44:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8002f46:	2340      	movs	r3, #64	; 0x40
 8002f48:	e7f6      	b.n	8002f38 <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 8002f4a:	2002      	movs	r0, #2
  }
}
 8002f4c:	bd10      	pop	{r4, pc}

08002f4e <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8002f4e:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8002f50:	b180      	cbz	r0, 8002f74 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8002f52:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002f56:	b113      	cbz	r3, 8002f5e <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8002f5e:	b109      	cbz	r1, 8002f64 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8002f60:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002f64:	2301      	movs	r3, #1
 8002f66:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8002f6a:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8002f6c:	f001 faf4 	bl	8004558 <USBD_LL_Init>
  
  return USBD_OK; 
 8002f70:	2000      	movs	r0, #0
 8002f72:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 8002f74:	2002      	movs	r0, #2
}
 8002f76:	bd08      	pop	{r3, pc}

08002f78 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8002f78:	b119      	cbz	r1, 8002f82 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8002f7a:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8002f7e:	2000      	movs	r0, #0
 8002f80:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8002f82:	2002      	movs	r0, #2
  }
  
  return status;
}
 8002f84:	4770      	bx	lr

08002f86 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8002f86:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8002f88:	f001 fb1a 	bl	80045c0 <USBD_LL_Start>
  
  return USBD_OK;  
}
 8002f8c:	2000      	movs	r0, #0
 8002f8e:	bd08      	pop	{r3, pc}

08002f90 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002f90:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8002f92:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002f96:	b90b      	cbnz	r3, 8002f9c <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8002f98:	2002      	movs	r0, #2
 8002f9a:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4798      	blx	r3
 8002fa0:	2800      	cmp	r0, #0
 8002fa2:	d1f9      	bne.n	8002f98 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8002fa4:	bd08      	pop	{r3, pc}

08002fa6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002fa6:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8002fa8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	4798      	blx	r3
  return USBD_OK;
}
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	bd08      	pop	{r3, pc}

08002fb4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8002fb4:	b538      	push	{r3, r4, r5, lr}
 8002fb6:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002fb8:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8002fbc:	4628      	mov	r0, r5
 8002fbe:	f000 fa76 	bl	80034ae <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8002fc2:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8002fc4:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 8002fc8:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8002fcc:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8002fd0:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 8002fd4:	f001 031f 	and.w	r3, r1, #31
 8002fd8:	2b01      	cmp	r3, #1
 8002fda:	d00e      	beq.n	8002ffa <USBD_LL_SetupStage+0x46>
 8002fdc:	d307      	bcc.n	8002fee <USBD_LL_SetupStage+0x3a>
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d010      	beq.n	8003004 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8002fe2:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002fe6:	4620      	mov	r0, r4
 8002fe8:	f001 fb16 	bl	8004618 <USBD_LL_StallEP>
    break;
 8002fec:	e003      	b.n	8002ff6 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8002fee:	4629      	mov	r1, r5
 8002ff0:	4620      	mov	r0, r4
 8002ff2:	f000 f8e7 	bl	80031c4 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8002ff6:	2000      	movs	r0, #0
 8002ff8:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8002ffa:	4629      	mov	r1, r5
 8002ffc:	4620      	mov	r0, r4
 8002ffe:	f000 f9db 	bl	80033b8 <USBD_StdItfReq>
    break;
 8003002:	e7f8      	b.n	8002ff6 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8003004:	4629      	mov	r1, r5
 8003006:	4620      	mov	r0, r4
 8003008:	f000 f9ee 	bl	80033e8 <USBD_StdEPReq>
    break;
 800300c:	e7f3      	b.n	8002ff6 <USBD_LL_SetupStage+0x42>

0800300e <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800300e:	b538      	push	{r3, r4, r5, lr}
 8003010:	4604      	mov	r4, r0
 8003012:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8003014:	bb11      	cbnz	r1, 800305c <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003016:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 800301a:	2b03      	cmp	r3, #3
 800301c:	d10f      	bne.n	800303e <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 800301e:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8003022:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8003026:	4293      	cmp	r3, r2
 8003028:	d90b      	bls.n	8003042 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 800302a:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800302c:	429a      	cmp	r2, r3
 800302e:	bf28      	it	cs
 8003030:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8003032:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8003036:	b292      	uxth	r2, r2
 8003038:	4629      	mov	r1, r5
 800303a:	f000 fa8c 	bl	8003556 <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 800303e:	2000      	movs	r0, #0
 8003040:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8003042:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	b123      	cbz	r3, 8003054 <USBD_LL_DataOutStage+0x46>
 800304a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800304e:	2a03      	cmp	r2, #3
 8003050:	d100      	bne.n	8003054 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8003052:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003054:	4620      	mov	r0, r4
 8003056:	f000 fa86 	bl	8003566 <USBD_CtlSendStatus>
 800305a:	e7f0      	b.n	800303e <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 800305c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d0eb      	beq.n	800303e <USBD_LL_DataOutStage+0x30>
 8003066:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800306a:	2a03      	cmp	r2, #3
 800306c:	d1e7      	bne.n	800303e <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 800306e:	4798      	blx	r3
 8003070:	e7e5      	b.n	800303e <USBD_LL_DataOutStage+0x30>

08003072 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8003072:	b570      	push	{r4, r5, r6, lr}
 8003074:	4613      	mov	r3, r2
 8003076:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003078:	460e      	mov	r6, r1
 800307a:	2900      	cmp	r1, #0
 800307c:	d13d      	bne.n	80030fa <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800307e:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8003082:	2a02      	cmp	r2, #2
 8003084:	d10f      	bne.n	80030a6 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8003086:	69c5      	ldr	r5, [r0, #28]
 8003088:	6a02      	ldr	r2, [r0, #32]
 800308a:	4295      	cmp	r5, r2
 800308c:	d914      	bls.n	80030b8 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 800308e:	1aaa      	subs	r2, r5, r2
 8003090:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8003092:	4619      	mov	r1, r3
 8003094:	b292      	uxth	r2, r2
 8003096:	f000 fa47 	bl	8003528 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800309a:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800309c:	461a      	mov	r2, r3
 800309e:	4619      	mov	r1, r3
 80030a0:	4620      	mov	r0, r4
 80030a2:	f001 fb05 	bl	80046b0 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80030a6:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d102      	bne.n	80030b4 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 80030b4:	2000      	movs	r0, #0
 80030b6:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 80030b8:	6983      	ldr	r3, [r0, #24]
 80030ba:	fbb3 f5f2 	udiv	r5, r3, r2
 80030be:	fb02 3515 	mls	r5, r2, r5, r3
 80030c2:	b965      	cbnz	r5, 80030de <USBD_LL_DataInStage+0x6c>
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d80a      	bhi.n	80030de <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 80030c8:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d206      	bcs.n	80030de <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80030d0:	462a      	mov	r2, r5
 80030d2:	f000 fa29 	bl	8003528 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80030d6:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 80030da:	462b      	mov	r3, r5
 80030dc:	e7de      	b.n	800309c <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80030de:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	b12b      	cbz	r3, 80030f2 <USBD_LL_DataInStage+0x80>
 80030e6:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 80030ea:	2a03      	cmp	r2, #3
 80030ec:	d101      	bne.n	80030f2 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 80030ee:	4620      	mov	r0, r4
 80030f0:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 80030f2:	4620      	mov	r0, r4
 80030f4:	f000 fa42 	bl	800357c <USBD_CtlReceiveStatus>
 80030f8:	e7d5      	b.n	80030a6 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 80030fa:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0d7      	beq.n	80030b4 <USBD_LL_DataInStage+0x42>
 8003104:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003108:	2a03      	cmp	r2, #3
 800310a:	d1d3      	bne.n	80030b4 <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 800310c:	4798      	blx	r3
 800310e:	e7d1      	b.n	80030b4 <USBD_LL_DataInStage+0x42>

08003110 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003110:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003112:	2200      	movs	r2, #0
{
 8003114:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8003116:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003118:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 800311a:	2340      	movs	r3, #64	; 0x40
 800311c:	f001 fa5e 	bl	80045dc <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003120:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003122:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8003126:	2200      	movs	r2, #0
 8003128:	2180      	movs	r1, #128	; 0x80
 800312a:	4620      	mov	r0, r4
 800312c:	f001 fa56 	bl	80045dc <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003130:	2301      	movs	r3, #1
 8003132:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8003136:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800313a:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 800313c:	b12b      	cbz	r3, 800314a <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800313e:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003142:	7921      	ldrb	r1, [r4, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	4620      	mov	r0, r4
 8003148:	4798      	blx	r3
 
  
  return USBD_OK;
}
 800314a:	2000      	movs	r0, #0
 800314c:	bd38      	pop	{r3, r4, r5, pc}

0800314e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800314e:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8003150:	2000      	movs	r0, #0
 8003152:	4770      	bx	lr

08003154 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8003154:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003158:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800315c:	2304      	movs	r3, #4
 800315e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8003162:	2000      	movs	r0, #0
 8003164:	4770      	bx	lr

08003166 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8003166:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 800316a:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 800316e:	2000      	movs	r0, #0
 8003170:	4770      	bx	lr

08003172 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8003172:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003174:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003178:	2a03      	cmp	r2, #3
 800317a:	d104      	bne.n	8003186 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 800317c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	b103      	cbz	r3, 8003186 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8003184:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8003186:	2000      	movs	r0, #0
 8003188:	bd08      	pop	{r3, pc}

0800318a <USBD_LL_IsoINIncomplete>:
 800318a:	2000      	movs	r0, #0
 800318c:	4770      	bx	lr

0800318e <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 800318e:	2000      	movs	r0, #0
 8003190:	4770      	bx	lr

08003192 <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8003192:	2000      	movs	r0, #0
 8003194:	4770      	bx	lr

08003196 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8003196:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003198:	2201      	movs	r2, #1
 800319a:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800319e:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 80031a2:	7901      	ldrb	r1, [r0, #4]
 80031a4:	6852      	ldr	r2, [r2, #4]
 80031a6:	4790      	blx	r2
   
  return USBD_OK;
}
 80031a8:	2000      	movs	r0, #0
 80031aa:	bd08      	pop	{r3, pc}

080031ac <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 80031ac:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 80031ae:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 80031b0:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 80031b2:	f001 fa31 	bl	8004618 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80031b6:	4620      	mov	r0, r4
 80031b8:	2100      	movs	r1, #0
}
 80031ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 80031be:	f001 ba2b 	b.w	8004618 <USBD_LL_StallEP>
	...

080031c4 <USBD_StdDevReq>:
{
 80031c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 80031c6:	784b      	ldrb	r3, [r1, #1]
{
 80031c8:	4604      	mov	r4, r0
 80031ca:	460d      	mov	r5, r1
  switch (req->bRequest) 
 80031cc:	2b09      	cmp	r3, #9
 80031ce:	d879      	bhi.n	80032c4 <USBD_StdDevReq+0x100>
 80031d0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80031d4:	00e500c9 	.word	0x00e500c9
 80031d8:	00d90078 	.word	0x00d90078
 80031dc:	006d0078 	.word	0x006d0078
 80031e0:	0078000a 	.word	0x0078000a
 80031e4:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 80031e8:	884b      	ldrh	r3, [r1, #2]
 80031ea:	0a1a      	lsrs	r2, r3, #8
 80031ec:	3a01      	subs	r2, #1
 80031ee:	2a06      	cmp	r2, #6
 80031f0:	d868      	bhi.n	80032c4 <USBD_StdDevReq+0x100>
 80031f2:	e8df f002 	tbb	[pc, r2]
 80031f6:	1c04      	.short	0x1c04
 80031f8:	49676729 	.word	0x49676729
 80031fc:	52          	.byte	0x52
 80031fd:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80031fe:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003202:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003204:	7c20      	ldrb	r0, [r4, #16]
 8003206:	f10d 0106 	add.w	r1, sp, #6
 800320a:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 800320c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8003210:	2a00      	cmp	r2, #0
 8003212:	d067      	beq.n	80032e4 <USBD_StdDevReq+0x120>
 8003214:	88eb      	ldrh	r3, [r5, #6]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d064      	beq.n	80032e4 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 800321a:	429a      	cmp	r2, r3
 800321c:	bf28      	it	cs
 800321e:	461a      	movcs	r2, r3
 8003220:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8003224:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 8003226:	4620      	mov	r0, r4
 8003228:	f000 f971 	bl	800350e <USBD_CtlSendData>
 800322c:	e05a      	b.n	80032e4 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 800322e:	7c02      	ldrb	r2, [r0, #16]
 8003230:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003234:	b932      	cbnz	r2, 8003244 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003238:	f10d 0006 	add.w	r0, sp, #6
 800323c:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800323e:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003240:	7043      	strb	r3, [r0, #1]
 8003242:	e7e3      	b.n	800320c <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003246:	e7f7      	b.n	8003238 <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8003248:	b2db      	uxtb	r3, r3
 800324a:	2b05      	cmp	r3, #5
 800324c:	d83a      	bhi.n	80032c4 <USBD_StdDevReq+0x100>
 800324e:	e8df f003 	tbb	[pc, r3]
 8003252:	0703      	.short	0x0703
 8003254:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003258:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	e7d1      	b.n	8003204 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003260:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	e7cd      	b.n	8003204 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003268:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	e7c9      	b.n	8003204 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003270:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	e7c5      	b.n	8003204 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003278:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	e7c1      	b.n	8003204 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003280:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	e7bd      	b.n	8003204 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003288:	7c03      	ldrb	r3, [r0, #16]
 800328a:	b9db      	cbnz	r3, 80032c4 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800328c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003290:	f10d 0006 	add.w	r0, sp, #6
 8003294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003296:	4798      	blx	r3
 8003298:	e7b8      	b.n	800320c <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800329a:	7c03      	ldrb	r3, [r0, #16]
 800329c:	b993      	cbnz	r3, 80032c4 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800329e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80032a2:	f10d 0006 	add.w	r0, sp, #6
 80032a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a8:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80032aa:	2307      	movs	r3, #7
 80032ac:	e7c8      	b.n	8003240 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 80032ae:	888b      	ldrh	r3, [r1, #4]
 80032b0:	b943      	cbnz	r3, 80032c4 <USBD_StdDevReq+0x100>
 80032b2:	88cb      	ldrh	r3, [r1, #6]
 80032b4:	b933      	cbnz	r3, 80032c4 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80032b6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80032ba:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80032bc:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80032be:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80032c2:	d103      	bne.n	80032cc <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 80032c4:	4620      	mov	r0, r4
 80032c6:	f7ff ff71 	bl	80031ac <USBD_CtlError.constprop.0>
    break;
 80032ca:	e00b      	b.n	80032e4 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 80032cc:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 80032d0:	4629      	mov	r1, r5
 80032d2:	f001 f9d1 	bl	8004678 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 80032d6:	4620      	mov	r0, r4
 80032d8:	f000 f945 	bl	8003566 <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 80032dc:	b12d      	cbz	r5, 80032ea <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 80032de:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80032e0:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 80032e4:	2000      	movs	r0, #0
 80032e6:	b003      	add	sp, #12
 80032e8:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80032ea:	2301      	movs	r3, #1
 80032ec:	e7f8      	b.n	80032e0 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 80032ee:	7889      	ldrb	r1, [r1, #2]
 80032f0:	4d30      	ldr	r5, [pc, #192]	; (80033b4 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80032f2:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 80032f4:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80032f6:	d8e5      	bhi.n	80032c4 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 80032f8:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d00c      	beq.n	800331a <USBD_StdDevReq+0x156>
 8003300:	2b03      	cmp	r3, #3
 8003302:	d1df      	bne.n	80032c4 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8003304:	b9b1      	cbnz	r1, 8003334 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003306:	2302      	movs	r3, #2
 8003308:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 800330c:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 800330e:	f7ff fe4a 	bl	8002fa6 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8003312:	4620      	mov	r0, r4
 8003314:	f000 f927 	bl	8003566 <USBD_CtlSendStatus>
 8003318:	e7e4      	b.n	80032e4 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 800331a:	2900      	cmp	r1, #0
 800331c:	d0f9      	beq.n	8003312 <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 800331e:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003320:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8003322:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003324:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003328:	4620      	mov	r0, r4
 800332a:	f7ff fe31 	bl	8002f90 <USBD_SetClassConfig>
 800332e:	2802      	cmp	r0, #2
 8003330:	d1ef      	bne.n	8003312 <USBD_StdDevReq+0x14e>
 8003332:	e7c7      	b.n	80032c4 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8003334:	6841      	ldr	r1, [r0, #4]
 8003336:	2901      	cmp	r1, #1
 8003338:	d0eb      	beq.n	8003312 <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 800333a:	b2c9      	uxtb	r1, r1
 800333c:	f7ff fe33 	bl	8002fa6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8003340:	7829      	ldrb	r1, [r5, #0]
 8003342:	6061      	str	r1, [r4, #4]
 8003344:	e7f0      	b.n	8003328 <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8003346:	88ca      	ldrh	r2, [r1, #6]
 8003348:	2a01      	cmp	r2, #1
 800334a:	d1bb      	bne.n	80032c4 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 800334c:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003350:	2b02      	cmp	r3, #2
 8003352:	d003      	beq.n	800335c <USBD_StdDevReq+0x198>
 8003354:	2b03      	cmp	r3, #3
 8003356:	d1b5      	bne.n	80032c4 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8003358:	1d01      	adds	r1, r0, #4
 800335a:	e764      	b.n	8003226 <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 800335c:	4601      	mov	r1, r0
 800335e:	2300      	movs	r3, #0
 8003360:	f841 3f08 	str.w	r3, [r1, #8]!
 8003364:	e75f      	b.n	8003226 <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8003366:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800336a:	3b02      	subs	r3, #2
 800336c:	2b01      	cmp	r3, #1
 800336e:	d8a9      	bhi.n	80032c4 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003370:	2301      	movs	r3, #1
 8003372:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8003374:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8003378:	b10b      	cbz	r3, 800337e <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800337a:	2303      	movs	r3, #3
 800337c:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 800337e:	2202      	movs	r2, #2
 8003380:	f104 010c 	add.w	r1, r4, #12
 8003384:	e74f      	b.n	8003226 <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003386:	884b      	ldrh	r3, [r1, #2]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d1ab      	bne.n	80032e4 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 800338c:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003390:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003394:	4629      	mov	r1, r5
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	4620      	mov	r0, r4
 800339a:	4798      	blx	r3
 800339c:	e7b9      	b.n	8003312 <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 800339e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80033a2:	3b02      	subs	r3, #2
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d88d      	bhi.n	80032c4 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80033a8:	884b      	ldrh	r3, [r1, #2]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d19a      	bne.n	80032e4 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 80033ae:	2300      	movs	r3, #0
 80033b0:	e7ec      	b.n	800338c <USBD_StdDevReq+0x1c8>
 80033b2:	bf00      	nop
 80033b4:	20000241 	.word	0x20000241

080033b8 <USBD_StdItfReq>:
{
 80033b8:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 80033ba:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80033be:	2b03      	cmp	r3, #3
{
 80033c0:	4604      	mov	r4, r0
 80033c2:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 80033c4:	d10d      	bne.n	80033e2 <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 80033c6:	790b      	ldrb	r3, [r1, #4]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d80a      	bhi.n	80033e2 <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 80033cc:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 80033d4:	88eb      	ldrh	r3, [r5, #6]
 80033d6:	b913      	cbnz	r3, 80033de <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 80033d8:	4620      	mov	r0, r4
 80033da:	f000 f8c4 	bl	8003566 <USBD_CtlSendStatus>
}
 80033de:	2000      	movs	r0, #0
 80033e0:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 80033e2:	f7ff fee3 	bl	80031ac <USBD_CtlError.constprop.0>
    break;
 80033e6:	e7fa      	b.n	80033de <USBD_StdItfReq+0x26>

080033e8 <USBD_StdEPReq>:
{
 80033e8:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 80033ea:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 80033ec:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 80033ee:	f002 0260 	and.w	r2, r2, #96	; 0x60
 80033f2:	2a20      	cmp	r2, #32
{
 80033f4:	4604      	mov	r4, r0
 80033f6:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 80033f8:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 80033fa:	d105      	bne.n	8003408 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 80033fc:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	4798      	blx	r3
}
 8003404:	2000      	movs	r0, #0
 8003406:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8003408:	784a      	ldrb	r2, [r1, #1]
 800340a:	2a01      	cmp	r2, #1
 800340c:	d01c      	beq.n	8003448 <USBD_StdEPReq+0x60>
 800340e:	d32a      	bcc.n	8003466 <USBD_StdEPReq+0x7e>
 8003410:	2a03      	cmp	r2, #3
 8003412:	d1f7      	bne.n	8003404 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8003414:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003418:	2a02      	cmp	r2, #2
 800341a:	d040      	beq.n	800349e <USBD_StdEPReq+0xb6>
 800341c:	2a03      	cmp	r2, #3
 800341e:	d002      	beq.n	8003426 <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8003420:	f7ff fec4 	bl	80031ac <USBD_CtlError.constprop.0>
      break;
 8003424:	e7ee      	b.n	8003404 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003426:	884a      	ldrh	r2, [r1, #2]
 8003428:	b922      	cbnz	r2, 8003434 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800342a:	065e      	lsls	r6, r3, #25
 800342c:	d002      	beq.n	8003434 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 800342e:	4619      	mov	r1, r3
 8003430:	f001 f8f2 	bl	8004618 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8003434:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003438:	4629      	mov	r1, r5
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	4620      	mov	r0, r4
 800343e:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003440:	4620      	mov	r0, r4
 8003442:	f000 f890 	bl	8003566 <USBD_CtlSendStatus>
 8003446:	e7dd      	b.n	8003404 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8003448:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800344c:	2a02      	cmp	r2, #2
 800344e:	d026      	beq.n	800349e <USBD_StdEPReq+0xb6>
 8003450:	2a03      	cmp	r2, #3
 8003452:	d1e5      	bne.n	8003420 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003454:	884a      	ldrh	r2, [r1, #2]
 8003456:	2a00      	cmp	r2, #0
 8003458:	d1d4      	bne.n	8003404 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 800345a:	0659      	lsls	r1, r3, #25
 800345c:	d0f0      	beq.n	8003440 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 800345e:	4619      	mov	r1, r3
 8003460:	f001 f8e8 	bl	8004634 <USBD_LL_ClearStallEP>
 8003464:	e7e6      	b.n	8003434 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8003466:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800346a:	2a02      	cmp	r2, #2
 800346c:	d017      	beq.n	800349e <USBD_StdEPReq+0xb6>
 800346e:	2a03      	cmp	r2, #3
 8003470:	d1d6      	bne.n	8003420 <USBD_StdEPReq+0x38>
 8003472:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003476:	f016 0f80 	tst.w	r6, #128	; 0x80
 800347a:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 800347e:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003480:	bf14      	ite	ne
 8003482:	3514      	addne	r5, #20
 8003484:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003488:	f001 f8e2 	bl	8004650 <USBD_LL_IsStallEP>
 800348c:	b168      	cbz	r0, 80034aa <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 800348e:	2301      	movs	r3, #1
 8003490:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8003492:	2202      	movs	r2, #2
 8003494:	4629      	mov	r1, r5
 8003496:	4620      	mov	r0, r4
 8003498:	f000 f839 	bl	800350e <USBD_CtlSendData>
      break;
 800349c:	e7b2      	b.n	8003404 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 800349e:	065a      	lsls	r2, r3, #25
 80034a0:	d0b0      	beq.n	8003404 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 80034a2:	4619      	mov	r1, r3
 80034a4:	f001 f8b8 	bl	8004618 <USBD_LL_StallEP>
 80034a8:	e7ac      	b.n	8003404 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 80034aa:	6028      	str	r0, [r5, #0]
 80034ac:	e7f1      	b.n	8003492 <USBD_StdEPReq+0xaa>

080034ae <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 80034ae:	780b      	ldrb	r3, [r1, #0]
 80034b0:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80034b2:	784b      	ldrb	r3, [r1, #1]
 80034b4:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80034b6:	78ca      	ldrb	r2, [r1, #3]
 80034b8:	788b      	ldrb	r3, [r1, #2]
 80034ba:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80034be:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 80034c0:	794a      	ldrb	r2, [r1, #5]
 80034c2:	790b      	ldrb	r3, [r1, #4]
 80034c4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80034c8:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 80034ca:	79ca      	ldrb	r2, [r1, #7]
 80034cc:	798b      	ldrb	r3, [r1, #6]
 80034ce:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80034d2:	80c3      	strh	r3, [r0, #6]
 80034d4:	4770      	bx	lr

080034d6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80034d6:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 80034d8:	b188      	cbz	r0, 80034fe <USBD_GetString+0x28>
 80034da:	4605      	mov	r5, r0
 80034dc:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 80034de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	2c00      	cmp	r4, #0
 80034e6:	d1f9      	bne.n	80034dc <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	3302      	adds	r3, #2
 80034ec:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 80034ee:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80034f0:	2303      	movs	r3, #3
 80034f2:	704b      	strb	r3, [r1, #1]
 80034f4:	3801      	subs	r0, #1
 80034f6:	2302      	movs	r3, #2
    while (*desc != '\0') 
 80034f8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80034fc:	b905      	cbnz	r5, 8003500 <USBD_GetString+0x2a>
 80034fe:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8003500:	1c5a      	adds	r2, r3, #1
 8003502:	b2d2      	uxtb	r2, r2
 8003504:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8003506:	3302      	adds	r3, #2
 8003508:	b2db      	uxtb	r3, r3
 800350a:	548c      	strb	r4, [r1, r2]
 800350c:	e7f4      	b.n	80034f8 <USBD_GetString+0x22>

0800350e <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800350e:	b510      	push	{r4, lr}
 8003510:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003512:	2202      	movs	r2, #2
 8003514:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8003518:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800351a:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 800351c:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800351e:	2100      	movs	r1, #0
 8003520:	f001 f8b8 	bl	8004694 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003524:	2000      	movs	r0, #0
 8003526:	bd10      	pop	{r4, pc}

08003528 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003528:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 800352a:	4613      	mov	r3, r2
 800352c:	460a      	mov	r2, r1
 800352e:	2100      	movs	r1, #0
 8003530:	f001 f8b0 	bl	8004694 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003534:	2000      	movs	r0, #0
 8003536:	bd08      	pop	{r3, pc}

08003538 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003538:	b510      	push	{r4, lr}
 800353a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 800353c:	2203      	movs	r2, #3
 800353e:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8003542:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003546:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8003548:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 800354c:	2100      	movs	r1, #0
 800354e:	f001 f8af 	bl	80046b0 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8003552:	2000      	movs	r0, #0
 8003554:	bd10      	pop	{r4, pc}

08003556 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8003556:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8003558:	4613      	mov	r3, r2
 800355a:	460a      	mov	r2, r1
 800355c:	2100      	movs	r1, #0
 800355e:	f001 f8a7 	bl	80046b0 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8003562:	2000      	movs	r0, #0
 8003564:	bd08      	pop	{r3, pc}

08003566 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8003566:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003568:	2304      	movs	r3, #4
 800356a:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 800356e:	2300      	movs	r3, #0
 8003570:	461a      	mov	r2, r3
 8003572:	4619      	mov	r1, r3
 8003574:	f001 f88e 	bl	8004694 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003578:	2000      	movs	r0, #0
 800357a:	bd08      	pop	{r3, pc}

0800357c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 800357c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 800357e:	2305      	movs	r3, #5
 8003580:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003584:	2300      	movs	r3, #0
 8003586:	461a      	mov	r2, r3
 8003588:	4619      	mov	r1, r3
 800358a:	f001 f891 	bl	80046b0 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 800358e:	2000      	movs	r0, #0
 8003590:	bd08      	pop	{r3, pc}
	...

08003594 <sendReset>:
#include "stm32f4xx_hal.h"

// Based on devararendy library on mbed.com

void sendReset() {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8003594:	2200      	movs	r2, #0
 8003596:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800359a:	4801      	ldr	r0, [pc, #4]	; (80035a0 <sendReset+0xc>)
 800359c:	f7fd b9c6 	b.w	800092c <HAL_GPIO_WritePin>
 80035a0:	40020000 	.word	0x40020000

080035a4 <send0>:
	//wait_us(60);
}

void send0() {
 80035a4:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80035a6:	4c25      	ldr	r4, [pc, #148]	; (800363c <send0+0x98>)
 80035a8:	2201      	movs	r2, #1
 80035aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035ae:	4620      	mov	r0, r4
 80035b0:	f7fd f9bc 	bl	800092c <HAL_GPIO_WritePin>

//--------------hitung manual
	asm("nop");
 80035b4:	bf00      	nop
	asm("nop");
 80035b6:	bf00      	nop
	asm("nop");
 80035b8:	bf00      	nop
	asm("nop");
 80035ba:	bf00      	nop
	asm("nop");
 80035bc:	bf00      	nop
	asm("nop");
 80035be:	bf00      	nop
	asm("nop");
 80035c0:	bf00      	nop
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80035c2:	2200      	movs	r2, #0
 80035c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035c8:	4620      	mov	r0, r4
 80035ca:	f7fd f9af 	bl	800092c <HAL_GPIO_WritePin>

//-----------------hitung manual
	asm("nop");
 80035ce:	bf00      	nop
	asm("nop");
 80035d0:	bf00      	nop
	asm("nop");
 80035d2:	bf00      	nop
	asm("nop");
 80035d4:	bf00      	nop
	asm("nop");
 80035d6:	bf00      	nop

	asm("nop");
 80035d8:	bf00      	nop
	asm("nop");
 80035da:	bf00      	nop
	asm("nop");
 80035dc:	bf00      	nop
	asm("nop");
 80035de:	bf00      	nop
	asm("nop");
 80035e0:	bf00      	nop

	asm("nop");
 80035e2:	bf00      	nop
	asm("nop");
 80035e4:	bf00      	nop
	asm("nop");
 80035e6:	bf00      	nop
	asm("nop");
 80035e8:	bf00      	nop
	asm("nop");
 80035ea:	bf00      	nop

	asm("nop");
 80035ec:	bf00      	nop
	asm("nop");
 80035ee:	bf00      	nop
	asm("nop");
 80035f0:	bf00      	nop
	asm("nop");
 80035f2:	bf00      	nop
	asm("nop");
 80035f4:	bf00      	nop

	asm("nop");
 80035f6:	bf00      	nop
	asm("nop");
 80035f8:	bf00      	nop
	asm("nop");
 80035fa:	bf00      	nop
	asm("nop");
 80035fc:	bf00      	nop
	asm("nop");
 80035fe:	bf00      	nop

	asm("nop");
 8003600:	bf00      	nop
	asm("nop");
 8003602:	bf00      	nop
	asm("nop");
 8003604:	bf00      	nop
	asm("nop");
 8003606:	bf00      	nop
	asm("nop");
 8003608:	bf00      	nop

	asm("nop");
 800360a:	bf00      	nop
	asm("nop");
 800360c:	bf00      	nop
	asm("nop");
 800360e:	bf00      	nop
	asm("nop");
 8003610:	bf00      	nop
	asm("nop");
 8003612:	bf00      	nop

	asm("nop");
 8003614:	bf00      	nop
	asm("nop");
 8003616:	bf00      	nop
	asm("nop");
 8003618:	bf00      	nop
	asm("nop");
 800361a:	bf00      	nop
	asm("nop");
 800361c:	bf00      	nop
	asm("nop");
 800361e:	bf00      	nop
	asm("nop");
 8003620:	bf00      	nop
	asm("nop");
 8003622:	bf00      	nop
	asm("nop");
 8003624:	bf00      	nop
	asm("nop");
 8003626:	bf00      	nop

	asm("nop");
 8003628:	bf00      	nop
	asm("nop");
 800362a:	bf00      	nop
	asm("nop");
 800362c:	bf00      	nop
	asm("nop");
 800362e:	bf00      	nop
	asm("nop");
 8003630:	bf00      	nop

	asm("nop");
 8003632:	bf00      	nop
	asm("nop");
 8003634:	bf00      	nop
	asm("nop");
 8003636:	bf00      	nop
 8003638:	bd10      	pop	{r4, pc}
 800363a:	bf00      	nop
 800363c:	40020000 	.word	0x40020000

08003640 <send1>:
}
void send1() {
 8003640:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8003642:	4c2c      	ldr	r4, [pc, #176]	; (80036f4 <send1+0xb4>)
 8003644:	2201      	movs	r2, #1
 8003646:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800364a:	4620      	mov	r0, r4
 800364c:	f7fd f96e 	bl	800092c <HAL_GPIO_WritePin>

	//-----------------------------------
	asm("nop");
 8003650:	bf00      	nop
	asm("nop");
 8003652:	bf00      	nop
	asm("nop");
 8003654:	bf00      	nop
	asm("nop");
 8003656:	bf00      	nop
	asm("nop");
 8003658:	bf00      	nop

	asm("nop");
 800365a:	bf00      	nop
	asm("nop");
 800365c:	bf00      	nop
	asm("nop");
 800365e:	bf00      	nop
	asm("nop");
 8003660:	bf00      	nop
	asm("nop");
 8003662:	bf00      	nop

	asm("nop");
 8003664:	bf00      	nop
	asm("nop");
 8003666:	bf00      	nop
	asm("nop");
 8003668:	bf00      	nop
	asm("nop");
 800366a:	bf00      	nop
	asm("nop");
 800366c:	bf00      	nop

	asm("nop");
 800366e:	bf00      	nop
	asm("nop");
 8003670:	bf00      	nop
	asm("nop");
 8003672:	bf00      	nop
	asm("nop");
 8003674:	bf00      	nop
	asm("nop");
 8003676:	bf00      	nop

	asm("nop");
 8003678:	bf00      	nop
	asm("nop");
 800367a:	bf00      	nop
	asm("nop");
 800367c:	bf00      	nop
	asm("nop");
 800367e:	bf00      	nop
	asm("nop");
 8003680:	bf00      	nop

	asm("nop");
 8003682:	bf00      	nop
	asm("nop");
 8003684:	bf00      	nop
	asm("nop");
 8003686:	bf00      	nop
	asm("nop");
 8003688:	bf00      	nop
	asm("nop");
 800368a:	bf00      	nop

	asm("nop");
 800368c:	bf00      	nop
	asm("nop");
 800368e:	bf00      	nop
	asm("nop");
 8003690:	bf00      	nop
	asm("nop");
 8003692:	bf00      	nop
	asm("nop");
 8003694:	bf00      	nop

	asm("nop");
 8003696:	bf00      	nop
	asm("nop");
 8003698:	bf00      	nop
	asm("nop");
 800369a:	bf00      	nop
	asm("nop");
 800369c:	bf00      	nop
	asm("nop");
 800369e:	bf00      	nop

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80036a0:	2200      	movs	r2, #0
 80036a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036a6:	4620      	mov	r0, r4
 80036a8:	f7fd f940 	bl	800092c <HAL_GPIO_WritePin>
	//-----------------hitung manual
	asm("nop");
 80036ac:	bf00      	nop
	asm("nop");
 80036ae:	bf00      	nop
	asm("nop");
 80036b0:	bf00      	nop
	asm("nop");
 80036b2:	bf00      	nop
	asm("nop");
 80036b4:	bf00      	nop

	asm("nop");
 80036b6:	bf00      	nop
	asm("nop");
 80036b8:	bf00      	nop
	asm("nop");
 80036ba:	bf00      	nop
	asm("nop");
 80036bc:	bf00      	nop
	asm("nop");
 80036be:	bf00      	nop

	asm("nop");
 80036c0:	bf00      	nop
	asm("nop");
 80036c2:	bf00      	nop
	asm("nop");
 80036c4:	bf00      	nop
	asm("nop");
 80036c6:	bf00      	nop
	asm("nop");
 80036c8:	bf00      	nop

	asm("nop");
 80036ca:	bf00      	nop
	asm("nop");
 80036cc:	bf00      	nop
	asm("nop");
 80036ce:	bf00      	nop
	asm("nop");
 80036d0:	bf00      	nop
	asm("nop");
 80036d2:	bf00      	nop

	asm("nop");
 80036d4:	bf00      	nop
	asm("nop");
 80036d6:	bf00      	nop
	asm("nop");
 80036d8:	bf00      	nop
	asm("nop");
 80036da:	bf00      	nop
	asm("nop");
 80036dc:	bf00      	nop

	asm("nop");
 80036de:	bf00      	nop
	asm("nop");
 80036e0:	bf00      	nop
	asm("nop");
 80036e2:	bf00      	nop
	asm("nop");
 80036e4:	bf00      	nop
	asm("nop");
 80036e6:	bf00      	nop

	asm("nop");
 80036e8:	bf00      	nop
	asm("nop");
 80036ea:	bf00      	nop
	asm("nop");
 80036ec:	bf00      	nop
	asm("nop");
 80036ee:	bf00      	nop
	asm("nop");
 80036f0:	bf00      	nop
 80036f2:	bd10      	pop	{r4, pc}
 80036f4:	40020000 	.word	0x40020000

080036f8 <writeByte>:
}

void writeByte(uint8_t data) {
 80036f8:	b538      	push	{r3, r4, r5, lr}
 80036fa:	4605      	mov	r5, r0
	for (int x = 7; x >= 0; x--) {
 80036fc:	2407      	movs	r4, #7
		if (data & (1 << x)) {
 80036fe:	fa45 f304 	asr.w	r3, r5, r4
 8003702:	07db      	lsls	r3, r3, #31
 8003704:	d505      	bpl.n	8003712 <writeByte+0x1a>
			//bit is high
			send1();
 8003706:	f7ff ff9b 	bl	8003640 <send1>
	for (int x = 7; x >= 0; x--) {
 800370a:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
 800370e:	d2f6      	bcs.n	80036fe <writeByte+0x6>
		} else {
			//bit is low
			send0();
		}
	}
}
 8003710:	bd38      	pop	{r3, r4, r5, pc}
			send0();
 8003712:	f7ff ff47 	bl	80035a4 <send0>
 8003716:	e7f8      	b.n	800370a <writeByte+0x12>

08003718 <writeColor>:

void writeColor(uint32_t RGB) {
 8003718:	b510      	push	{r4, lr}
 800371a:	4604      	mov	r4, r0
	writeByte((RGB & 0xFF00) >> 8); //green
 800371c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8003720:	f7ff ffea 	bl	80036f8 <writeByte>
	writeByte((RGB & 0xFF0000) >> 16); //red
 8003724:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8003728:	f7ff ffe6 	bl	80036f8 <writeByte>
	writeByte(RGB & 0xFF); //blue
 800372c:	b2e0      	uxtb	r0, r4
}
 800372e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	writeByte(RGB & 0xFF); //blue
 8003732:	f7ff bfe1 	b.w	80036f8 <writeByte>

08003736 <sendColors>:

void send1Color(uint32_t RGB) {
	writeColor(RGB);
	sendReset();
}
void sendColors(uint32_t * const colorBuffer, size_t len) {
 8003736:	b570      	push	{r4, r5, r6, lr}
 8003738:	4606      	mov	r6, r0
 800373a:	460d      	mov	r5, r1
	for (int x = 0; x < len; x++) {
 800373c:	2400      	movs	r4, #0
 800373e:	42ac      	cmp	r4, r5
 8003740:	d103      	bne.n	800374a <sendColors+0x14>
		writeColor(colorBuffer[x]);
	}
	sendReset();
}
 8003742:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	sendReset();
 8003746:	f7ff bf25 	b.w	8003594 <sendReset>
		writeColor(colorBuffer[x]);
 800374a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800374e:	f7ff ffe3 	bl	8003718 <writeColor>
	for (int x = 0; x < len; x++) {
 8003752:	3401      	adds	r4, #1
 8003754:	e7f3      	b.n	800373e <sendColors+0x8>
	...

08003758 <enableSensor>:
struct {
	VL53L1_Dev_t chip;
	uint8_t valid;
} sensors[16];

int enableSensor(int i) {
 8003758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	sensors[i].chip.I2cDevAddr = 0x29 << 1;
 800375c:	4abe      	ldr	r2, [pc, #760]	; (8003a58 <enableSensor+0x300>)
 800375e:	f44f 756a 	mov.w	r5, #936	; 0x3a8
 8003762:	fb05 2300 	mla	r3, r5, r0, r2
	if (i < 8) {
 8003766:	2807      	cmp	r0, #7
 8003768:	4690      	mov	r8, r2
		sensors[i].chip.I2cHandle = &hi2c1;
	} else {
		sensors[i].chip.I2cHandle = &hi2c2;
	}

	sensors[i].valid = 0;
 800376a:	fb05 8500 	mla	r5, r5, r0, r8
		sensors[i].chip.I2cHandle = &hi2c1;
 800376e:	bfd4      	ite	le
 8003770:	4aba      	ldrle	r2, [pc, #744]	; (8003a5c <enableSensor+0x304>)
		sensors[i].chip.I2cHandle = &hi2c2;
 8003772:	4abb      	ldrgt	r2, [pc, #748]	; (8003a60 <enableSensor+0x308>)
 8003774:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
	sensors[i].chip.I2cDevAddr = 0x29 << 1;
 8003778:	2152      	movs	r1, #82	; 0x52
int enableSensor(int i) {
 800377a:	b094      	sub	sp, #80	; 0x50
	sensors[i].chip.I2cDevAddr = 0x29 << 1;
 800377c:	f883 1398 	strb.w	r1, [r3, #920]	; 0x398
	sensors[i].valid = 0;
 8003780:	2300      	movs	r3, #0

	char buff[15];
	sprintf(buff, "sensor: %d\n", i);
 8003782:	4602      	mov	r2, r0
	sensors[i].valid = 0;
 8003784:	f885 33a4 	strb.w	r3, [r5, #932]	; 0x3a4
	sprintf(buff, "sensor: %d\n", i);
 8003788:	49b6      	ldr	r1, [pc, #728]	; (8003a64 <enableSensor+0x30c>)
int enableSensor(int i) {
 800378a:	4606      	mov	r6, r0
	sprintf(buff, "sensor: %d\n", i);
 800378c:	a801      	add	r0, sp, #4
 800378e:	f003 fd27 	bl	80071e0 <siprintf>
	HAL_UART_Transmit(&huart1, buff, strlen(buff), 0xFFFF);
 8003792:	a801      	add	r0, sp, #4
 8003794:	f7fc fd24 	bl	80001e0 <strlen>
 8003798:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800379c:	b282      	uxth	r2, r0
 800379e:	a901      	add	r1, sp, #4
 80037a0:	48b1      	ldr	r0, [pc, #708]	; (8003a68 <enableSensor+0x310>)
 80037a2:	f7fe fd6f 	bl	8002284 <HAL_UART_Transmit>

	/*** VL53L1X Initialization ***/
	VL53L1_Error err;
	err = VL53L1_WaitDeviceBooted(&sensors[i].chip);
 80037a6:	4628      	mov	r0, r5
 80037a8:	f001 f866 	bl	8004878 <VL53L1_WaitDeviceBooted>
	if (err != VL53L1_ERROR_NONE) {
 80037ac:	4602      	mov	r2, r0
 80037ae:	b1f0      	cbz	r0, 80037ee <enableSensor+0x96>
		uint8_t msg[] = "VL53L1_WaitDeviceBooted failed    \n";
 80037b0:	4bae      	ldr	r3, [pc, #696]	; (8003a6c <enableSensor+0x314>)
 80037b2:	ac05      	add	r4, sp, #20
 80037b4:	f103 0720 	add.w	r7, r3, #32
 80037b8:	6818      	ldr	r0, [r3, #0]
 80037ba:	6859      	ldr	r1, [r3, #4]
 80037bc:	4625      	mov	r5, r4
 80037be:	c503      	stmia	r5!, {r0, r1}
 80037c0:	3308      	adds	r3, #8
 80037c2:	42bb      	cmp	r3, r7
 80037c4:	462c      	mov	r4, r5
 80037c6:	d1f7      	bne.n	80037b8 <enableSensor+0x60>
 80037c8:	6818      	ldr	r0, [r3, #0]
 80037ca:	6028      	str	r0, [r5, #0]
		uint8_t len = sizeof(msg) - 1;
		msg[len - 1 - 1] = i + '0';
		msg[len - 3 - 1] = err + '0';
 80037cc:	3230      	adds	r2, #48	; 0x30
 80037ce:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
		msg[len - 1 - 1] = i + '0';
 80037d2:	3630      	adds	r6, #48	; 0x30
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 80037d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037d8:	2223      	movs	r2, #35	; 0x23
 80037da:	a905      	add	r1, sp, #20
 80037dc:	48a2      	ldr	r0, [pc, #648]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 80037de:	f88d 6035 	strb.w	r6, [sp, #53]	; 0x35
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 80037e2:	f7fe fd4f 	bl	8002284 <HAL_UART_Transmit>
		return 1;
 80037e6:	2001      	movs	r0, #1
		msg[len - 1 - 1] = i + '0';
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
	}
	sensors[i].valid = 1;
	return 0;
}
 80037e8:	b014      	add	sp, #80	; 0x50
 80037ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		uint8_t msg[] = "VL53L1_WaitDeviceBooted OK  \n";
 80037ee:	4ba0      	ldr	r3, [pc, #640]	; (8003a70 <enableSensor+0x318>)
 80037f0:	aa05      	add	r2, sp, #20
 80037f2:	f103 0718 	add.w	r7, r3, #24
 80037f6:	6818      	ldr	r0, [r3, #0]
 80037f8:	6859      	ldr	r1, [r3, #4]
 80037fa:	4614      	mov	r4, r2
 80037fc:	c403      	stmia	r4!, {r0, r1}
 80037fe:	3308      	adds	r3, #8
 8003800:	42bb      	cmp	r3, r7
 8003802:	4622      	mov	r2, r4
 8003804:	d1f7      	bne.n	80037f6 <enableSensor+0x9e>
 8003806:	6818      	ldr	r0, [r3, #0]
 8003808:	889b      	ldrh	r3, [r3, #4]
 800380a:	6020      	str	r0, [r4, #0]
		msg[len - 1 - 1] = i + '0';
 800380c:	b2f7      	uxtb	r7, r6
		uint8_t msg[] = "VL53L1_WaitDeviceBooted OK  \n";
 800380e:	80a3      	strh	r3, [r4, #4]
		msg[len - 1 - 1] = i + '0';
 8003810:	f107 0430 	add.w	r4, r7, #48	; 0x30
	err = VL53L1_SetDeviceAddress(&sensors[i].chip, (0x29 + i + 1) << 1);
 8003814:	372a      	adds	r7, #42	; 0x2a
 8003816:	007f      	lsls	r7, r7, #1
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003818:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800381c:	221d      	movs	r2, #29
 800381e:	a905      	add	r1, sp, #20
	err = VL53L1_SetDeviceAddress(&sensors[i].chip, (0x29 + i + 1) << 1);
 8003820:	b2ff      	uxtb	r7, r7
		msg[len - 1 - 1] = i + '0';
 8003822:	b2e4      	uxtb	r4, r4
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003824:	4890      	ldr	r0, [pc, #576]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 8003826:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 800382a:	f7fe fd2b 	bl	8002284 <HAL_UART_Transmit>
	err = VL53L1_SetDeviceAddress(&sensors[i].chip, (0x29 + i + 1) << 1);
 800382e:	4639      	mov	r1, r7
 8003830:	4628      	mov	r0, r5
 8003832:	f001 f81d 	bl	8004870 <VL53L1_SetDeviceAddress>
	sensors[i].chip.I2cDevAddr = (0x29 + i + 1) << 1; //change address even in case of error to reduce miss-talk
 8003836:	f44f 736a 	mov.w	r3, #936	; 0x3a8
 800383a:	fb03 8306 	mla	r3, r3, r6, r8
	if (err != VL53L1_ERROR_NONE) {
 800383e:	4602      	mov	r2, r0
	sensors[i].chip.I2cDevAddr = (0x29 + i + 1) << 1; //change address even in case of error to reduce miss-talk
 8003840:	f883 7398 	strb.w	r7, [r3, #920]	; 0x398
	if (err != VL53L1_ERROR_NONE) {
 8003844:	b1d8      	cbz	r0, 800387e <enableSensor+0x126>
		uint8_t msg[] = "VL53L1_SetDeviceAddress failed    \n";
 8003846:	4b8b      	ldr	r3, [pc, #556]	; (8003a74 <enableSensor+0x31c>)
 8003848:	ad05      	add	r5, sp, #20
 800384a:	f103 0720 	add.w	r7, r3, #32
 800384e:	6818      	ldr	r0, [r3, #0]
 8003850:	6859      	ldr	r1, [r3, #4]
 8003852:	462e      	mov	r6, r5
 8003854:	c603      	stmia	r6!, {r0, r1}
 8003856:	3308      	adds	r3, #8
 8003858:	42bb      	cmp	r3, r7
 800385a:	4635      	mov	r5, r6
 800385c:	d1f7      	bne.n	800384e <enableSensor+0xf6>
 800385e:	6818      	ldr	r0, [r3, #0]
 8003860:	6030      	str	r0, [r6, #0]
		msg[len - 3 - 1] = err + '0';
 8003862:	3230      	adds	r2, #48	; 0x30
 8003864:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003868:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800386c:	2223      	movs	r2, #35	; 0x23
 800386e:	a905      	add	r1, sp, #20
 8003870:	487d      	ldr	r0, [pc, #500]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 8003872:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003876:	f7fe fd05 	bl	8002284 <HAL_UART_Transmit>
		return 2;
 800387a:	2002      	movs	r0, #2
 800387c:	e7b4      	b.n	80037e8 <enableSensor+0x90>
		uint8_t msg[] = "VL53L1_SetDeviceAddress OK  \n";
 800387e:	4b7e      	ldr	r3, [pc, #504]	; (8003a78 <enableSensor+0x320>)
 8003880:	aa05      	add	r2, sp, #20
 8003882:	f103 0e18 	add.w	lr, r3, #24
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	6859      	ldr	r1, [r3, #4]
 800388a:	4617      	mov	r7, r2
 800388c:	c703      	stmia	r7!, {r0, r1}
 800388e:	3308      	adds	r3, #8
 8003890:	4573      	cmp	r3, lr
 8003892:	463a      	mov	r2, r7
 8003894:	d1f7      	bne.n	8003886 <enableSensor+0x12e>
 8003896:	6818      	ldr	r0, [r3, #0]
 8003898:	889b      	ldrh	r3, [r3, #4]
 800389a:	6038      	str	r0, [r7, #0]
 800389c:	80bb      	strh	r3, [r7, #4]
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 800389e:	221d      	movs	r2, #29
 80038a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038a4:	a905      	add	r1, sp, #20
 80038a6:	4870      	ldr	r0, [pc, #448]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 80038a8:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 80038ac:	f7fe fcea 	bl	8002284 <HAL_UART_Transmit>
	err = VL53L1_DataInit(&sensors[i].chip);
 80038b0:	4628      	mov	r0, r5
 80038b2:	f001 f98e 	bl	8004bd2 <VL53L1_DataInit>
	if (err != VL53L1_ERROR_NONE) {
 80038b6:	4602      	mov	r2, r0
 80038b8:	b1d8      	cbz	r0, 80038f2 <enableSensor+0x19a>
		uint8_t msg[] = "VL53L1_DataInit failed    \n";
 80038ba:	4b70      	ldr	r3, [pc, #448]	; (8003a7c <enableSensor+0x324>)
 80038bc:	ad05      	add	r5, sp, #20
 80038be:	f103 0718 	add.w	r7, r3, #24
 80038c2:	6818      	ldr	r0, [r3, #0]
 80038c4:	6859      	ldr	r1, [r3, #4]
 80038c6:	462e      	mov	r6, r5
 80038c8:	c603      	stmia	r6!, {r0, r1}
 80038ca:	3308      	adds	r3, #8
 80038cc:	42bb      	cmp	r3, r7
 80038ce:	4635      	mov	r5, r6
 80038d0:	d1f7      	bne.n	80038c2 <enableSensor+0x16a>
 80038d2:	6818      	ldr	r0, [r3, #0]
 80038d4:	6030      	str	r0, [r6, #0]
		msg[len - 3 - 1] = err + '0';
 80038d6:	3230      	adds	r2, #48	; 0x30
 80038d8:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 80038dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038e0:	221b      	movs	r2, #27
 80038e2:	a905      	add	r1, sp, #20
 80038e4:	4860      	ldr	r0, [pc, #384]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 80038e6:	f88d 402d 	strb.w	r4, [sp, #45]	; 0x2d
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 80038ea:	f7fe fccb 	bl	8002284 <HAL_UART_Transmit>
		return 3;
 80038ee:	2003      	movs	r0, #3
 80038f0:	e77a      	b.n	80037e8 <enableSensor+0x90>
		uint8_t msg[] = "VL53L1_DataInit OK  \n";
 80038f2:	4b63      	ldr	r3, [pc, #396]	; (8003a80 <enableSensor+0x328>)
 80038f4:	aa05      	add	r2, sp, #20
 80038f6:	f103 0e10 	add.w	lr, r3, #16
 80038fa:	6818      	ldr	r0, [r3, #0]
 80038fc:	6859      	ldr	r1, [r3, #4]
 80038fe:	4617      	mov	r7, r2
 8003900:	c703      	stmia	r7!, {r0, r1}
 8003902:	3308      	adds	r3, #8
 8003904:	4573      	cmp	r3, lr
 8003906:	463a      	mov	r2, r7
 8003908:	d1f7      	bne.n	80038fa <enableSensor+0x1a2>
 800390a:	6818      	ldr	r0, [r3, #0]
 800390c:	889b      	ldrh	r3, [r3, #4]
 800390e:	6038      	str	r0, [r7, #0]
 8003910:	80bb      	strh	r3, [r7, #4]
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003912:	2215      	movs	r2, #21
 8003914:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003918:	a905      	add	r1, sp, #20
 800391a:	4853      	ldr	r0, [pc, #332]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 800391c:	f88d 4027 	strb.w	r4, [sp, #39]	; 0x27
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003920:	f7fe fcb0 	bl	8002284 <HAL_UART_Transmit>
	err = VL53L1_StaticInit(&sensors[i].chip);
 8003924:	4628      	mov	r0, r5
 8003926:	f001 f88f 	bl	8004a48 <VL53L1_StaticInit>
	if (err != VL53L1_ERROR_NONE) {
 800392a:	4607      	mov	r7, r0
 800392c:	b1e8      	cbz	r0, 800396a <enableSensor+0x212>
		uint8_t msg[] = "VL53L1_StaticInit failed    \n";
 800392e:	4b55      	ldr	r3, [pc, #340]	; (8003a84 <enableSensor+0x32c>)
 8003930:	aa05      	add	r2, sp, #20
 8003932:	f103 0618 	add.w	r6, r3, #24
 8003936:	6818      	ldr	r0, [r3, #0]
 8003938:	6859      	ldr	r1, [r3, #4]
 800393a:	4615      	mov	r5, r2
 800393c:	c503      	stmia	r5!, {r0, r1}
 800393e:	3308      	adds	r3, #8
 8003940:	42b3      	cmp	r3, r6
 8003942:	462a      	mov	r2, r5
 8003944:	d1f7      	bne.n	8003936 <enableSensor+0x1de>
 8003946:	6818      	ldr	r0, [r3, #0]
 8003948:	889b      	ldrh	r3, [r3, #4]
 800394a:	6028      	str	r0, [r5, #0]
 800394c:	80ab      	strh	r3, [r5, #4]
		msg[len - 3 - 1] = err + '0';
 800394e:	3730      	adds	r7, #48	; 0x30
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003950:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003954:	221d      	movs	r2, #29
 8003956:	a905      	add	r1, sp, #20
 8003958:	4843      	ldr	r0, [pc, #268]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 800395a:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
		msg[len - 3 - 1] = err + '0';
 800395e:	f88d 702d 	strb.w	r7, [sp, #45]	; 0x2d
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003962:	f7fe fc8f 	bl	8002284 <HAL_UART_Transmit>
		return 4;
 8003966:	2004      	movs	r0, #4
 8003968:	e73e      	b.n	80037e8 <enableSensor+0x90>
		uint8_t msg[] = "VL53L1_StaticInit OK  \n";
 800396a:	4b47      	ldr	r3, [pc, #284]	; (8003a88 <enableSensor+0x330>)
 800396c:	af05      	add	r7, sp, #20
 800396e:	f103 0e18 	add.w	lr, r3, #24
 8003972:	6818      	ldr	r0, [r3, #0]
 8003974:	6859      	ldr	r1, [r3, #4]
 8003976:	463a      	mov	r2, r7
 8003978:	c203      	stmia	r2!, {r0, r1}
 800397a:	3308      	adds	r3, #8
 800397c:	4573      	cmp	r3, lr
 800397e:	4617      	mov	r7, r2
 8003980:	d1f7      	bne.n	8003972 <enableSensor+0x21a>
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003982:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003986:	2217      	movs	r2, #23
 8003988:	a905      	add	r1, sp, #20
 800398a:	4837      	ldr	r0, [pc, #220]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 800398c:	f88d 4029 	strb.w	r4, [sp, #41]	; 0x29
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003990:	f7fe fc78 	bl	8002284 <HAL_UART_Transmit>
	err = VL53L1_SetDistanceMode(&sensors[i].chip, VL53L1_DISTANCEMODE_LONG);
 8003994:	2103      	movs	r1, #3
 8003996:	4628      	mov	r0, r5
 8003998:	f000 ff72 	bl	8004880 <VL53L1_SetDistanceMode>
	if (err != VL53L1_ERROR_NONE) {
 800399c:	4607      	mov	r7, r0
 800399e:	b1e8      	cbz	r0, 80039dc <enableSensor+0x284>
		uint8_t msg[] = "VL53L1_SetDistanceMode failed    \n";
 80039a0:	4b3a      	ldr	r3, [pc, #232]	; (8003a8c <enableSensor+0x334>)
 80039a2:	aa05      	add	r2, sp, #20
 80039a4:	f103 0620 	add.w	r6, r3, #32
 80039a8:	6818      	ldr	r0, [r3, #0]
 80039aa:	6859      	ldr	r1, [r3, #4]
 80039ac:	4615      	mov	r5, r2
 80039ae:	c503      	stmia	r5!, {r0, r1}
 80039b0:	3308      	adds	r3, #8
 80039b2:	42b3      	cmp	r3, r6
 80039b4:	462a      	mov	r2, r5
 80039b6:	d1f7      	bne.n	80039a8 <enableSensor+0x250>
 80039b8:	8819      	ldrh	r1, [r3, #0]
 80039ba:	789b      	ldrb	r3, [r3, #2]
 80039bc:	8029      	strh	r1, [r5, #0]
 80039be:	70ab      	strb	r3, [r5, #2]
		msg[len - 3 - 1] = err + '0';
 80039c0:	3730      	adds	r7, #48	; 0x30
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 80039c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039c6:	2222      	movs	r2, #34	; 0x22
 80039c8:	a905      	add	r1, sp, #20
 80039ca:	4827      	ldr	r0, [pc, #156]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 80039cc:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		msg[len - 3 - 1] = err + '0';
 80039d0:	f88d 7032 	strb.w	r7, [sp, #50]	; 0x32
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 80039d4:	f7fe fc56 	bl	8002284 <HAL_UART_Transmit>
		return 5;
 80039d8:	2005      	movs	r0, #5
 80039da:	e705      	b.n	80037e8 <enableSensor+0x90>
		uint8_t msg[] = "VL53L1_SetDistanceMode OK  \n";
 80039dc:	4b2c      	ldr	r3, [pc, #176]	; (8003a90 <enableSensor+0x338>)
 80039de:	aa05      	add	r2, sp, #20
 80039e0:	f103 0e18 	add.w	lr, r3, #24
 80039e4:	6818      	ldr	r0, [r3, #0]
 80039e6:	6859      	ldr	r1, [r3, #4]
 80039e8:	4617      	mov	r7, r2
 80039ea:	c703      	stmia	r7!, {r0, r1}
 80039ec:	3308      	adds	r3, #8
 80039ee:	4573      	cmp	r3, lr
 80039f0:	463a      	mov	r2, r7
 80039f2:	d1f7      	bne.n	80039e4 <enableSensor+0x28c>
 80039f4:	6818      	ldr	r0, [r3, #0]
 80039f6:	791b      	ldrb	r3, [r3, #4]
 80039f8:	6038      	str	r0, [r7, #0]
 80039fa:	713b      	strb	r3, [r7, #4]
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 80039fc:	221c      	movs	r2, #28
 80039fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a02:	a905      	add	r1, sp, #20
 8003a04:	4818      	ldr	r0, [pc, #96]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 8003a06:	f88d 402e 	strb.w	r4, [sp, #46]	; 0x2e
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003a0a:	f7fe fc3b 	bl	8002284 <HAL_UART_Transmit>
	err = VL53L1_SetMeasurementTimingBudgetMicroSeconds(&sensors[i].chip,
 8003a0e:	f644 6120 	movw	r1, #20000	; 0x4e20
 8003a12:	4628      	mov	r0, r5
 8003a14:	f000 ff70 	bl	80048f8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
	if (err != VL53L1_ERROR_NONE) {
 8003a18:	4602      	mov	r2, r0
 8003a1a:	2800      	cmp	r0, #0
 8003a1c:	d03c      	beq.n	8003a98 <enableSensor+0x340>
		uint8_t msg[] =
 8003a1e:	4b1d      	ldr	r3, [pc, #116]	; (8003a94 <enableSensor+0x33c>)
 8003a20:	ad05      	add	r5, sp, #20
 8003a22:	f103 0738 	add.w	r7, r3, #56	; 0x38
 8003a26:	6818      	ldr	r0, [r3, #0]
 8003a28:	6859      	ldr	r1, [r3, #4]
 8003a2a:	462e      	mov	r6, r5
 8003a2c:	c603      	stmia	r6!, {r0, r1}
 8003a2e:	3308      	adds	r3, #8
 8003a30:	42bb      	cmp	r3, r7
 8003a32:	4635      	mov	r5, r6
 8003a34:	d1f7      	bne.n	8003a26 <enableSensor+0x2ce>
 8003a36:	881b      	ldrh	r3, [r3, #0]
 8003a38:	8033      	strh	r3, [r6, #0]
		msg[len - 3 - 1] = err + '0';
 8003a3a:	3230      	adds	r2, #48	; 0x30
 8003a3c:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003a40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a44:	2239      	movs	r2, #57	; 0x39
 8003a46:	a905      	add	r1, sp, #20
 8003a48:	4807      	ldr	r0, [pc, #28]	; (8003a68 <enableSensor+0x310>)
		msg[len - 1 - 1] = i + '0';
 8003a4a:	f88d 404b 	strb.w	r4, [sp, #75]	; 0x4b
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003a4e:	f7fe fc19 	bl	8002284 <HAL_UART_Transmit>
		return 6;
 8003a52:	2006      	movs	r0, #6
 8003a54:	e6c8      	b.n	80037e8 <enableSensor+0x90>
 8003a56:	bf00      	nop
 8003a58:	20000444 	.word	0x20000444
 8003a5c:	200002b4 	.word	0x200002b4
 8003a60:	20000308 	.word	0x20000308
 8003a64:	080078e8 	.word	0x080078e8
 8003a68:	200003c4 	.word	0x200003c4
 8003a6c:	080078f4 	.word	0x080078f4
 8003a70:	08007918 	.word	0x08007918
 8003a74:	08007936 	.word	0x08007936
 8003a78:	0800795a 	.word	0x0800795a
 8003a7c:	08007978 	.word	0x08007978
 8003a80:	08007994 	.word	0x08007994
 8003a84:	080079aa 	.word	0x080079aa
 8003a88:	080079c8 	.word	0x080079c8
 8003a8c:	080079e0 	.word	0x080079e0
 8003a90:	08007a03 	.word	0x08007a03
 8003a94:	08007a20 	.word	0x08007a20
		uint8_t msg[] = "VL53L1_SetMeasurementTimingBudgetMicroSeconds OK  \n";
 8003a98:	4b4a      	ldr	r3, [pc, #296]	; (8003bc4 <enableSensor+0x46c>)
 8003a9a:	aa05      	add	r2, sp, #20
 8003a9c:	f103 0e30 	add.w	lr, r3, #48	; 0x30
 8003aa0:	6818      	ldr	r0, [r3, #0]
 8003aa2:	6859      	ldr	r1, [r3, #4]
 8003aa4:	4617      	mov	r7, r2
 8003aa6:	c703      	stmia	r7!, {r0, r1}
 8003aa8:	3308      	adds	r3, #8
 8003aaa:	4573      	cmp	r3, lr
 8003aac:	463a      	mov	r2, r7
 8003aae:	d1f7      	bne.n	8003aa0 <enableSensor+0x348>
 8003ab0:	6818      	ldr	r0, [r3, #0]
 8003ab2:	6038      	str	r0, [r7, #0]
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003ab4:	2233      	movs	r2, #51	; 0x33
 8003ab6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003aba:	a905      	add	r1, sp, #20
 8003abc:	4842      	ldr	r0, [pc, #264]	; (8003bc8 <enableSensor+0x470>)
		msg[len - 1 - 1] = i + '0';
 8003abe:	f88d 4045 	strb.w	r4, [sp, #69]	; 0x45
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003ac2:	f7fe fbdf 	bl	8002284 <HAL_UART_Transmit>
	err = VL53L1_SetInterMeasurementPeriodMilliSeconds(&sensors[i].chip, 25);
 8003ac6:	2119      	movs	r1, #25
 8003ac8:	4628      	mov	r0, r5
 8003aca:	f001 f835 	bl	8004b38 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
	if (err != VL53L1_ERROR_NONE) {
 8003ace:	4602      	mov	r2, r0
 8003ad0:	b1d8      	cbz	r0, 8003b0a <enableSensor+0x3b2>
		uint8_t msg[] =
 8003ad2:	4b3e      	ldr	r3, [pc, #248]	; (8003bcc <enableSensor+0x474>)
 8003ad4:	ad05      	add	r5, sp, #20
 8003ad6:	f103 0738 	add.w	r7, r3, #56	; 0x38
 8003ada:	6818      	ldr	r0, [r3, #0]
 8003adc:	6859      	ldr	r1, [r3, #4]
 8003ade:	462e      	mov	r6, r5
 8003ae0:	c603      	stmia	r6!, {r0, r1}
 8003ae2:	3308      	adds	r3, #8
 8003ae4:	42bb      	cmp	r3, r7
 8003ae6:	4635      	mov	r5, r6
 8003ae8:	d1f7      	bne.n	8003ada <enableSensor+0x382>
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	7033      	strb	r3, [r6, #0]
		msg[len - 3 - 1] = err + '0';
 8003aee:	3230      	adds	r2, #48	; 0x30
 8003af0:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003af4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003af8:	2238      	movs	r2, #56	; 0x38
 8003afa:	a905      	add	r1, sp, #20
 8003afc:	4832      	ldr	r0, [pc, #200]	; (8003bc8 <enableSensor+0x470>)
		msg[len - 1 - 1] = i + '0';
 8003afe:	f88d 404a 	strb.w	r4, [sp, #74]	; 0x4a
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003b02:	f7fe fbbf 	bl	8002284 <HAL_UART_Transmit>
		return 7;
 8003b06:	2007      	movs	r0, #7
 8003b08:	e66e      	b.n	80037e8 <enableSensor+0x90>
		uint8_t msg[] = "VL53L1_SetInterMeasurementPeriodMilliSeconds OK  \n";
 8003b0a:	4b31      	ldr	r3, [pc, #196]	; (8003bd0 <enableSensor+0x478>)
 8003b0c:	aa05      	add	r2, sp, #20
 8003b0e:	f103 0e30 	add.w	lr, r3, #48	; 0x30
 8003b12:	6818      	ldr	r0, [r3, #0]
 8003b14:	6859      	ldr	r1, [r3, #4]
 8003b16:	4617      	mov	r7, r2
 8003b18:	c703      	stmia	r7!, {r0, r1}
 8003b1a:	3308      	adds	r3, #8
 8003b1c:	4573      	cmp	r3, lr
 8003b1e:	463a      	mov	r2, r7
 8003b20:	d1f7      	bne.n	8003b12 <enableSensor+0x3ba>
 8003b22:	8819      	ldrh	r1, [r3, #0]
 8003b24:	789b      	ldrb	r3, [r3, #2]
 8003b26:	8039      	strh	r1, [r7, #0]
 8003b28:	70bb      	strb	r3, [r7, #2]
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003b2a:	2232      	movs	r2, #50	; 0x32
 8003b2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b30:	a905      	add	r1, sp, #20
 8003b32:	4825      	ldr	r0, [pc, #148]	; (8003bc8 <enableSensor+0x470>)
		msg[len - 1 - 1] = i + '0';
 8003b34:	f88d 4044 	strb.w	r4, [sp, #68]	; 0x44
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003b38:	f7fe fba4 	bl	8002284 <HAL_UART_Transmit>
	err = VL53L1_StartMeasurement(&sensors[i].chip);
 8003b3c:	4628      	mov	r0, r5
 8003b3e:	f001 f89d 	bl	8004c7c <VL53L1_StartMeasurement>
	if (err != VL53L1_ERROR_NONE) {
 8003b42:	4602      	mov	r2, r0
 8003b44:	b1d8      	cbz	r0, 8003b7e <enableSensor+0x426>
		uint8_t msg[] = "VL53L1_StartMeasurement failed    \n";
 8003b46:	4b23      	ldr	r3, [pc, #140]	; (8003bd4 <enableSensor+0x47c>)
 8003b48:	ad05      	add	r5, sp, #20
 8003b4a:	f103 0720 	add.w	r7, r3, #32
 8003b4e:	6818      	ldr	r0, [r3, #0]
 8003b50:	6859      	ldr	r1, [r3, #4]
 8003b52:	462e      	mov	r6, r5
 8003b54:	c603      	stmia	r6!, {r0, r1}
 8003b56:	3308      	adds	r3, #8
 8003b58:	42bb      	cmp	r3, r7
 8003b5a:	4635      	mov	r5, r6
 8003b5c:	d1f7      	bne.n	8003b4e <enableSensor+0x3f6>
 8003b5e:	6818      	ldr	r0, [r3, #0]
 8003b60:	6030      	str	r0, [r6, #0]
		msg[len - 3 - 1] = err + '0';
 8003b62:	3230      	adds	r2, #48	; 0x30
 8003b64:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003b68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b6c:	2223      	movs	r2, #35	; 0x23
 8003b6e:	a905      	add	r1, sp, #20
 8003b70:	4815      	ldr	r0, [pc, #84]	; (8003bc8 <enableSensor+0x470>)
		msg[len - 1 - 1] = i + '0';
 8003b72:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003b76:	f7fe fb85 	bl	8002284 <HAL_UART_Transmit>
		return 8;
 8003b7a:	2008      	movs	r0, #8
 8003b7c:	e634      	b.n	80037e8 <enableSensor+0x90>
		uint8_t msg[] = "VL53L1_StartMeasurement OK  \n";
 8003b7e:	4b16      	ldr	r3, [pc, #88]	; (8003bd8 <enableSensor+0x480>)
 8003b80:	aa05      	add	r2, sp, #20
 8003b82:	f103 0718 	add.w	r7, r3, #24
 8003b86:	6818      	ldr	r0, [r3, #0]
 8003b88:	6859      	ldr	r1, [r3, #4]
 8003b8a:	4615      	mov	r5, r2
 8003b8c:	c503      	stmia	r5!, {r0, r1}
 8003b8e:	3308      	adds	r3, #8
 8003b90:	42bb      	cmp	r3, r7
 8003b92:	462a      	mov	r2, r5
 8003b94:	d1f7      	bne.n	8003b86 <enableSensor+0x42e>
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	889b      	ldrh	r3, [r3, #4]
 8003b9a:	6028      	str	r0, [r5, #0]
 8003b9c:	80ab      	strh	r3, [r5, #4]
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003b9e:	221d      	movs	r2, #29
 8003ba0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ba4:	a905      	add	r1, sp, #20
 8003ba6:	4808      	ldr	r0, [pc, #32]	; (8003bc8 <enableSensor+0x470>)
		msg[len - 1 - 1] = i + '0';
 8003ba8:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
		HAL_UART_Transmit(&huart1, msg, len, 0xFFFF);
 8003bac:	f7fe fb6a 	bl	8002284 <HAL_UART_Transmit>
	sensors[i].valid = 1;
 8003bb0:	f44f 736a 	mov.w	r3, #936	; 0x3a8
 8003bb4:	fb03 8606 	mla	r6, r3, r6, r8
 8003bb8:	2301      	movs	r3, #1
 8003bba:	f886 33a4 	strb.w	r3, [r6, #932]	; 0x3a4
	return 0;
 8003bbe:	2000      	movs	r0, #0
 8003bc0:	e612      	b.n	80037e8 <enableSensor+0x90>
 8003bc2:	bf00      	nop
 8003bc4:	08007a5a 	.word	0x08007a5a
 8003bc8:	200003c4 	.word	0x200003c4
 8003bcc:	08007a8e 	.word	0x08007a8e
 8003bd0:	08007ac7 	.word	0x08007ac7
 8003bd4:	08007afa 	.word	0x08007afa
 8003bd8:	08007b1e 	.word	0x08007b1e

08003bdc <scan>:

void scan(I2C_HandleTypeDef *hi2c) {
 8003bdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
				{
			HAL_UART_Transmit(&huart1, ".", 1, 0xFFFF);
		}
		if (result == HAL_OK) {
			char buff[80];
			sprintf(buff, "0x%X\n", i << 1);
 8003be0:	4e21      	ldr	r6, [pc, #132]	; (8003c68 <scan+0x8c>)
			HAL_UART_Transmit(&huart1, buff, strlen(buff), 0xFFFF);
 8003be2:	4d22      	ldr	r5, [pc, #136]	; (8003c6c <scan+0x90>)
			HAL_UART_Transmit(&huart1, ".", 1, 0xFFFF);
 8003be4:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8003c74 <scan+0x98>
void scan(I2C_HandleTypeDef *hi2c) {
 8003be8:	b094      	sub	sp, #80	; 0x50
 8003bea:	4607      	mov	r7, r0
 8003bec:	2402      	movs	r4, #2
		HAL_StatusTypeDef result = HAL_I2C_IsDeviceReady(hi2c, (i << 1), 2, 2);
 8003bee:	2302      	movs	r3, #2
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	b2a1      	uxth	r1, r4
 8003bf4:	4638      	mov	r0, r7
 8003bf6:	f7fd fa55 	bl	80010a4 <HAL_I2C_IsDeviceReady>
		if (result != HAL_OK) // HAL_ERROR or HAL_BUSY or HAL_TIMEOUT
 8003bfa:	b340      	cbz	r0, 8003c4e <scan+0x72>
			HAL_UART_Transmit(&huart1, ".", 1, 0xFFFF);
 8003bfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c00:	2201      	movs	r2, #1
 8003c02:	4641      	mov	r1, r8
 8003c04:	4628      	mov	r0, r5
 8003c06:	3402      	adds	r4, #2
 8003c08:	f7fe fb3c 	bl	8002284 <HAL_UART_Transmit>
	for (int i = 1; i < 128; i++) {
 8003c0c:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 8003c10:	d1ed      	bne.n	8003bee <scan+0x12>
		}
	}
	char buff[] = "\nSCAN FINISH\n";
 8003c12:	4b17      	ldr	r3, [pc, #92]	; (8003c70 <scan+0x94>)
 8003c14:	466a      	mov	r2, sp
 8003c16:	f103 0608 	add.w	r6, r3, #8
 8003c1a:	466d      	mov	r5, sp
 8003c1c:	6818      	ldr	r0, [r3, #0]
 8003c1e:	6859      	ldr	r1, [r3, #4]
 8003c20:	4614      	mov	r4, r2
 8003c22:	c403      	stmia	r4!, {r0, r1}
 8003c24:	3308      	adds	r3, #8
 8003c26:	42b3      	cmp	r3, r6
 8003c28:	4622      	mov	r2, r4
 8003c2a:	d1f7      	bne.n	8003c1c <scan+0x40>
 8003c2c:	6818      	ldr	r0, [r3, #0]
 8003c2e:	889b      	ldrh	r3, [r3, #4]
 8003c30:	6020      	str	r0, [r4, #0]
 8003c32:	80a3      	strh	r3, [r4, #4]
	HAL_UART_Transmit(&huart1, buff, strlen(buff), 0xFFFF);
 8003c34:	4628      	mov	r0, r5
 8003c36:	f7fc fad3 	bl	80001e0 <strlen>
 8003c3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c3e:	b282      	uxth	r2, r0
 8003c40:	4629      	mov	r1, r5
 8003c42:	480a      	ldr	r0, [pc, #40]	; (8003c6c <scan+0x90>)
 8003c44:	f7fe fb1e 	bl	8002284 <HAL_UART_Transmit>
}
 8003c48:	b014      	add	sp, #80	; 0x50
 8003c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			sprintf(buff, "0x%X\n", i << 1);
 8003c4e:	4622      	mov	r2, r4
 8003c50:	4631      	mov	r1, r6
 8003c52:	4668      	mov	r0, sp
 8003c54:	f003 fac4 	bl	80071e0 <siprintf>
			HAL_UART_Transmit(&huart1, buff, strlen(buff), 0xFFFF);
 8003c58:	4668      	mov	r0, sp
 8003c5a:	f7fc fac1 	bl	80001e0 <strlen>
 8003c5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c62:	b282      	uxth	r2, r0
 8003c64:	4669      	mov	r1, sp
 8003c66:	e7cd      	b.n	8003c04 <scan+0x28>
 8003c68:	08007b6a 	.word	0x08007b6a
 8003c6c:	200003c4 	.word	0x200003c4
 8003c70:	08007b70 	.word	0x08007b70
 8003c74:	08007b68 	.word	0x08007b68

08003c78 <updateLed>:

uint32_t ledColor[4];

void updateLed() {
 8003c78:	b410      	push	{r4}
	static int lastGreen = 0;
	static uint8_t first = 1;
	static uint32_t last = 0;
	if (!first) {
 8003c7a:	4b12      	ldr	r3, [pc, #72]	; (8003cc4 <updateLed+0x4c>)
 8003c7c:	4a12      	ldr	r2, [pc, #72]	; (8003cc8 <updateLed+0x50>)
 8003c7e:	781c      	ldrb	r4, [r3, #0]
 8003c80:	4912      	ldr	r1, [pc, #72]	; (8003ccc <updateLed+0x54>)
 8003c82:	4813      	ldr	r0, [pc, #76]	; (8003cd0 <updateLed+0x58>)
 8003c84:	b9dc      	cbnz	r4, 8003cbe <updateLed+0x46>
		// set back previus led
		if (lastGreen == 0) {
 8003c86:	6813      	ldr	r3, [r2, #0]
 8003c88:	b9a3      	cbnz	r3, 8003cb4 <updateLed+0x3c>
			ledColor[3] = last;
 8003c8a:	6803      	ldr	r3, [r0, #0]
 8003c8c:	60cb      	str	r3, [r1, #12]
		}
	} else {
		first = 0;
	}
	//set current to blue and increment
	last = ledColor[lastGreen];
 8003c8e:	6813      	ldr	r3, [r2, #0]
 8003c90:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8003c94:	6004      	str	r4, [r0, #0]
	ledColor[lastGreen] = 0x00FF00; //blue
 8003c96:	f44f 407f 	mov.w	r0, #65280	; 0xff00
 8003c9a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
	lastGreen++;
 8003c9e:	3301      	adds	r3, #1

	//avoid overflow
	if (lastGreen >= 4) {
 8003ca0:	2b03      	cmp	r3, #3
		lastGreen = 0;
 8003ca2:	bfc8      	it	gt
 8003ca4:	2300      	movgt	r3, #0
	}

	sendColors(ledColor, 4);
 8003ca6:	2104      	movs	r1, #4
 8003ca8:	4808      	ldr	r0, [pc, #32]	; (8003ccc <updateLed+0x54>)
}
 8003caa:	f85d 4b04 	ldr.w	r4, [sp], #4
		lastGreen = 0;
 8003cae:	6013      	str	r3, [r2, #0]
	sendColors(ledColor, 4);
 8003cb0:	f7ff bd41 	b.w	8003736 <sendColors>
			ledColor[lastGreen - 1] = last;
 8003cb4:	3b01      	subs	r3, #1
 8003cb6:	6804      	ldr	r4, [r0, #0]
 8003cb8:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8003cbc:	e7e7      	b.n	8003c8e <updateLed+0x16>
		first = 0;
 8003cbe:	2400      	movs	r4, #0
 8003cc0:	701c      	strb	r4, [r3, #0]
 8003cc2:	e7e4      	b.n	8003c8e <updateLed+0x16>
 8003cc4:	20000117 	.word	0x20000117
 8003cc8:	20000248 	.word	0x20000248
 8003ccc:	200003b4 	.word	0x200003b4
 8003cd0:	20000244 	.word	0x20000244

08003cd4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8003cd4:	b530      	push	{r4, r5, lr}
 8003cd6:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_ClkInitTypeDef RCC_ClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8003cd8:	4b27      	ldr	r3, [pc, #156]	; (8003d78 <SystemClock_Config+0xa4>)
 8003cda:	2100      	movs	r1, #0
 8003cdc:	9101      	str	r1, [sp, #4]
 8003cde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ce0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ce4:	641a      	str	r2, [r3, #64]	; 0x40
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cec:	9301      	str	r3, [sp, #4]
 8003cee:	9b01      	ldr	r3, [sp, #4]
	;

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cf0:	4b22      	ldr	r3, [pc, #136]	; (8003d7c <SystemClock_Config+0xa8>)
 8003cf2:	9102      	str	r1, [sp, #8]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003cfa:	601a      	str	r2, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003d02:	9302      	str	r3, [sp, #8]
 8003d04:	9b02      	ldr	r3, [sp, #8]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003d06:	2301      	movs	r3, #1
 8003d08:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003d0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d0e:	9309      	str	r3, [sp, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003d10:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003d14:	930f      	str	r3, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 12;
 8003d16:	230c      	movs	r3, #12
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d18:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLM = 12;
 8003d1a:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 96;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8003d1c:	2504      	movs	r5, #4
	RCC_OscInitStruct.PLL.PLLN = 96;
 8003d1e:	2360      	movs	r3, #96	; 0x60
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003d20:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d22:	940e      	str	r4, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 96;
 8003d24:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003d26:	9412      	str	r4, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8003d28:	9513      	str	r5, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003d2a:	f7fd febd 	bl	8001aa8 <HAL_RCC_OscConfig>
 8003d2e:	b100      	cbz	r0, 8003d32 <SystemClock_Config+0x5e>
 8003d30:	e7fe      	b.n	8003d30 <SystemClock_Config+0x5c>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8003d32:	230f      	movs	r3, #15
 8003d34:	9303      	str	r3, [sp, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d36:	9005      	str	r0, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003d38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003d3c:	9007      	str	r0, [sp, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8003d3e:	2103      	movs	r1, #3
 8003d40:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d42:	9404      	str	r4, [sp, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003d44:	9306      	str	r3, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8003d46:	f7fe f85f 	bl	8001e08 <HAL_RCC_ClockConfig>
 8003d4a:	4604      	mov	r4, r0
 8003d4c:	b100      	cbz	r0, 8003d50 <SystemClock_Config+0x7c>
 8003d4e:	e7fe      	b.n	8003d4e <SystemClock_Config+0x7a>
		_Error_Handler(__FILE__, __LINE__);
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 8003d50:	f7fe f8f4 	bl	8001f3c <HAL_RCC_GetHCLKFreq>
 8003d54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d58:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d5c:	f7fc fcd6 	bl	800070c <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003d60:	4628      	mov	r0, r5
 8003d62:	f7fc fce9 	bl	8000738 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003d66:	4622      	mov	r2, r4
 8003d68:	4621      	mov	r1, r4
 8003d6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d6e:	f7fc fc8d 	bl	800068c <HAL_NVIC_SetPriority>
}
 8003d72:	b015      	add	sp, #84	; 0x54
 8003d74:	bd30      	pop	{r4, r5, pc}
 8003d76:	bf00      	nop
 8003d78:	40023800 	.word	0x40023800
 8003d7c:	40007000 	.word	0x40007000

08003d80 <main>:
int main(void) {
 8003d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d84:	b0a2      	sub	sp, #136	; 0x88
static void MX_GPIO_Init(void) {

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8003d86:	2400      	movs	r4, #0
	HAL_Init();
 8003d88:	f7fc fc2e 	bl	80005e8 <HAL_Init>
	SystemClock_Config();
 8003d8c:	f7ff ffa2 	bl	8003cd4 <SystemClock_Config>
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8003d90:	4b64      	ldr	r3, [pc, #400]	; (8003f24 <main+0x1a4>)
 8003d92:	9402      	str	r4, [sp, #8]
 8003d94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	;
	__HAL_RCC_GPIOD_CLK_ENABLE()
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8003d96:	4864      	ldr	r0, [pc, #400]	; (8003f28 <main+0x1a8>)
	hi2c1.Init.ClockSpeed = 400000;
 8003d98:	4f64      	ldr	r7, [pc, #400]	; (8003f2c <main+0x1ac>)
	__HAL_RCC_GPIOC_CLK_ENABLE()
 8003d9a:	f042 0204 	orr.w	r2, r2, #4
 8003d9e:	631a      	str	r2, [r3, #48]	; 0x30
 8003da0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003da2:	f002 0204 	and.w	r2, r2, #4
 8003da6:	9202      	str	r2, [sp, #8]
 8003da8:	9a02      	ldr	r2, [sp, #8]
	__HAL_RCC_GPIOH_CLK_ENABLE()
 8003daa:	9403      	str	r4, [sp, #12]
 8003dac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003db2:	631a      	str	r2, [r3, #48]	; 0x30
 8003db4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003db6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003dba:	9203      	str	r2, [sp, #12]
 8003dbc:	9a03      	ldr	r2, [sp, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE()
 8003dbe:	9404      	str	r4, [sp, #16]
 8003dc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dc2:	f042 0201 	orr.w	r2, r2, #1
 8003dc6:	631a      	str	r2, [r3, #48]	; 0x30
 8003dc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dca:	f002 0201 	and.w	r2, r2, #1
 8003dce:	9204      	str	r2, [sp, #16]
 8003dd0:	9a04      	ldr	r2, [sp, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE()
 8003dd2:	9405      	str	r4, [sp, #20]
 8003dd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dd6:	f042 0202 	orr.w	r2, r2, #2
 8003dda:	631a      	str	r2, [r3, #48]	; 0x30
 8003ddc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dde:	f002 0202 	and.w	r2, r2, #2
 8003de2:	9205      	str	r2, [sp, #20]
 8003de4:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8003de6:	9406      	str	r4, [sp, #24]
 8003de8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dea:	f042 0208 	orr.w	r2, r2, #8
 8003dee:	631a      	str	r2, [r3, #48]	; 0x30
 8003df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df2:	f003 0308 	and.w	r3, r3, #8
 8003df6:	9306      	str	r3, [sp, #24]
	HAL_GPIO_WritePin(GPIOC,
 8003df8:	4622      	mov	r2, r4
 8003dfa:	f241 010f 	movw	r1, #4111	; 0x100f
	__HAL_RCC_GPIOD_CLK_ENABLE()
 8003dfe:	9b06      	ldr	r3, [sp, #24]
	HAL_GPIO_WritePin(GPIOC,
 8003e00:	f7fc fd94 	bl	800092c <HAL_GPIO_WritePin>
	GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_12,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8003e04:	4622      	mov	r2, r4
 8003e06:	f248 01f0 	movw	r1, #33008	; 0x80f0
 8003e0a:	4849      	ldr	r0, [pc, #292]	; (8003f30 <main+0x1b0>)
 8003e0c:	f7fc fd8e 	bl	800092c <HAL_GPIO_WritePin>
	GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_15,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8003e10:	4622      	mov	r2, r4
 8003e12:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e16:	4847      	ldr	r0, [pc, #284]	; (8003f34 <main+0x1b4>)
 8003e18:	f7fc fd88 	bl	800092c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PC13 PC14 PC15 PC4
	 PC5 PC6 PC7 PC8 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_4
 8003e1c:	f24e 13f0 	movw	r3, #57840	; 0xe1f0
			| GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e20:	a90e      	add	r1, sp, #56	; 0x38
 8003e22:	4841      	ldr	r0, [pc, #260]	; (8003f28 <main+0x1a8>)
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_4
 8003e24:	930e      	str	r3, [sp, #56]	; 0x38

	/*Configure GPIO pins : PC0 PC1 PC2 PC3
	 PC12 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
			| GPIO_PIN_12;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e26:	2501      	movs	r5, #1
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e28:	940f      	str	r4, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e2a:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e2c:	f7fc fca8 	bl	8000780 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
 8003e30:	f241 030f 	movw	r3, #4111	; 0x100f
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e34:	a90e      	add	r1, sp, #56	; 0x38
 8003e36:	483c      	ldr	r0, [pc, #240]	; (8003f28 <main+0x1a8>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
 8003e38:	930e      	str	r3, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e3a:	950f      	str	r5, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3c:	9410      	str	r4, [sp, #64]	; 0x40
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e3e:	9411      	str	r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e40:	f7fc fc9e 	bl	8000780 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA0 PA1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003e44:	2303      	movs	r3, #3
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e46:	a90e      	add	r1, sp, #56	; 0x38
 8003e48:	4839      	ldr	r0, [pc, #228]	; (8003f30 <main+0x1b0>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003e4a:	930e      	str	r3, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e4c:	940f      	str	r4, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4e:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e50:	f7fc fc96 	bl	8000780 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA5 PA6 PA7
	 PA15 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
 8003e54:	f248 03f0 	movw	r3, #33008	; 0x80f0
			| GPIO_PIN_15;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e58:	a90e      	add	r1, sp, #56	; 0x38
 8003e5a:	4835      	ldr	r0, [pc, #212]	; (8003f30 <main+0x1b0>)
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
 8003e5c:	930e      	str	r3, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e5e:	950f      	str	r5, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e60:	9410      	str	r4, [sp, #64]	; 0x40
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e62:	9411      	str	r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e64:	f7fc fc8c 	bl	8000780 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB2 PB14
	 PB15 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_14
 8003e68:	f24c 2307 	movw	r3, #49671	; 0xc207
			| GPIO_PIN_15 | GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e6c:	a90e      	add	r1, sp, #56	; 0x38
 8003e6e:	4831      	ldr	r0, [pc, #196]	; (8003f34 <main+0x1b4>)
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_14
 8003e70:	930e      	str	r3, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e72:	940f      	str	r4, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e74:	9410      	str	r4, [sp, #64]	; 0x40

	/*Configure GPIO pin : PD2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003e76:	2604      	movs	r6, #4
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e78:	f7fc fc82 	bl	8000780 <HAL_GPIO_Init>
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e7c:	a90e      	add	r1, sp, #56	; 0x38
 8003e7e:	482e      	ldr	r0, [pc, #184]	; (8003f38 <main+0x1b8>)
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003e80:	960e      	str	r6, [sp, #56]	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e82:	940f      	str	r4, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e84:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e86:	f7fc fc7b 	bl	8000780 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e8a:	f44f 7380 	mov.w	r3, #256	; 0x100
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e8e:	4829      	ldr	r0, [pc, #164]	; (8003f34 <main+0x1b4>)
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e90:	930e      	str	r3, [sp, #56]	; 0x38
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e92:	a90e      	add	r1, sp, #56	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e94:	950f      	str	r5, [sp, #60]	; 0x3c
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e96:	9410      	str	r4, [sp, #64]	; 0x40
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e98:	9411      	str	r4, [sp, #68]	; 0x44
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e9a:	f7fc fc71 	bl	8000780 <HAL_GPIO_Init>
	hi2c1.Instance = I2C1;
 8003e9e:	4827      	ldr	r0, [pc, #156]	; (8003f3c <main+0x1bc>)
	hi2c1.Init.ClockSpeed = 400000;
 8003ea0:	4b27      	ldr	r3, [pc, #156]	; (8003f40 <main+0x1c0>)
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ea2:	6084      	str	r4, [r0, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ea4:	f44f 4580 	mov.w	r5, #16384	; 0x4000
	hi2c1.Init.ClockSpeed = 400000;
 8003ea8:	e880 0088 	stmia.w	r0, {r3, r7}
	hi2c1.Init.OwnAddress1 = 0;
 8003eac:	60c4      	str	r4, [r0, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003eae:	6105      	str	r5, [r0, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003eb0:	6144      	str	r4, [r0, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8003eb2:	6184      	str	r4, [r0, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003eb4:	61c4      	str	r4, [r0, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003eb6:	6204      	str	r4, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8003eb8:	f7fc fe3a 	bl	8000b30 <HAL_I2C_Init>
 8003ebc:	b100      	cbz	r0, 8003ec0 <main+0x140>
 8003ebe:	e7fe      	b.n	8003ebe <main+0x13e>
	hi2c2.Instance = I2C2;
 8003ec0:	4b20      	ldr	r3, [pc, #128]	; (8003f44 <main+0x1c4>)
 8003ec2:	4a21      	ldr	r2, [pc, #132]	; (8003f48 <main+0x1c8>)
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ec4:	6098      	str	r0, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 8003ec6:	60d8      	str	r0, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ec8:	6158      	str	r0, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 8003eca:	6198      	str	r0, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ecc:	61d8      	str	r0, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ece:	6218      	str	r0, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8003ed0:	4618      	mov	r0, r3
	hi2c2.Init.ClockSpeed = 400000;
 8003ed2:	e883 0084 	stmia.w	r3, {r2, r7}
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ed6:	611d      	str	r5, [r3, #16]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8003ed8:	f7fc fe2a 	bl	8000b30 <HAL_I2C_Init>
 8003edc:	b100      	cbz	r0, 8003ee0 <main+0x160>
 8003ede:	e7fe      	b.n	8003ede <main+0x15e>
	huart1.Instance = USART1;
 8003ee0:	4b1a      	ldr	r3, [pc, #104]	; (8003f4c <main+0x1cc>)
	huart1.Init.BaudRate = 115200;
 8003ee2:	4a1b      	ldr	r2, [pc, #108]	; (8003f50 <main+0x1d0>)
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ee4:	6098      	str	r0, [r3, #8]
	huart1.Init.BaudRate = 115200;
 8003ee6:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
	huart1.Init.StopBits = UART_STOPBITS_1;
 8003eea:	60d8      	str	r0, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8003eec:	6118      	str	r0, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003eee:	240c      	movs	r4, #12
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ef0:	6198      	str	r0, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ef2:	61d8      	str	r0, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8003ef4:	4618      	mov	r0, r3
	huart1.Init.BaudRate = 115200;
 8003ef6:	e883 0024 	stmia.w	r3, {r2, r5}
	huart1.Init.Mode = UART_MODE_TX_RX;
 8003efa:	615c      	str	r4, [r3, #20]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8003efc:	f7fe f994 	bl	8002228 <HAL_UART_Init>
 8003f00:	b100      	cbz	r0, 8003f04 <main+0x184>
 8003f02:	e7fe      	b.n	8003f02 <main+0x182>
	huart2.Instance = USART2;
 8003f04:	4b13      	ldr	r3, [pc, #76]	; (8003f54 <main+0x1d4>)
 8003f06:	4a14      	ldr	r2, [pc, #80]	; (8003f58 <main+0x1d8>)
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003f08:	6098      	str	r0, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8003f0a:	60d8      	str	r0, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8003f0c:	6118      	str	r0, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f0e:	6198      	str	r0, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f10:	61d8      	str	r0, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003f12:	4618      	mov	r0, r3
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003f14:	615c      	str	r4, [r3, #20]
	huart2.Init.BaudRate = 115200;
 8003f16:	e883 0024 	stmia.w	r3, {r2, r5}
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003f1a:	f7fe f985 	bl	8002228 <HAL_UART_Init>
 8003f1e:	4604      	mov	r4, r0
 8003f20:	b1e0      	cbz	r0, 8003f5c <main+0x1dc>
 8003f22:	e7fe      	b.n	8003f22 <main+0x1a2>
 8003f24:	40023800 	.word	0x40023800
 8003f28:	40020800 	.word	0x40020800
 8003f2c:	00061a80 	.word	0x00061a80
 8003f30:	40020000 	.word	0x40020000
 8003f34:	40020400 	.word	0x40020400
 8003f38:	40020c00 	.word	0x40020c00
 8003f3c:	200002b4 	.word	0x200002b4
 8003f40:	40005400 	.word	0x40005400
 8003f44:	20000308 	.word	0x20000308
 8003f48:	40005800 	.word	0x40005800
 8003f4c:	200003c4 	.word	0x200003c4
 8003f50:	40011000 	.word	0x40011000
 8003f54:	20000404 	.word	0x20000404
 8003f58:	40004400 	.word	0x40004400
		ledColor[i] = 0x0000FF; //set to blue
 8003f5c:	4d5b      	ldr	r5, [pc, #364]	; (80040cc <main+0x34c>)
	MX_USB_DEVICE_Init();
 8003f5e:	f000 fa2f 	bl	80043c0 <MX_USB_DEVICE_Init>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3,
 8003f62:	4622      	mov	r2, r4
 8003f64:	210f      	movs	r1, #15
 8003f66:	485a      	ldr	r0, [pc, #360]	; (80040d0 <main+0x350>)
 8003f68:	f7fc fce0 	bl	800092c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7,
 8003f6c:	4622      	mov	r2, r4
 8003f6e:	21f0      	movs	r1, #240	; 0xf0
 8003f70:	4858      	ldr	r0, [pc, #352]	; (80040d4 <main+0x354>)
 8003f72:	f7fc fcdb 	bl	800092c <HAL_GPIO_WritePin>
		ledColor[i] = 0x0000FF; //set to blue
 8003f76:	23ff      	movs	r3, #255	; 0xff
	sendColors(ledColor, 4);
 8003f78:	4631      	mov	r1, r6
 8003f7a:	4628      	mov	r0, r5
		ledColor[i] = 0x0000FF; //set to blue
 8003f7c:	602b      	str	r3, [r5, #0]
 8003f7e:	606b      	str	r3, [r5, #4]
 8003f80:	60ab      	str	r3, [r5, #8]
 8003f82:	60eb      	str	r3, [r5, #12]
	sendColors(ledColor, 4);
 8003f84:	f7ff fbd7 	bl	8003736 <sendColors>
	HAL_Delay(1000);
 8003f88:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003f8c:	f7fc fb58 	bl	8000640 <HAL_Delay>
		HAL_GPIO_WritePin(xshut[i].port, xshut[i].mask, GPIO_PIN_SET);
 8003f90:	4e51      	ldr	r6, [pc, #324]	; (80040d8 <main+0x358>)
				sendColors(ledColor, 4);
 8003f92:	462f      	mov	r7, r5
		HAL_GPIO_WritePin(xshut[i].port, xshut[i].mask, GPIO_PIN_SET);
 8003f94:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
 8003f98:	2201      	movs	r2, #1
 8003f9a:	8899      	ldrh	r1, [r3, #4]
 8003f9c:	f856 0034 	ldr.w	r0, [r6, r4, lsl #3]
 8003fa0:	f7fc fcc4 	bl	800092c <HAL_GPIO_WritePin>
		HAL_Delay(10);
 8003fa4:	200a      	movs	r0, #10
 8003fa6:	f7fc fb4b 	bl	8000640 <HAL_Delay>
		error += enableSensor(i + 8); //i2c2
 8003faa:	f104 0008 	add.w	r0, r4, #8
 8003fae:	f7ff fbd3 	bl	8003758 <enableSensor>
 8003fb2:	1063      	asrs	r3, r4, #1
		if (error) {
 8003fb4:	2800      	cmp	r0, #0
 8003fb6:	d070      	beq.n	800409a <main+0x31a>
			ledColor[i / 2] = 0xFF0000; //set to red
 8003fb8:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8003fbc:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
				sendColors(ledColor, 4);
 8003fc0:	2104      	movs	r1, #4
 8003fc2:	4638      	mov	r0, r7
 8003fc4:	f7ff fbb7 	bl	8003736 <sendColors>
	for (int i = 0; i < 8; i++) {
 8003fc8:	3401      	adds	r4, #1
 8003fca:	2c08      	cmp	r4, #8
 8003fcc:	d1e2      	bne.n	8003f94 <main+0x214>
	scan(&hi2c1);
 8003fce:	4843      	ldr	r0, [pc, #268]	; (80040dc <main+0x35c>)
					sprintf((char*) buff, "error %d reading sensor %d\n", err,
 8003fd0:	f8df 9120 	ldr.w	r9, [pc, #288]	; 80040f4 <main+0x374>
					HAL_UART_Transmit(&huart1, buff, strlen((char*) buff),
 8003fd4:	4e42      	ldr	r6, [pc, #264]	; (80040e0 <main+0x360>)
					sprintf((char*) buff, "%x\t%d\n", i,
 8003fd6:	f8df a120 	ldr.w	sl, [pc, #288]	; 80040f8 <main+0x378>
	scan(&hi2c1);
 8003fda:	f7ff fdff 	bl	8003bdc <scan>
	scan(&hi2c2);
 8003fde:	4841      	ldr	r0, [pc, #260]	; (80040e4 <main+0x364>)
 8003fe0:	f7ff fdfc 	bl	8003bdc <scan>
	uint32_t start = HAL_GetTick();
 8003fe4:	f7fc fb26 	bl	8000634 <HAL_GetTick>
 8003fe8:	4680      	mov	r8, r0
	for (int i = 0; i < 8; i++) {
 8003fea:	2700      	movs	r7, #0
 8003fec:	4c3e      	ldr	r4, [pc, #248]	; (80040e8 <main+0x368>)
		for (int i = 0; i < 16; i++) {
 8003fee:	2500      	movs	r5, #0
			uint8_t ready = 0;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f88d 3007 	strb.w	r3, [sp, #7]
			if (sensors[i].valid) {
 8003ff6:	f894 33a4 	ldrb.w	r3, [r4, #932]	; 0x3a4
 8003ffa:	b31b      	cbz	r3, 8004044 <main+0x2c4>
				VL53L1_Error err = VL53L1_GetMeasurementDataReady(
 8003ffc:	f10d 0107 	add.w	r1, sp, #7
 8004000:	4620      	mov	r0, r4
 8004002:	f000 feb6 	bl	8004d72 <VL53L1_GetMeasurementDataReady>
				if (!err && ready) {
 8004006:	4602      	mov	r2, r0
 8004008:	2800      	cmp	r0, #0
 800400a:	d14e      	bne.n	80040aa <main+0x32a>
 800400c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004010:	b1c3      	cbz	r3, 8004044 <main+0x2c4>
					VL53L1_GetRangingMeasurementData(&sensors[i].chip,
 8004012:	a907      	add	r1, sp, #28
 8004014:	4620      	mov	r0, r4
 8004016:	f000 feaf 	bl	8004d78 <VL53L1_GetRangingMeasurementData>
					VL53L1_ClearInterruptAndStartMeasurement(&sensors[i].chip);
 800401a:	4620      	mov	r0, r4
 800401c:	f000 fe65 	bl	8004cea <VL53L1_ClearInterruptAndStartMeasurement>
					sprintf((char*) buff, "%x\t%d\n", i,
 8004020:	f9bd 3034 	ldrsh.w	r3, [sp, #52]	; 0x34
 8004024:	462a      	mov	r2, r5
 8004026:	4651      	mov	r1, sl
 8004028:	a80e      	add	r0, sp, #56	; 0x38
 800402a:	f003 f8d9 	bl	80071e0 <siprintf>
					HAL_UART_Transmit(&huart1, buff, strlen((char*) buff),
 800402e:	a80e      	add	r0, sp, #56	; 0x38
 8004030:	f7fc f8d6 	bl	80001e0 <strlen>
 8004034:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004038:	b282      	uxth	r2, r0
 800403a:	a90e      	add	r1, sp, #56	; 0x38
 800403c:	4630      	mov	r0, r6
 800403e:	f7fe f921 	bl	8002284 <HAL_UART_Transmit>
					fps++;
 8004042:	3701      	adds	r7, #1
		for (int i = 0; i < 16; i++) {
 8004044:	3501      	adds	r5, #1
 8004046:	2d10      	cmp	r5, #16
 8004048:	f504 746a 	add.w	r4, r4, #936	; 0x3a8
 800404c:	d1d0      	bne.n	8003ff0 <main+0x270>
		if (HAL_GetTick() - startLedSpin >= 100) {
 800404e:	4c27      	ldr	r4, [pc, #156]	; (80040ec <main+0x36c>)
 8004050:	f7fc faf0 	bl	8000634 <HAL_GetTick>
 8004054:	6823      	ldr	r3, [r4, #0]
 8004056:	1ac0      	subs	r0, r0, r3
 8004058:	2863      	cmp	r0, #99	; 0x63
 800405a:	d904      	bls.n	8004066 <main+0x2e6>
			startLedSpin = HAL_GetTick();
 800405c:	f7fc faea 	bl	8000634 <HAL_GetTick>
 8004060:	6020      	str	r0, [r4, #0]
			updateLed();
 8004062:	f7ff fe09 	bl	8003c78 <updateLed>
		if (HAL_GetTick() - start >= 1000) {
 8004066:	f7fc fae5 	bl	8000634 <HAL_GetTick>
 800406a:	eba0 0008 	sub.w	r0, r0, r8
 800406e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004072:	d3bb      	bcc.n	8003fec <main+0x26c>
			start = HAL_GetTick();
 8004074:	f7fc fade 	bl	8000634 <HAL_GetTick>
			sprintf((char*) buff, "FPS: %d\n", fps);
 8004078:	463a      	mov	r2, r7
 800407a:	491d      	ldr	r1, [pc, #116]	; (80040f0 <main+0x370>)
			start = HAL_GetTick();
 800407c:	4680      	mov	r8, r0
			sprintf((char*) buff, "FPS: %d\n", fps);
 800407e:	a80e      	add	r0, sp, #56	; 0x38
 8004080:	f003 f8ae 	bl	80071e0 <siprintf>
			HAL_UART_Transmit(&huart1, buff, strlen((char*) buff), 0xFFFF);
 8004084:	a80e      	add	r0, sp, #56	; 0x38
 8004086:	f7fc f8ab 	bl	80001e0 <strlen>
 800408a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800408e:	b282      	uxth	r2, r0
 8004090:	a90e      	add	r1, sp, #56	; 0x38
 8004092:	4630      	mov	r0, r6
 8004094:	f7fe f8f6 	bl	8002284 <HAL_UART_Transmit>
 8004098:	e7a7      	b.n	8003fea <main+0x26a>
			if (ledColor[i / 2] != 0xFF0000) {
 800409a:	f855 2023 	ldr.w	r2, [r5, r3, lsl #2]
 800409e:	f5b2 0f7f 	cmp.w	r2, #16711680	; 0xff0000
 80040a2:	d091      	beq.n	8003fc8 <main+0x248>
				ledColor[i / 2] = 0; //turn off led
 80040a4:	f845 0023 	str.w	r0, [r5, r3, lsl #2]
 80040a8:	e78a      	b.n	8003fc0 <main+0x240>
					sprintf((char*) buff, "error %d reading sensor %d\n", err,
 80040aa:	462b      	mov	r3, r5
 80040ac:	4649      	mov	r1, r9
 80040ae:	a80e      	add	r0, sp, #56	; 0x38
 80040b0:	f003 f896 	bl	80071e0 <siprintf>
					HAL_UART_Transmit(&huart1, buff, strlen((char*) buff),
 80040b4:	a80e      	add	r0, sp, #56	; 0x38
 80040b6:	f7fc f893 	bl	80001e0 <strlen>
 80040ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80040be:	b282      	uxth	r2, r0
 80040c0:	a90e      	add	r1, sp, #56	; 0x38
 80040c2:	4630      	mov	r0, r6
 80040c4:	f7fe f8de 	bl	8002284 <HAL_UART_Transmit>
 80040c8:	e7bc      	b.n	8004044 <main+0x2c4>
 80040ca:	bf00      	nop
 80040cc:	200003b4 	.word	0x200003b4
 80040d0:	40020800 	.word	0x40020800
 80040d4:	40020000 	.word	0x40020000
 80040d8:	20000118 	.word	0x20000118
 80040dc:	200002b4 	.word	0x200002b4
 80040e0:	200003c4 	.word	0x200003c4
 80040e4:	20000308 	.word	0x20000308
 80040e8:	20000444 	.word	0x20000444
 80040ec:	2000024c 	.word	0x2000024c
 80040f0:	08007b5f 	.word	0x08007b5f
 80040f4:	08007b43 	.word	0x08007b43
 80040f8:	08007b3c 	.word	0x08007b3c

080040fc <_Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 80040fc:	e7fe      	b.n	80040fc <_Error_Handler>
	...

08004100 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004100:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004102:	4b22      	ldr	r3, [pc, #136]	; (800418c <HAL_MspInit+0x8c>)
 8004104:	2400      	movs	r4, #0
 8004106:	9400      	str	r4, [sp, #0]
 8004108:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800410a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800410e:	645a      	str	r2, [r3, #68]	; 0x44
 8004110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004112:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004116:	9200      	str	r2, [sp, #0]
 8004118:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800411a:	9401      	str	r4, [sp, #4]
 800411c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800411e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004122:	641a      	str	r2, [r3, #64]	; 0x40
 8004124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004126:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800412a:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800412c:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800412e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004130:	f7fc fa9a 	bl	8000668 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8004134:	4622      	mov	r2, r4
 8004136:	4621      	mov	r1, r4
 8004138:	f06f 000b 	mvn.w	r0, #11
 800413c:	f7fc faa6 	bl	800068c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004140:	4622      	mov	r2, r4
 8004142:	4621      	mov	r1, r4
 8004144:	f06f 000a 	mvn.w	r0, #10
 8004148:	f7fc faa0 	bl	800068c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800414c:	4622      	mov	r2, r4
 800414e:	4621      	mov	r1, r4
 8004150:	f06f 0009 	mvn.w	r0, #9
 8004154:	f7fc fa9a 	bl	800068c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004158:	4622      	mov	r2, r4
 800415a:	4621      	mov	r1, r4
 800415c:	f06f 0004 	mvn.w	r0, #4
 8004160:	f7fc fa94 	bl	800068c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004164:	4622      	mov	r2, r4
 8004166:	4621      	mov	r1, r4
 8004168:	f06f 0003 	mvn.w	r0, #3
 800416c:	f7fc fa8e 	bl	800068c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004170:	4622      	mov	r2, r4
 8004172:	4621      	mov	r1, r4
 8004174:	f06f 0001 	mvn.w	r0, #1
 8004178:	f7fc fa88 	bl	800068c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800417c:	4622      	mov	r2, r4
 800417e:	4621      	mov	r1, r4
 8004180:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004184:	f7fc fa82 	bl	800068c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004188:	b002      	add	sp, #8
 800418a:	bd10      	pop	{r4, pc}
 800418c:	40023800 	.word	0x40023800

08004190 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004190:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8004192:	6803      	ldr	r3, [r0, #0]
 8004194:	4a39      	ldr	r2, [pc, #228]	; (800427c <HAL_I2C_MspInit+0xec>)
 8004196:	4293      	cmp	r3, r2
{
 8004198:	b089      	sub	sp, #36	; 0x24
  if(hi2c->Instance==I2C1)
 800419a:	d11b      	bne.n	80041d4 <HAL_I2C_MspInit+0x44>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800419c:	23c0      	movs	r3, #192	; 0xc0
 800419e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041a0:	2312      	movs	r3, #18
 80041a2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041a4:	2301      	movs	r3, #1
 80041a6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041a8:	2303      	movs	r3, #3
 80041aa:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041ac:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80041ae:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041b0:	4833      	ldr	r0, [pc, #204]	; (8004280 <HAL_I2C_MspInit+0xf0>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80041b2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041b4:	f7fc fae4 	bl	8000780 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80041b8:	2300      	movs	r3, #0
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	4b31      	ldr	r3, [pc, #196]	; (8004284 <HAL_I2C_MspInit+0xf4>)
 80041be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041c0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80041c4:	641a      	str	r2, [r3, #64]	; 0x40
 80041c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041cc:	9300      	str	r3, [sp, #0]
 80041ce:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80041d0:	b009      	add	sp, #36	; 0x24
 80041d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(hi2c->Instance==I2C2)
 80041d4:	4a2c      	ldr	r2, [pc, #176]	; (8004288 <HAL_I2C_MspInit+0xf8>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d126      	bne.n	8004228 <HAL_I2C_MspInit+0x98>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80041da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041e0:	2612      	movs	r6, #18
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80041e2:	2304      	movs	r3, #4
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041e4:	2501      	movs	r5, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041e6:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041e8:	a903      	add	r1, sp, #12
 80041ea:	4825      	ldr	r0, [pc, #148]	; (8004280 <HAL_I2C_MspInit+0xf0>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80041ec:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041ee:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041f0:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041f2:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041f4:	f7fc fac4 	bl	8000780 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80041f8:	2308      	movs	r3, #8
 80041fa:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041fc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80041fe:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004200:	481f      	ldr	r0, [pc, #124]	; (8004280 <HAL_I2C_MspInit+0xf0>)
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8004202:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004204:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004206:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004208:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800420a:	f7fc fab9 	bl	8000780 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800420e:	2300      	movs	r3, #0
 8004210:	9301      	str	r3, [sp, #4]
 8004212:	4b1c      	ldr	r3, [pc, #112]	; (8004284 <HAL_I2C_MspInit+0xf4>)
 8004214:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004216:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800421a:	641a      	str	r2, [r3, #64]	; 0x40
 800421c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004222:	9301      	str	r3, [sp, #4]
 8004224:	9b01      	ldr	r3, [sp, #4]
 8004226:	e7d3      	b.n	80041d0 <HAL_I2C_MspInit+0x40>
  else if(hi2c->Instance==I2C3)
 8004228:	4a18      	ldr	r2, [pc, #96]	; (800428c <HAL_I2C_MspInit+0xfc>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d1d0      	bne.n	80041d0 <HAL_I2C_MspInit+0x40>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800422e:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004232:	2712      	movs	r7, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004234:	2601      	movs	r6, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004236:	2503      	movs	r5, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004238:	2404      	movs	r4, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800423a:	a903      	add	r1, sp, #12
 800423c:	4814      	ldr	r0, [pc, #80]	; (8004290 <HAL_I2C_MspInit+0x100>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800423e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004240:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004242:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004244:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004246:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004248:	f7fc fa9a 	bl	8000780 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800424c:	f44f 7380 	mov.w	r3, #256	; 0x100
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004250:	a903      	add	r1, sp, #12
 8004252:	4810      	ldr	r0, [pc, #64]	; (8004294 <HAL_I2C_MspInit+0x104>)
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004254:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004256:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004258:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800425a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800425c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800425e:	f7fc fa8f 	bl	8000780 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004262:	2300      	movs	r3, #0
 8004264:	9302      	str	r3, [sp, #8]
 8004266:	4b07      	ldr	r3, [pc, #28]	; (8004284 <HAL_I2C_MspInit+0xf4>)
 8004268:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800426a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800426e:	641a      	str	r2, [r3, #64]	; 0x40
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004276:	9302      	str	r3, [sp, #8]
 8004278:	9b02      	ldr	r3, [sp, #8]
}
 800427a:	e7a9      	b.n	80041d0 <HAL_I2C_MspInit+0x40>
 800427c:	40005400 	.word	0x40005400
 8004280:	40020400 	.word	0x40020400
 8004284:	40023800 	.word	0x40023800
 8004288:	40005800 	.word	0x40005800
 800428c:	40005c00 	.word	0x40005c00
 8004290:	40020800 	.word	0x40020800
 8004294:	40020000 	.word	0x40020000

08004298 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004298:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800429a:	6803      	ldr	r3, [r0, #0]
 800429c:	4a23      	ldr	r2, [pc, #140]	; (800432c <HAL_UART_MspInit+0x94>)
 800429e:	4293      	cmp	r3, r2
{
 80042a0:	b088      	sub	sp, #32
  if(huart->Instance==USART1)
 80042a2:	d124      	bne.n	80042ee <HAL_UART_MspInit+0x56>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80042a4:	2400      	movs	r4, #0
 80042a6:	4b22      	ldr	r3, [pc, #136]	; (8004330 <HAL_UART_MspInit+0x98>)
 80042a8:	9401      	str	r4, [sp, #4]
 80042aa:	6c59      	ldr	r1, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042ac:	4821      	ldr	r0, [pc, #132]	; (8004334 <HAL_UART_MspInit+0x9c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80042ae:	f041 0110 	orr.w	r1, r1, #16
 80042b2:	6459      	str	r1, [r3, #68]	; 0x44
 80042b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b6:	f003 0310 	and.w	r3, r3, #16
 80042ba:	9301      	str	r3, [sp, #4]
 80042bc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80042be:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80042c2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c4:	2302      	movs	r3, #2
 80042c6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042c8:	2301      	movs	r3, #1
 80042ca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042cc:	2303      	movs	r3, #3
 80042ce:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042d0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80042d2:	2307      	movs	r3, #7
 80042d4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042d6:	f7fc fa53 	bl	8000780 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80042da:	2025      	movs	r0, #37	; 0x25
 80042dc:	4622      	mov	r2, r4
 80042de:	4621      	mov	r1, r4
 80042e0:	f7fc f9d4 	bl	800068c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80042e4:	2025      	movs	r0, #37	; 0x25
 80042e6:	f7fc fa05 	bl	80006f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80042ea:	b008      	add	sp, #32
 80042ec:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART2)
 80042ee:	4a12      	ldr	r2, [pc, #72]	; (8004338 <HAL_UART_MspInit+0xa0>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d1fa      	bne.n	80042ea <HAL_UART_MspInit+0x52>
    __HAL_RCC_USART2_CLK_ENABLE();
 80042f4:	2300      	movs	r3, #0
 80042f6:	9302      	str	r3, [sp, #8]
 80042f8:	4b0d      	ldr	r3, [pc, #52]	; (8004330 <HAL_UART_MspInit+0x98>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042fa:	480e      	ldr	r0, [pc, #56]	; (8004334 <HAL_UART_MspInit+0x9c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80042fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042fe:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004302:	641a      	str	r2, [r3, #64]	; 0x40
 8004304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430a:	9302      	str	r3, [sp, #8]
 800430c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800430e:	230c      	movs	r3, #12
 8004310:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004312:	2302      	movs	r3, #2
 8004314:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004316:	2301      	movs	r3, #1
 8004318:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800431a:	2303      	movs	r3, #3
 800431c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800431e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004320:	2307      	movs	r3, #7
 8004322:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004324:	f7fc fa2c 	bl	8000780 <HAL_GPIO_Init>
}
 8004328:	e7df      	b.n	80042ea <HAL_UART_MspInit+0x52>
 800432a:	bf00      	nop
 800432c:	40011000 	.word	0x40011000
 8004330:	40023800 	.word	0x40023800
 8004334:	40020000 	.word	0x40020000
 8004338:	40004400 	.word	0x40004400

0800433c <NMI_Handler>:
 800433c:	4770      	bx	lr

0800433e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800433e:	e7fe      	b.n	800433e <HardFault_Handler>

08004340 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004340:	e7fe      	b.n	8004340 <MemManage_Handler>

08004342 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004342:	e7fe      	b.n	8004342 <BusFault_Handler>

08004344 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004344:	e7fe      	b.n	8004344 <UsageFault_Handler>

08004346 <SVC_Handler>:
 8004346:	4770      	bx	lr

08004348 <DebugMon_Handler>:
 8004348:	4770      	bx	lr

0800434a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800434a:	4770      	bx	lr

0800434c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800434c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800434e:	f7fc f965 	bl	800061c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004352:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8004356:	f7fc b9fc 	b.w	8000752 <HAL_SYSTICK_IRQHandler>
	...

0800435c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800435c:	4801      	ldr	r0, [pc, #4]	; (8004364 <USART1_IRQHandler+0x8>)
 800435e:	f7fe b82b 	b.w	80023b8 <HAL_UART_IRQHandler>
 8004362:	bf00      	nop
 8004364:	200003c4 	.word	0x200003c4

08004368 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004368:	4801      	ldr	r0, [pc, #4]	; (8004370 <OTG_FS_IRQHandler+0x8>)
 800436a:	f7fc bfcb 	b.w	8001304 <HAL_PCD_IRQHandler>
 800436e:	bf00      	nop
 8004370:	200042e8 	.word	0x200042e8

08004374 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004374:	490f      	ldr	r1, [pc, #60]	; (80043b4 <SystemInit+0x40>)
 8004376:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800437a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800437e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004382:	4b0d      	ldr	r3, [pc, #52]	; (80043b8 <SystemInit+0x44>)
 8004384:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004386:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004388:	f042 0201 	orr.w	r2, r2, #1
 800438c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800438e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004396:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800439a:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800439c:	4a07      	ldr	r2, [pc, #28]	; (80043bc <SystemInit+0x48>)
 800439e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80043a6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80043a8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80043aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80043ae:	608b      	str	r3, [r1, #8]
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	e000ed00 	.word	0xe000ed00
 80043b8:	40023800 	.word	0x40023800
 80043bc:	24003010 	.word	0x24003010

080043c0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80043c0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80043c2:	4c09      	ldr	r4, [pc, #36]	; (80043e8 <MX_USB_DEVICE_Init+0x28>)
 80043c4:	4909      	ldr	r1, [pc, #36]	; (80043ec <MX_USB_DEVICE_Init+0x2c>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	4620      	mov	r0, r4
 80043ca:	f7fe fdc0 	bl	8002f4e <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 80043ce:	4908      	ldr	r1, [pc, #32]	; (80043f0 <MX_USB_DEVICE_Init+0x30>)
 80043d0:	4620      	mov	r0, r4
 80043d2:	f7fe fdd1 	bl	8002f78 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 80043d6:	4620      	mov	r0, r4
 80043d8:	4906      	ldr	r1, [pc, #24]	; (80043f4 <MX_USB_DEVICE_Init+0x34>)
 80043da:	f7fe fd90 	bl	8002efe <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 80043de:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80043e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 80043e4:	f7fe bdcf 	b.w	8002f86 <USBD_Start>
 80043e8:	20003ec4 	.word	0x20003ec4
 80043ec:	2000016c 	.word	0x2000016c
 80043f0:	20000008 	.word	0x20000008
 80043f4:	2000015c 	.word	0x2000015c

080043f8 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 80043f8:	2000      	movs	r0, #0
 80043fa:	4770      	bx	lr

080043fc <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 80043fc:	2000      	movs	r0, #0
 80043fe:	4770      	bx	lr

08004400 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8004400:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8004402:	4c05      	ldr	r4, [pc, #20]	; (8004418 <CDC_Receive_FS+0x18>)
 8004404:	4601      	mov	r1, r0
 8004406:	4620      	mov	r0, r4
 8004408:	f7fe fd88 	bl	8002f1c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800440c:	4620      	mov	r0, r4
 800440e:	f7fe fd8b 	bl	8002f28 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8004412:	2000      	movs	r0, #0
 8004414:	bd10      	pop	{r4, pc}
 8004416:	bf00      	nop
 8004418:	20003ec4 	.word	0x20003ec4

0800441c <CDC_Init_FS>:
{
 800441c:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800441e:	4c06      	ldr	r4, [pc, #24]	; (8004438 <CDC_Init_FS+0x1c>)
 8004420:	4906      	ldr	r1, [pc, #24]	; (800443c <CDC_Init_FS+0x20>)
 8004422:	2200      	movs	r2, #0
 8004424:	4620      	mov	r0, r4
 8004426:	f7fe fd71 	bl	8002f0c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800442a:	4905      	ldr	r1, [pc, #20]	; (8004440 <CDC_Init_FS+0x24>)
 800442c:	4620      	mov	r0, r4
 800442e:	f7fe fd75 	bl	8002f1c <USBD_CDC_SetRxBuffer>
}
 8004432:	2000      	movs	r0, #0
 8004434:	bd10      	pop	{r4, pc}
 8004436:	bf00      	nop
 8004438:	20003ec4 	.word	0x20003ec4
 800443c:	200041e8 	.word	0x200041e8
 8004440:	200040e8 	.word	0x200040e8

08004444 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8004444:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 8004446:	6803      	ldr	r3, [r0, #0]
 8004448:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 800444c:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB_OTG_FS)
 800444e:	d125      	bne.n	800449c <HAL_PCD_MspInit+0x58>
  
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004450:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004454:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004456:	2302      	movs	r3, #2
 8004458:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800445a:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800445c:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800445e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004460:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004462:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004464:	480e      	ldr	r0, [pc, #56]	; (80044a0 <HAL_PCD_MspInit+0x5c>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004466:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004468:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800446a:	f7fc f989 	bl	8000780 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800446e:	4b0d      	ldr	r3, [pc, #52]	; (80044a4 <HAL_PCD_MspInit+0x60>)
 8004470:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004472:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004476:	635a      	str	r2, [r3, #52]	; 0x34
 8004478:	9400      	str	r4, [sp, #0]
 800447a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800447c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004480:	645a      	str	r2, [r3, #68]	; 0x44
 8004482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004484:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004488:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800448a:	2043      	movs	r0, #67	; 0x43
 800448c:	4622      	mov	r2, r4
 800448e:	4621      	mov	r1, r4
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004490:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8004492:	f7fc f8fb 	bl	800068c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8004496:	2043      	movs	r0, #67	; 0x43
 8004498:	f7fc f92c 	bl	80006f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800449c:	b006      	add	sp, #24
 800449e:	bd10      	pop	{r4, pc}
 80044a0:	40020000 	.word	0x40020000
 80044a4:	40023800 	.word	0x40023800

080044a8 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80044a8:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 80044ac:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80044b0:	f7fe bd80 	b.w	8002fb4 <USBD_LL_SetupStage>

080044b4 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80044b4:	231c      	movs	r3, #28
 80044b6:	fb03 0301 	mla	r3, r3, r1, r0
 80044ba:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80044be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80044c2:	f7fe bda4 	b.w	800300e <USBD_LL_DataOutStage>

080044c6 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80044c6:	231c      	movs	r3, #28
 80044c8:	fb03 0301 	mla	r3, r3, r1, r0
 80044cc:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80044d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044d2:	f7fe bdce 	b.w	8003072 <USBD_LL_DataInStage>

080044d6 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80044d6:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80044da:	f7fe be4a 	b.w	8003172 <USBD_LL_SOF>

080044de <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 80044de:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /* Set USB current speed. */
  switch (hpcd->Init.speed)
 80044e0:	68c1      	ldr	r1, [r0, #12]
{ 
 80044e2:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80044e4:	3100      	adds	r1, #0
 80044e6:	bf18      	it	ne
 80044e8:	2101      	movne	r1, #1
 80044ea:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 80044ee:	f7fe fe2e 	bl	800314e <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80044f2:	f8d4 03ec 	ldr.w	r0, [r4, #1004]	; 0x3ec
}
 80044f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80044fa:	f7fe be09 	b.w	8003110 <USBD_LL_Reset>
	...

08004500 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8004500:	b510      	push	{r4, lr}
 8004502:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8004504:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004508:	f7fe fe24 	bl	8003154 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800450c:	6822      	ldr	r2, [r4, #0]
 800450e:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8004512:	f043 0301 	orr.w	r3, r3, #1
 8004516:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800451a:	6a23      	ldr	r3, [r4, #32]
 800451c:	b123      	cbz	r3, 8004528 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800451e:	4a03      	ldr	r2, [pc, #12]	; (800452c <HAL_PCD_SuspendCallback+0x2c>)
 8004520:	6913      	ldr	r3, [r2, #16]
 8004522:	f043 0306 	orr.w	r3, r3, #6
 8004526:	6113      	str	r3, [r2, #16]
 8004528:	bd10      	pop	{r4, pc}
 800452a:	bf00      	nop
 800452c:	e000ed00 	.word	0xe000ed00

08004530 <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8004530:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004534:	f7fe be17 	b.w	8003166 <USBD_LL_Resume>

08004538 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8004538:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 800453c:	f7fe be27 	b.w	800318e <USBD_LL_IsoOUTIncomplete>

08004540 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8004540:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004544:	f7fe be21 	b.w	800318a <USBD_LL_IsoINIncomplete>

08004548 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8004548:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 800454c:	f7fe be21 	b.w	8003192 <USBD_LL_DevConnected>

08004550 <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8004550:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8004554:	f7fe be1f 	b.w	8003196 <USBD_LL_DevDisconnected>

08004558 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8004558:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800455a:	7802      	ldrb	r2, [r0, #0]
 800455c:	bb52      	cbnz	r2, 80045b4 <USBD_LL_Init+0x5c>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800455e:	4b16      	ldr	r3, [pc, #88]	; (80045b8 <USBD_LL_Init+0x60>)
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8004560:	2104      	movs	r1, #4
  hpcd_USB_OTG_FS.pData = pdev;
 8004562:	f8c3 03ec 	str.w	r0, [r3, #1004]	; 0x3ec
  pdev->pData = &hpcd_USB_OTG_FS;
 8004566:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800456a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800456e:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8004572:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004574:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8004576:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8004578:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 800457a:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800457c:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800457e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8004580:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8004582:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8004584:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8004586:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8004588:	f7fc fe3a 	bl	8001200 <HAL_PCD_Init>
 800458c:	b120      	cbz	r0, 8004598 <USBD_LL_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 800458e:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8004592:	480a      	ldr	r0, [pc, #40]	; (80045bc <USBD_LL_Init+0x64>)
 8004594:	f7ff fdb2 	bl	80040fc <_Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8004598:	2180      	movs	r1, #128	; 0x80
 800459a:	4807      	ldr	r0, [pc, #28]	; (80045b8 <USBD_LL_Init+0x60>)
 800459c:	f7fd fa7f 	bl	8001a9e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80045a0:	2240      	movs	r2, #64	; 0x40
 80045a2:	2100      	movs	r1, #0
 80045a4:	4804      	ldr	r0, [pc, #16]	; (80045b8 <USBD_LL_Init+0x60>)
 80045a6:	f7fd fa59 	bl	8001a5c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80045aa:	2280      	movs	r2, #128	; 0x80
 80045ac:	2101      	movs	r1, #1
 80045ae:	4802      	ldr	r0, [pc, #8]	; (80045b8 <USBD_LL_Init+0x60>)
 80045b0:	f7fd fa54 	bl	8001a5c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 80045b4:	2000      	movs	r0, #0
 80045b6:	bd08      	pop	{r3, pc}
 80045b8:	200042e8 	.word	0x200042e8
 80045bc:	08007b9a 	.word	0x08007b9a

080045c0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80045c0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80045c2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80045c6:	f7fc fe87 	bl	80012d8 <HAL_PCD_Start>
 80045ca:	2803      	cmp	r0, #3
 80045cc:	bf9a      	itte	ls
 80045ce:	4b02      	ldrls	r3, [pc, #8]	; (80045d8 <USBD_LL_Start+0x18>)
 80045d0:	5c18      	ldrbls	r0, [r3, r0]
 80045d2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80045d4:	bd08      	pop	{r3, pc}
 80045d6:	bf00      	nop
 80045d8:	08007b96 	.word	0x08007b96

080045dc <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80045dc:	b510      	push	{r4, lr}
 80045de:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80045e0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80045e4:	4613      	mov	r3, r2
 80045e6:	4622      	mov	r2, r4
 80045e8:	f7fd f94a 	bl	8001880 <HAL_PCD_EP_Open>
 80045ec:	2803      	cmp	r0, #3
 80045ee:	bf9a      	itte	ls
 80045f0:	4b01      	ldrls	r3, [pc, #4]	; (80045f8 <USBD_LL_OpenEP+0x1c>)
 80045f2:	5c18      	ldrbls	r0, [r3, r0]
 80045f4:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80045f6:	bd10      	pop	{r4, pc}
 80045f8:	08007b96 	.word	0x08007b96

080045fc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80045fc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80045fe:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004602:	f7fd f96b 	bl	80018dc <HAL_PCD_EP_Close>
 8004606:	2803      	cmp	r0, #3
 8004608:	bf9a      	itte	ls
 800460a:	4b02      	ldrls	r3, [pc, #8]	; (8004614 <USBD_LL_CloseEP+0x18>)
 800460c:	5c18      	ldrbls	r0, [r3, r0]
 800460e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8004610:	bd08      	pop	{r3, pc}
 8004612:	bf00      	nop
 8004614:	08007b96 	.word	0x08007b96

08004618 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004618:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800461a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800461e:	f7fd f9cc 	bl	80019ba <HAL_PCD_EP_SetStall>
 8004622:	2803      	cmp	r0, #3
 8004624:	bf9a      	itte	ls
 8004626:	4b02      	ldrls	r3, [pc, #8]	; (8004630 <USBD_LL_StallEP+0x18>)
 8004628:	5c18      	ldrbls	r0, [r3, r0]
 800462a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 800462c:	bd08      	pop	{r3, pc}
 800462e:	bf00      	nop
 8004630:	08007b96 	.word	0x08007b96

08004634 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004634:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8004636:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800463a:	f7fd f9ea 	bl	8001a12 <HAL_PCD_EP_ClrStall>
 800463e:	2803      	cmp	r0, #3
 8004640:	bf9a      	itte	ls
 8004642:	4b02      	ldrls	r3, [pc, #8]	; (800464c <USBD_LL_ClearStallEP+0x18>)
 8004644:	5c18      	ldrbls	r0, [r3, r0]
 8004646:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8004648:	bd08      	pop	{r3, pc}
 800464a:	bf00      	nop
 800464c:	08007b96 	.word	0x08007b96

08004650 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8004650:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004654:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8004658:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800465c:	bf1b      	ittet	ne
 800465e:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8004662:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8004666:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800466a:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800466e:	bf08      	it	eq
 8004670:	f891 01fa 	ldrbeq.w	r0, [r1, #506]	; 0x1fa
  }
}
 8004674:	4770      	bx	lr
	...

08004678 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8004678:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800467a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800467e:	f7fd f8ed 	bl	800185c <HAL_PCD_SetAddress>
 8004682:	2803      	cmp	r0, #3
 8004684:	bf9a      	itte	ls
 8004686:	4b02      	ldrls	r3, [pc, #8]	; (8004690 <USBD_LL_SetUSBAddress+0x18>)
 8004688:	5c18      	ldrbls	r0, [r3, r0]
 800468a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 800468c:	bd08      	pop	{r3, pc}
 800468e:	bf00      	nop
 8004690:	08007b96 	.word	0x08007b96

08004694 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8004694:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004696:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800469a:	f7fd f96e 	bl	800197a <HAL_PCD_EP_Transmit>
 800469e:	2803      	cmp	r0, #3
 80046a0:	bf9a      	itte	ls
 80046a2:	4b02      	ldrls	r3, [pc, #8]	; (80046ac <USBD_LL_Transmit+0x18>)
 80046a4:	5c18      	ldrbls	r0, [r3, r0]
 80046a6:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 80046a8:	bd08      	pop	{r3, pc}
 80046aa:	bf00      	nop
 80046ac:	08007b96 	.word	0x08007b96

080046b0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80046b0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80046b2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80046b6:	f7fd f934 	bl	8001922 <HAL_PCD_EP_Receive>
 80046ba:	2803      	cmp	r0, #3
 80046bc:	bf9a      	itte	ls
 80046be:	4b02      	ldrls	r3, [pc, #8]	; (80046c8 <USBD_LL_PrepareReceive+0x18>)
 80046c0:	5c18      	ldrbls	r0, [r3, r0]
 80046c2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80046c4:	bd08      	pop	{r3, pc}
 80046c6:	bf00      	nop
 80046c8:	08007b96 	.word	0x08007b96

080046cc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80046cc:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80046ce:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80046d2:	f7fd f94a 	bl	800196a <HAL_PCD_EP_GetRxCount>
}
 80046d6:	bd08      	pop	{r3, pc}

080046d8 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 80046d8:	2312      	movs	r3, #18
 80046da:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 80046dc:	4800      	ldr	r0, [pc, #0]	; (80046e0 <USBD_FS_DeviceDescriptor+0x8>)
 80046de:	4770      	bx	lr
 80046e0:	20000188 	.word	0x20000188

080046e4 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 80046e4:	2304      	movs	r3, #4
 80046e6:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80046e8:	4800      	ldr	r0, [pc, #0]	; (80046ec <USBD_FS_LangIDStrDescriptor+0x8>)
 80046ea:	4770      	bx	lr
 80046ec:	2000019c 	.word	0x2000019c

080046f0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80046f0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80046f2:	4c04      	ldr	r4, [pc, #16]	; (8004704 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80046f4:	4804      	ldr	r0, [pc, #16]	; (8004708 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80046f6:	460a      	mov	r2, r1
 80046f8:	4621      	mov	r1, r4
 80046fa:	f7fe feec 	bl	80034d6 <USBD_GetString>
  return USBD_StrDesc;
}
 80046fe:	4620      	mov	r0, r4
 8004700:	bd10      	pop	{r4, pc}
 8004702:	bf00      	nop
 8004704:	200046d8 	.word	0x200046d8
 8004708:	08007bc6 	.word	0x08007bc6

0800470c <USBD_FS_ProductStrDescriptor>:
{
 800470c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800470e:	4c04      	ldr	r4, [pc, #16]	; (8004720 <USBD_FS_ProductStrDescriptor+0x14>)
 8004710:	4804      	ldr	r0, [pc, #16]	; (8004724 <USBD_FS_ProductStrDescriptor+0x18>)
 8004712:	460a      	mov	r2, r1
 8004714:	4621      	mov	r1, r4
 8004716:	f7fe fede 	bl	80034d6 <USBD_GetString>
}
 800471a:	4620      	mov	r0, r4
 800471c:	bd10      	pop	{r4, pc}
 800471e:	bf00      	nop
 8004720:	200046d8 	.word	0x200046d8
 8004724:	08007bd9 	.word	0x08007bd9

08004728 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004728:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 800472a:	4c04      	ldr	r4, [pc, #16]	; (800473c <USBD_FS_SerialStrDescriptor+0x14>)
 800472c:	4804      	ldr	r0, [pc, #16]	; (8004740 <USBD_FS_SerialStrDescriptor+0x18>)
 800472e:	460a      	mov	r2, r1
 8004730:	4621      	mov	r1, r4
 8004732:	f7fe fed0 	bl	80034d6 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8004736:	4620      	mov	r0, r4
 8004738:	bd10      	pop	{r4, pc}
 800473a:	bf00      	nop
 800473c:	200046d8 	.word	0x200046d8
 8004740:	08007bef 	.word	0x08007bef

08004744 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004744:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004746:	4c04      	ldr	r4, [pc, #16]	; (8004758 <USBD_FS_ConfigStrDescriptor+0x14>)
 8004748:	4804      	ldr	r0, [pc, #16]	; (800475c <USBD_FS_ConfigStrDescriptor+0x18>)
 800474a:	460a      	mov	r2, r1
 800474c:	4621      	mov	r1, r4
 800474e:	f7fe fec2 	bl	80034d6 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8004752:	4620      	mov	r0, r4
 8004754:	bd10      	pop	{r4, pc}
 8004756:	bf00      	nop
 8004758:	200046d8 	.word	0x200046d8
 800475c:	08007bad 	.word	0x08007bad

08004760 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004760:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004762:	4c04      	ldr	r4, [pc, #16]	; (8004774 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8004764:	4804      	ldr	r0, [pc, #16]	; (8004778 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8004766:	460a      	mov	r2, r1
 8004768:	4621      	mov	r1, r4
 800476a:	f7fe feb4 	bl	80034d6 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800476e:	4620      	mov	r0, r4
 8004770:	bd10      	pop	{r4, pc}
 8004772:	bf00      	nop
 8004774:	200046d8 	.word	0x200046d8
 8004778:	08007bb8 	.word	0x08007bb8

0800477c <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 800477c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t mm_config_timeout_us;
	uint32_t lld_range_config_timeout_us;

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8004780:	2903      	cmp	r1, #3
{
 8004782:	b088      	sub	sp, #32
 8004784:	4605      	mov	r5, r0
 8004786:	460c      	mov	r4, r1
 8004788:	461f      	mov	r7, r3
	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 800478a:	d030      	beq.n	80047ee <SetPresetMode+0x72>
 800478c:	2908      	cmp	r1, #8
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 800478e:	bf14      	ite	ne
 8004790:	2620      	movne	r6, #32
 8004792:	2640      	moveq	r6, #64	; 0x40
	VL53L1_DevicePresetModes LightModes[3] = {
 8004794:	2302      	movs	r3, #2
 8004796:	f88d 3014 	strb.w	r3, [sp, #20]
 800479a:	2301      	movs	r3, #1
 800479c:	f88d 3015 	strb.w	r3, [sp, #21]
 80047a0:	2303      	movs	r3, #3
 80047a2:	f88d 3016 	strb.w	r3, [sp, #22]
	VL53L1_DevicePresetModes TimedModes[3] = {
 80047a6:	2307      	movs	r3, #7
 80047a8:	f88d 3018 	strb.w	r3, [sp, #24]
 80047ac:	2306      	movs	r3, #6
 80047ae:	f88d 3019 	strb.w	r3, [sp, #25]
 80047b2:	2308      	movs	r3, #8
 80047b4:	f88d 301a 	strb.w	r3, [sp, #26]
	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 80047b8:	2324      	movs	r3, #36	; 0x24
 80047ba:	f88d 301c 	strb.w	r3, [sp, #28]
 80047be:	2325      	movs	r3, #37	; 0x25
 80047c0:	f88d 301d 	strb.w	r3, [sp, #29]
	switch (DistanceMode) {
 80047c4:	2a01      	cmp	r2, #1
	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 80047c6:	f04f 0326 	mov.w	r3, #38	; 0x26
 80047ca:	f88d 301e 	strb.w	r3, [sp, #30]
	switch (DistanceMode) {
 80047ce:	d010      	beq.n	80047f2 <SetPresetMode+0x76>
 80047d0:	2a02      	cmp	r2, #2
		DistIdx = 2;
 80047d2:	bf0c      	ite	eq
 80047d4:	2301      	moveq	r3, #1
 80047d6:	2302      	movne	r3, #2
	switch (PresetMode) {
 80047d8:	2c04      	cmp	r4, #4
 80047da:	d00c      	beq.n	80047f6 <SetPresetMode+0x7a>
 80047dc:	2c08      	cmp	r4, #8
 80047de:	d02d      	beq.n	800483c <SetPresetMode+0xc0>
 80047e0:	2c03      	cmp	r4, #3
 80047e2:	d130      	bne.n	8004846 <SetPresetMode+0xca>
		*pDevicePresetMode = TimedModes[DistIdx];
 80047e4:	aa08      	add	r2, sp, #32
 80047e6:	4413      	add	r3, r2
 80047e8:	f813 8c08 	ldrb.w	r8, [r3, #-8]
 80047ec:	e007      	b.n	80047fe <SetPresetMode+0x82>
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 80047ee:	2640      	movs	r6, #64	; 0x40
 80047f0:	e7d0      	b.n	8004794 <SetPresetMode+0x18>
		DistIdx = 0;
 80047f2:	2300      	movs	r3, #0
 80047f4:	e7f0      	b.n	80047d8 <SetPresetMode+0x5c>
		*pDevicePresetMode = LightModes[DistIdx];
 80047f6:	aa08      	add	r2, sp, #32
 80047f8:	4413      	add	r3, r2
 80047fa:	f813 8c0c 	ldrb.w	r8, [r3, #-12]

	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 80047fe:	ab07      	add	r3, sp, #28
 8004800:	9301      	str	r3, [sp, #4]
 8004802:	ab06      	add	r3, sp, #24
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	f10d 0212 	add.w	r2, sp, #18
 800480a:	ab05      	add	r3, sp, #20
 800480c:	4641      	mov	r1, r8
 800480e:	4628      	mov	r0, r5
 8004810:	f000 fc55 	bl	80050be <VL53L1_get_preset_mode_timing_cfg>
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 8004814:	b978      	cbnz	r0, 8004836 <SetPresetMode+0xba>
		Status = VL53L1_set_preset_mode(
 8004816:	9b07      	ldr	r3, [sp, #28]
 8004818:	9301      	str	r3, [sp, #4]
 800481a:	9b06      	ldr	r3, [sp, #24]
 800481c:	9300      	str	r3, [sp, #0]
 800481e:	f8bd 2012 	ldrh.w	r2, [sp, #18]
 8004822:	9702      	str	r7, [sp, #8]
 8004824:	9b05      	ldr	r3, [sp, #20]
 8004826:	4641      	mov	r1, r8
 8004828:	4628      	mov	r0, r5
 800482a:	f000 fc81 	bl	8005130 <VL53L1_set_preset_mode>
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 800482e:	b910      	cbnz	r0, 8004836 <SetPresetMode+0xba>
		VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8004830:	70ae      	strb	r6, [r5, #2]

	if (Status == VL53L1_ERROR_NONE)
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 8004832:	f885 437c 	strb.w	r4, [r5, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004836:	b008      	add	sp, #32
 8004838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 800483c:	aa08      	add	r2, sp, #32
 800483e:	4413      	add	r3, r2
 8004840:	f813 8c04 	ldrb.w	r8, [r3, #-4]
 8004844:	e7db      	b.n	80047fe <SetPresetMode+0x82>
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8004846:	f06f 0007 	mvn.w	r0, #7
 800484a:	e7f4      	b.n	8004836 <SetPresetMode+0xba>

0800484c <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 800484c:	b510      	push	{r4, lr}
	VL53L1_Error Status = VL53L1_ERROR_NONE;
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800484e:	b121      	cbz	r1, 800485a <SetLimitValue+0xe>
 8004850:	2901      	cmp	r1, #1
 8004852:	d008      	beq.n	8004866 <SetLimitValue+0x1a>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
		break;
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004854:	f06f 0003 	mvn.w	r0, #3
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004858:	bd10      	pop	{r4, pc}
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 800485a:	f3c2 318f 	ubfx	r1, r2, #14, #16
 800485e:	f000 fd7d 	bl	800535c <VL53L1_set_lite_sigma_threshold>
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004862:	2000      	movs	r0, #0
		break;
 8004864:	bd10      	pop	{r4, pc}
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 8004866:	f3c2 214f 	ubfx	r1, r2, #9, #16
 800486a:	f000 fd80 	bl	800536e <VL53L1_set_lite_min_count_rate>
 800486e:	e7f8      	b.n	8004862 <SetLimitValue+0x16>

08004870 <VL53L1_SetDeviceAddress>:
	Status = VL53L1_WrByte(Dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
 8004870:	084a      	lsrs	r2, r1, #1
 8004872:	2101      	movs	r1, #1
 8004874:	f002 baf6 	b.w	8006e64 <VL53L1_WrByte>

08004878 <VL53L1_WaitDeviceBooted>:
	Status = VL53L1_poll_for_boot_completion(Dev,
 8004878:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800487c:	f002 ba80 	b.w	8006d80 <VL53L1_poll_for_boot_completion>

08004880 <VL53L1_SetDistanceMode>:
{
 8004880:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 8004884:	1e4b      	subs	r3, r1, #1
 8004886:	b2db      	uxtb	r3, r3
	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 8004888:	2b02      	cmp	r3, #2
{
 800488a:	4604      	mov	r4, r0
 800488c:	460e      	mov	r6, r1
	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 800488e:	f890 737c 	ldrb.w	r7, [r0, #892]	; 0x37c
	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 8004892:	d82d      	bhi.n	80048f0 <VL53L1_SetDistanceMode+0x70>
 8004894:	bf18      	it	ne
 8004896:	460d      	movne	r5, r1
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 8004898:	a903      	add	r1, sp, #12
			InternalDistanceMode = VL53L1_DISTANCEMODE_LONG;
 800489a:	bf08      	it	eq
 800489c:	2503      	moveq	r5, #3
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 800489e:	f000 fba1 	bl	8004fe4 <VL53L1_get_user_zone>
	if (Status == VL53L1_ERROR_NONE)
 80048a2:	bb10      	cbnz	r0, 80048ea <VL53L1_SetDistanceMode+0x6a>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 80048a4:	466b      	mov	r3, sp
 80048a6:	aa01      	add	r2, sp, #4
 80048a8:	a902      	add	r1, sp, #8
 80048aa:	4620      	mov	r0, r4
	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 80048ac:	f8d4 8014 	ldr.w	r8, [r4, #20]
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 80048b0:	f000 fb3b 	bl	8004f2a <VL53L1_get_timeouts_us>
	if (Status == VL53L1_ERROR_NONE)
 80048b4:	b9c8      	cbnz	r0, 80048ea <VL53L1_SetDistanceMode+0x6a>
		Status = SetPresetMode(Dev,
 80048b6:	4643      	mov	r3, r8
 80048b8:	462a      	mov	r2, r5
 80048ba:	4639      	mov	r1, r7
 80048bc:	4620      	mov	r0, r4
 80048be:	f7ff ff5d 	bl	800477c <SetPresetMode>
	if (Status == VL53L1_ERROR_NONE) {
 80048c2:	b990      	cbnz	r0, 80048ea <VL53L1_SetDistanceMode+0x6a>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 80048c4:	f884 537e 	strb.w	r5, [r4, #894]	; 0x37e
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 80048c8:	f884 537f 	strb.w	r5, [r4, #895]	; 0x37f
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 80048cc:	f884 637d 	strb.w	r6, [r4, #893]	; 0x37d
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 80048d0:	9b00      	ldr	r3, [sp, #0]
 80048d2:	9a01      	ldr	r2, [sp, #4]
 80048d4:	9902      	ldr	r1, [sp, #8]
 80048d6:	4620      	mov	r0, r4
 80048d8:	f000 fb0f 	bl	8004efa <VL53L1_set_timeouts_us>
		if (Status == VL53L1_ERROR_NONE)
 80048dc:	b928      	cbnz	r0, 80048ea <VL53L1_SetDistanceMode+0x6a>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 80048de:	9b00      	ldr	r3, [sp, #0]
 80048e0:	6123      	str	r3, [r4, #16]
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 80048e2:	a903      	add	r1, sp, #12
 80048e4:	4620      	mov	r0, r4
 80048e6:	f000 fb6c 	bl	8004fc2 <VL53L1_set_user_zone>
}
 80048ea:	b004      	add	sp, #16
 80048ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return VL53L1_ERROR_INVALID_PARAMS;
 80048f0:	f06f 0003 	mvn.w	r0, #3
 80048f4:	e7f9      	b.n	80048ea <VL53L1_SetDistanceMode+0x6a>
	...

080048f8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:
{
 80048f8:	b570      	push	{r4, r5, r6, lr}
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 80048fa:	4b3e      	ldr	r3, [pc, #248]	; (80049f4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>)
 80048fc:	4299      	cmp	r1, r3
{
 80048fe:	b086      	sub	sp, #24
 8004900:	4604      	mov	r4, r0
 8004902:	460d      	mov	r5, r1
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 8004904:	d93d      	bls.n	8004982 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8a>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004906:	f06f 0003 	mvn.w	r0, #3
}
 800490a:	b006      	add	sp, #24
 800490c:	bd70      	pop	{r4, r5, r6, pc}
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 800490e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d064      	beq.n	80049e0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 8004916:	f89d 3007 	ldrb.w	r3, [sp, #7]
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 800491a:	4837      	ldr	r0, [pc, #220]	; (80049f8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x100>)
 800491c:	2b01      	cmp	r3, #1
 800491e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004922:	f04f 0301 	mov.w	r3, #1
 8004926:	bf18      	it	ne
 8004928:	f44f 727a 	movne.w	r2, #1000	; 0x3e8
		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 800492c:	4295      	cmp	r5, r2
 800492e:	d9ea      	bls.n	8004906 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe>
					- TimingGuard);
 8004930:	1aaa      	subs	r2, r5, r2
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8004932:	4282      	cmp	r2, r0
 8004934:	d8e7      	bhi.n	8004906 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe>
				TimingBudget /= divisor;
 8004936:	fbb2 f3f3 	udiv	r3, r2, r3
				Status = VL53L1_set_timeouts_us(
 800493a:	9904      	ldr	r1, [sp, #16]
 800493c:	9a03      	ldr	r2, [sp, #12]
				TimingBudget /= divisor;
 800493e:	9302      	str	r3, [sp, #8]
				Status = VL53L1_set_timeouts_us(
 8004940:	4620      	mov	r0, r4
 8004942:	f000 fada 	bl	8004efa <VL53L1_set_timeouts_us>
			if (Status == VL53L1_ERROR_NONE)
 8004946:	2800      	cmp	r0, #0
 8004948:	d1df      	bne.n	800490a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12>
				VL53L1DevDataSet(Dev,
 800494a:	9b02      	ldr	r3, [sp, #8]
 800494c:	6123      	str	r3, [r4, #16]
		VL53L1DevDataSet(Dev,
 800494e:	f8c4 5380 	str.w	r5, [r4, #896]	; 0x380
 8004952:	e7da      	b.n	800490a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12>
			VL53L1_get_tuning_parm(Dev,
 8004954:	aa05      	add	r2, sp, #20
 8004956:	f248 0136 	movw	r1, #32822	; 0x8036
 800495a:	4620      	mov	r0, r4
 800495c:	f000 ff34 	bl	80057c8 <VL53L1_get_tuning_parm>
			if (vhv_loops > 0) {
 8004960:	9b05      	ldr	r3, [sp, #20]
			FDAMaxTimingBudgetUs *= 2;
 8004962:	4826      	ldr	r0, [pc, #152]	; (80049fc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x104>)
			if (vhv_loops > 0) {
 8004964:	2b00      	cmp	r3, #0
 8004966:	f04f 02f5 	mov.w	r2, #245	; 0xf5
				vhv += vhv_loops *
 800496a:	bfc4      	itt	gt
 800496c:	435a      	mulgt	r2, r3
 800496e:	32f5      	addgt	r2, #245	; 0xf5
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8004970:	f602 52dc 	addw	r2, r2, #3548	; 0xddc
			divisor = 2;
 8004974:	2302      	movs	r3, #2
		break;
 8004976:	e7d9      	b.n	800492c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x34>
		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8004978:	2d00      	cmp	r5, #0
 800497a:	d0c4      	beq.n	8004906 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe>
 800497c:	f06f 0007 	mvn.w	r0, #7
 8004980:	e7c3      	b.n	800490a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12>
{
	VL53L1_Error Status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 8004982:	f10d 0206 	add.w	r2, sp, #6
 8004986:	2105      	movs	r1, #5
 8004988:	f000 fb08 	bl	8004f9c <VL53L1_get_sequence_config_bit>
	if (Status == VL53L1_ERROR_NONE) {
 800498c:	2800      	cmp	r0, #0
 800498e:	d1bc      	bne.n	800490a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12>
	Status = VL53L1_get_sequence_config_bit(Dev,
 8004990:	f10d 0207 	add.w	r2, sp, #7
 8004994:	2106      	movs	r1, #6
 8004996:	4620      	mov	r0, r4
 8004998:	f000 fb00 	bl	8004f9c <VL53L1_get_sequence_config_bit>
	if (Status == VL53L1_ERROR_NONE)
 800499c:	2800      	cmp	r0, #0
 800499e:	d1b4      	bne.n	800490a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12>
		Status = VL53L1_get_timeouts_us(Dev,
 80049a0:	ab02      	add	r3, sp, #8
 80049a2:	aa03      	add	r2, sp, #12
 80049a4:	a904      	add	r1, sp, #16
 80049a6:	4620      	mov	r0, r4
 80049a8:	f000 fabf 	bl	8004f2a <VL53L1_get_timeouts_us>
	if (Status == VL53L1_ERROR_NONE) {
 80049ac:	2800      	cmp	r0, #0
 80049ae:	d1ac      	bne.n	800490a <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12>
		switch (PresetMode) {
 80049b0:	f894 337c 	ldrb.w	r3, [r4, #892]	; 0x37c
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d0aa      	beq.n	800490e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x16>
 80049b8:	2b08      	cmp	r3, #8
 80049ba:	d0cb      	beq.n	8004954 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x5c>
 80049bc:	2b03      	cmp	r3, #3
 80049be:	d1db      	bne.n	8004978 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x80>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 80049c0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d00f      	beq.n	80049e8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
 80049c8:	f89d 6007 	ldrb.w	r6, [sp, #7]
			FDAMaxTimingBudgetUs *= 2;
 80049cc:	480b      	ldr	r0, [pc, #44]	; (80049fc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x104>)
 80049ce:	f245 4260 	movw	r2, #21600	; 0x5460
 80049d2:	f246 71e8 	movw	r1, #26600	; 0x67e8
 80049d6:	2302      	movs	r3, #2
 80049d8:	2e01      	cmp	r6, #1
 80049da:	bf08      	it	eq
 80049dc:	460a      	moveq	r2, r1
 80049de:	e7a5      	b.n	800492c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x34>
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 80049e0:	4805      	ldr	r0, [pc, #20]	; (80049f8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x100>)
				TimingGuard = 5000;
 80049e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049e6:	e7a1      	b.n	800492c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x34>
			FDAMaxTimingBudgetUs *= 2;
 80049e8:	4804      	ldr	r0, [pc, #16]	; (80049fc <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x104>)
			divisor = 2;
 80049ea:	2302      	movs	r3, #2
				TimingGuard = 26600;
 80049ec:	f246 72e8 	movw	r2, #26600	; 0x67e8
 80049f0:	e79c      	b.n	800492c <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x34>
 80049f2:	bf00      	nop
 80049f4:	00989680 	.word	0x00989680
 80049f8:	00086470 	.word	0x00086470
 80049fc:	0010c8e0 	.word	0x0010c8e0

08004a00 <VL53L1_SetPresetMode>:
{
 8004a00:	b538      	push	{r3, r4, r5, lr}
	Status = SetPresetMode(Dev,
 8004a02:	2203      	movs	r2, #3
 8004a04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
 8004a08:	4604      	mov	r4, r0
 8004a0a:	460d      	mov	r5, r1
	Status = SetPresetMode(Dev,
 8004a0c:	f7ff feb6 	bl	800477c <SetPresetMode>
	if (Status == VL53L1_ERROR_NONE) {
 8004a10:	b9c8      	cbnz	r0, 8004a46 <VL53L1_SetPresetMode+0x46>
		VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8004a12:	2303      	movs	r3, #3
 8004a14:	f884 337e 	strb.w	r3, [r4, #894]	; 0x37e
		VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8004a18:	f884 337f 	strb.w	r3, [r4, #895]	; 0x37f
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 8004a1c:	1eeb      	subs	r3, r5, #3
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d901      	bls.n	8004a26 <VL53L1_SetPresetMode+0x26>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8004a22:	2d08      	cmp	r5, #8
 8004a24:	d10c      	bne.n	8004a40 <VL53L1_SetPresetMode+0x40>
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004a26:	f24a 0128 	movw	r1, #41000	; 0xa028
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004a2a:	4620      	mov	r0, r4
 8004a2c:	f7ff ff64 	bl	80048f8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
	if (Status == VL53L1_ERROR_NONE) {
 8004a30:	b948      	cbnz	r0, 8004a46 <VL53L1_SetPresetMode+0x46>
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8004a32:	4620      	mov	r0, r4
 8004a34:	f44f 6185 	mov.w	r1, #1064	; 0x428
}
 8004a38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8004a3c:	f000 ba44 	b.w	8004ec8 <VL53L1_set_inter_measurement_period_ms>
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8004a40:	f248 2135 	movw	r1, #33333	; 0x8235
 8004a44:	e7f1      	b.n	8004a2a <VL53L1_SetPresetMode+0x2a>
}
 8004a46:	bd38      	pop	{r3, r4, r5, pc}

08004a48 <VL53L1_StaticInit>:
	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 8004a48:	2203      	movs	r2, #3
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8004a4a:	2120      	movs	r1, #32
 8004a4c:	7081      	strb	r1, [r0, #2]
	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 8004a4e:	f880 2378 	strb.w	r2, [r0, #888]	; 0x378
	VL53L1DevDataSet(Dev, CurrentParameters.NewDistanceMode,
 8004a52:	f880 237f 	strb.w	r2, [r0, #895]	; 0x37f
	VL53L1DevDataSet(Dev, CurrentParameters.InternalDistanceMode,
 8004a56:	f880 237e 	strb.w	r2, [r0, #894]	; 0x37e
	VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8004a5a:	f880 237d 	strb.w	r2, [r0, #893]	; 0x37d
	Status = VL53L1_SetPresetMode(Dev,
 8004a5e:	2108      	movs	r1, #8
 8004a60:	f7ff bfce 	b.w	8004a00 <VL53L1_SetPresetMode>

08004a64 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:
{
 8004a64:	b570      	push	{r4, r5, r6, lr}
	uint8_t Mm1Enabled = 0;
 8004a66:	2300      	movs	r3, #0
{
 8004a68:	b086      	sub	sp, #24
	*pMeasurementTimingBudgetMicroSeconds = 0;
 8004a6a:	600b      	str	r3, [r1, #0]
{
 8004a6c:	460c      	mov	r4, r1
	Status = VL53L1_get_sequence_config_bit(Dev,
 8004a6e:	f10d 0206 	add.w	r2, sp, #6
 8004a72:	2105      	movs	r1, #5
{
 8004a74:	4606      	mov	r6, r0
	uint8_t Mm1Enabled = 0;
 8004a76:	f88d 3006 	strb.w	r3, [sp, #6]
	uint8_t Mm2Enabled = 0;
 8004a7a:	f88d 3007 	strb.w	r3, [sp, #7]
	uint32_t  MmTimeoutUs = 0;
 8004a7e:	9302      	str	r3, [sp, #8]
	uint32_t  RangeTimeoutUs = 0;
 8004a80:	9303      	str	r3, [sp, #12]
	uint32_t PhaseCalTimeoutUs = 0;
 8004a82:	9304      	str	r3, [sp, #16]
	Status = VL53L1_get_sequence_config_bit(Dev,
 8004a84:	f000 fa8a 	bl	8004f9c <VL53L1_get_sequence_config_bit>
	if (Status == VL53L1_ERROR_NONE)
 8004a88:	4605      	mov	r5, r0
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	d151      	bne.n	8004b32 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
	Status = VL53L1_get_sequence_config_bit(Dev,
 8004a8e:	f10d 0207 	add.w	r2, sp, #7
 8004a92:	2106      	movs	r1, #6
 8004a94:	4630      	mov	r0, r6
 8004a96:	f000 fa81 	bl	8004f9c <VL53L1_get_sequence_config_bit>
	if (Status == VL53L1_ERROR_NONE)
 8004a9a:	4605      	mov	r5, r0
 8004a9c:	2800      	cmp	r0, #0
 8004a9e:	d148      	bne.n	8004b32 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
		Status = VL53L1_get_timeouts_us(Dev,
 8004aa0:	ab03      	add	r3, sp, #12
 8004aa2:	aa02      	add	r2, sp, #8
 8004aa4:	a904      	add	r1, sp, #16
 8004aa6:	4630      	mov	r0, r6
 8004aa8:	f000 fa3f 	bl	8004f2a <VL53L1_get_timeouts_us>
	if (Status == VL53L1_ERROR_NONE) {
 8004aac:	4605      	mov	r5, r0
 8004aae:	2800      	cmp	r0, #0
 8004ab0:	d13f      	bne.n	8004b32 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
		switch (PresetMode) {
 8004ab2:	f896 337c 	ldrb.w	r3, [r6, #892]	; 0x37c
 8004ab6:	2b04      	cmp	r3, #4
 8004ab8:	d011      	beq.n	8004ade <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x7a>
 8004aba:	2b08      	cmp	r3, #8
 8004abc:	d024      	beq.n	8004b08 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xa4>
 8004abe:	2b03      	cmp	r3, #3
 8004ac0:	d135      	bne.n	8004b2e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xca>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004ac2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	9b03      	ldr	r3, [sp, #12]
 8004aca:	d003      	beq.n	8004ad4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x70>
 8004acc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004ad0:	2a01      	cmp	r2, #1
 8004ad2:	d115      	bne.n	8004b00 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x9c>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 8004ad4:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 8004ad8:	3334      	adds	r3, #52	; 0x34
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	e00b      	b.n	8004af6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x92>
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8004ade:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	9b03      	ldr	r3, [sp, #12]
 8004ae6:	d003      	beq.n	8004af0 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x8c>
 8004ae8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004aec:	2a01      	cmp	r2, #1
 8004aee:	d104      	bne.n	8004afa <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x96>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 8004af0:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8004af4:	3308      	adds	r3, #8
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 8004af6:	6023      	str	r3, [r4, #0]
	return Status;
 8004af8:	e01b      	b.n	8004b32 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 8004afa:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8004afe:	e7fa      	b.n	8004af6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x92>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 8004b00:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 8004b04:	3330      	adds	r3, #48	; 0x30
 8004b06:	e7e8      	b.n	8004ada <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x76>
			VL53L1_get_tuning_parm(Dev,
 8004b08:	aa05      	add	r2, sp, #20
 8004b0a:	f248 0136 	movw	r1, #32822	; 0x8036
 8004b0e:	4630      	mov	r0, r6
 8004b10:	f000 fe5a 	bl	80057c8 <VL53L1_get_tuning_parm>
			if (vhv_loops > 0) {
 8004b14:	9a05      	ldr	r2, [sp, #20]
 8004b16:	23f5      	movs	r3, #245	; 0xf5
 8004b18:	2a00      	cmp	r2, #0
				vhv += vhv_loops *
 8004b1a:	bfc8      	it	gt
 8004b1c:	4353      	mulgt	r3, r2
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 8004b1e:	9a03      	ldr	r2, [sp, #12]
				vhv += vhv_loops *
 8004b20:	bfc8      	it	gt
 8004b22:	33f5      	addgt	r3, #245	; 0xf5
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 8004b24:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8004b28:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
		break;
 8004b2c:	e7e3      	b.n	8004af6 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x92>
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8004b2e:	f06f 0507 	mvn.w	r5, #7
}
 8004b32:	4628      	mov	r0, r5
 8004b34:	b006      	add	sp, #24
 8004b36:	bd70      	pop	{r4, r5, r6, pc}

08004b38 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:
	adjustedIMP += (adjustedIMP * 64) / 1000;
 8004b38:	018b      	lsls	r3, r1, #6
 8004b3a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b3e:	fbb3 f3f2 	udiv	r3, r3, r2
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 8004b42:	4419      	add	r1, r3
 8004b44:	f000 b9c0 	b.w	8004ec8 <VL53L1_set_inter_measurement_period_ms>

08004b48 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:
{
 8004b48:	b513      	push	{r0, r1, r4, lr}
 8004b4a:	460c      	mov	r4, r1
	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 8004b4c:	a901      	add	r1, sp, #4
 8004b4e:	f000 f9c7 	bl	8004ee0 <VL53L1_get_inter_measurement_period_ms>
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 8004b52:	9b01      	ldr	r3, [sp, #4]
 8004b54:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004b58:	019a      	lsls	r2, r3, #6
 8004b5a:	fbb2 f2f1 	udiv	r2, r2, r1
 8004b5e:	1a9b      	subs	r3, r3, r2
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 8004b60:	6023      	str	r3, [r4, #0]
}
 8004b62:	b002      	add	sp, #8
 8004b64:	bd10      	pop	{r4, pc}

08004b66 <VL53L1_SetLimitCheckEnable>:
	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004b66:	2901      	cmp	r1, #1
{
 8004b68:	b570      	push	{r4, r5, r6, lr}
 8004b6a:	4604      	mov	r4, r0
 8004b6c:	460e      	mov	r6, r1
 8004b6e:	4615      	mov	r5, r2
	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004b70:	d811      	bhi.n	8004b96 <VL53L1_SetLimitCheckEnable+0x30>
		if (LimitCheckEnable == 0)
 8004b72:	b17a      	cbz	r2, 8004b94 <VL53L1_SetLimitCheckEnable+0x2e>
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004b74:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 8004b78:	f8d3 2388 	ldr.w	r2, [r3, #904]	; 0x388
		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 8004b7c:	4631      	mov	r1, r6
 8004b7e:	4620      	mov	r0, r4
 8004b80:	f7ff fe64 	bl	800484c <SetLimitValue>
	if (Status == VL53L1_ERROR_NONE)
 8004b84:	b948      	cbnz	r0, 8004b9a <VL53L1_SetLimitCheckEnable+0x34>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004b86:	3500      	adds	r5, #0
 8004b88:	4434      	add	r4, r6
 8004b8a:	bf18      	it	ne
 8004b8c:	2501      	movne	r5, #1
 8004b8e:	f884 5384 	strb.w	r5, [r4, #900]	; 0x384
 8004b92:	bd70      	pop	{r4, r5, r6, pc}
 8004b94:	e7f2      	b.n	8004b7c <VL53L1_SetLimitCheckEnable+0x16>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004b96:	f06f 0003 	mvn.w	r0, #3
}
 8004b9a:	bd70      	pop	{r4, r5, r6, pc}

08004b9c <VL53L1_SetLimitCheckValue>:
	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004b9c:	2901      	cmp	r1, #1
{
 8004b9e:	b570      	push	{r4, r5, r6, lr}
 8004ba0:	4604      	mov	r4, r0
 8004ba2:	460d      	mov	r5, r1
 8004ba4:	4616      	mov	r6, r2
	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004ba6:	d811      	bhi.n	8004bcc <VL53L1_SetLimitCheckValue+0x30>
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004ba8:	1843      	adds	r3, r0, r1
		if (LimitChecksEnable == 0) {
 8004baa:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 8004bae:	b92b      	cbnz	r3, 8004bbc <VL53L1_SetLimitCheckValue+0x20>
			VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004bb0:	eb00 0481 	add.w	r4, r0, r1, lsl #2
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8004bb4:	4618      	mov	r0, r3
			VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004bb6:	f8c4 2388 	str.w	r2, [r4, #904]	; 0x388
 8004bba:	bd70      	pop	{r4, r5, r6, pc}
			Status = SetLimitValue(Dev, LimitCheckId,
 8004bbc:	f7ff fe46 	bl	800484c <SetLimitValue>
			if (Status == VL53L1_ERROR_NONE) {
 8004bc0:	b930      	cbnz	r0, 8004bd0 <VL53L1_SetLimitCheckValue+0x34>
				VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004bc2:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 8004bc6:	f8c4 6388 	str.w	r6, [r4, #904]	; 0x388
 8004bca:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004bcc:	f06f 0003 	mvn.w	r0, #3
}
 8004bd0:	bd70      	pop	{r4, r5, r6, pc}

08004bd2 <VL53L1_DataInit>:
{
 8004bd2:	b538      	push	{r3, r4, r5, lr}
		Status = VL53L1_data_init(Dev, 1);
 8004bd4:	2101      	movs	r1, #1
{
 8004bd6:	4604      	mov	r4, r0
		Status = VL53L1_data_init(Dev, 1);
 8004bd8:	f000 fb62 	bl	80052a0 <VL53L1_data_init>
	if (Status == VL53L1_ERROR_NONE) {
 8004bdc:	bb00      	cbnz	r0, 8004c20 <VL53L1_DataInit+0x4e>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8004bde:	2501      	movs	r5, #1
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 8004be0:	2308      	movs	r3, #8
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8004be2:	4601      	mov	r1, r0
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8004be4:	f884 5378 	strb.w	r5, [r4, #888]	; 0x378
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 8004be8:	f884 337c 	strb.w	r3, [r4, #892]	; 0x37c
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8004bec:	462a      	mov	r2, r5
 8004bee:	4620      	mov	r0, r4
 8004bf0:	f7ff ffb9 	bl	8004b66 <VL53L1_SetLimitCheckEnable>
		if (Status == VL53L1_ERROR_NONE)
 8004bf4:	b9a0      	cbnz	r0, 8004c20 <VL53L1_DataInit+0x4e>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8004bf6:	462a      	mov	r2, r5
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	4620      	mov	r0, r4
 8004bfc:	f7ff ffb3 	bl	8004b66 <VL53L1_SetLimitCheckEnable>
	if (Status == VL53L1_ERROR_NONE) {
 8004c00:	b970      	cbnz	r0, 8004c20 <VL53L1_DataInit+0x4e>
		Status = VL53L1_SetLimitCheckValue(Dev,
 8004c02:	4601      	mov	r1, r0
 8004c04:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8004c08:	4620      	mov	r0, r4
 8004c0a:	f7ff ffc7 	bl	8004b9c <VL53L1_SetLimitCheckValue>
	if (Status == VL53L1_ERROR_NONE) {
 8004c0e:	b938      	cbnz	r0, 8004c20 <VL53L1_DataInit+0x4e>
		Status = VL53L1_SetLimitCheckValue(Dev,
 8004c10:	4629      	mov	r1, r5
 8004c12:	4620      	mov	r0, r4
 8004c14:	f44f 4280 	mov.w	r2, #16384	; 0x4000
}
 8004c18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Status = VL53L1_SetLimitCheckValue(Dev,
 8004c1c:	f7ff bfbe 	b.w	8004b9c <VL53L1_SetLimitCheckValue>
}
 8004c20:	bd38      	pop	{r3, r4, r5, pc}

08004c22 <VL53L1_GetLimitCheckValue>:
{
 8004c22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004c24:	4605      	mov	r5, r0
 8004c26:	4616      	mov	r6, r2
	switch (LimitCheckId) {
 8004c28:	460c      	mov	r4, r1
 8004c2a:	b121      	cbz	r1, 8004c36 <VL53L1_GetLimitCheckValue+0x14>
 8004c2c:	2901      	cmp	r1, #1
 8004c2e:	d016      	beq.n	8004c5e <VL53L1_GetLimitCheckValue+0x3c>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8004c30:	f06f 0003 	mvn.w	r0, #3
 8004c34:	e011      	b.n	8004c5a <VL53L1_GetLimitCheckValue+0x38>
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 8004c36:	f10d 0106 	add.w	r1, sp, #6
 8004c3a:	f000 fb8a 	bl	8005352 <VL53L1_get_lite_sigma_threshold>
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 8004c3e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8004c42:	039b      	lsls	r3, r3, #14
	if (Status == VL53L1_ERROR_NONE) {
 8004c44:	b948      	cbnz	r0, 8004c5a <VL53L1_GetLimitCheckValue+0x38>
 8004c46:	f104 02e0 	add.w	r2, r4, #224	; 0xe0
 8004c4a:	442c      	add	r4, r5
		if (TempFix1616 == 0) {
 8004c4c:	b973      	cbnz	r3, 8004c6c <VL53L1_GetLimitCheckValue+0x4a>
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 8004c4e:	eb05 0582 	add.w	r5, r5, r2, lsl #2
 8004c52:	68ab      	ldr	r3, [r5, #8]
			*pLimitCheckValue = TempFix1616;
 8004c54:	6033      	str	r3, [r6, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004c56:	f884 0384 	strb.w	r0, [r4, #900]	; 0x384
}
 8004c5a:	b002      	add	sp, #8
 8004c5c:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 8004c5e:	a901      	add	r1, sp, #4
 8004c60:	f000 fb80 	bl	8005364 <VL53L1_get_lite_min_count_rate>
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 8004c64:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004c68:	025b      	lsls	r3, r3, #9
		break;
 8004c6a:	e7eb      	b.n	8004c44 <VL53L1_GetLimitCheckValue+0x22>
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004c6c:	eb05 0582 	add.w	r5, r5, r2, lsl #2
			*pLimitCheckValue = TempFix1616;
 8004c70:	6033      	str	r3, [r6, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004c72:	60ab      	str	r3, [r5, #8]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004c74:	2301      	movs	r3, #1
 8004c76:	f884 3384 	strb.w	r3, [r4, #900]	; 0x384
 8004c7a:	e7ee      	b.n	8004c5a <VL53L1_GetLimitCheckValue+0x38>

08004c7c <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 8004c7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint32_t MTBus, IMPms;

	LOG_FUNCTION_START("");

	CurrPalState = VL53L1DevDataGet(Dev, PalState);
	switch (CurrPalState) {
 8004c7e:	f890 3378 	ldrb.w	r3, [r0, #888]	; 0x378
 8004c82:	2b05      	cmp	r3, #5
{
 8004c84:	4604      	mov	r4, r0
	switch (CurrPalState) {
 8004c86:	d807      	bhi.n	8004c98 <VL53L1_StartMeasurement+0x1c>
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d201      	bcs.n	8004c90 <VL53L1_StartMeasurement+0x14>
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d80c      	bhi.n	8004caa <VL53L1_StartMeasurement+0x2e>
 8004c90:	f06f 000d 	mvn.w	r0, #13
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);


	LOG_FUNCTION_END(Status);
	return Status;
}
 8004c94:	b003      	add	sp, #12
 8004c96:	bd30      	pop	{r4, r5, pc}
	switch (CurrPalState) {
 8004c98:	3b62      	subs	r3, #98	; 0x62
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d9f8      	bls.n	8004c90 <VL53L1_StartMeasurement+0x14>
		Status = VL53L1_ERROR_UNDEFINED;
 8004c9e:	f06f 0002 	mvn.w	r0, #2
 8004ca2:	e7f7      	b.n	8004c94 <VL53L1_StartMeasurement+0x18>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8004ca4:	f06f 0003 	mvn.w	r0, #3
 8004ca8:	e7f4      	b.n	8004c94 <VL53L1_StartMeasurement+0x18>
	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8004caa:	7885      	ldrb	r5, [r0, #2]
	if ((Status == VL53L1_ERROR_NONE) &&
 8004cac:	2d40      	cmp	r5, #64	; 0x40
 8004cae:	d111      	bne.n	8004cd4 <VL53L1_StartMeasurement+0x58>
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8004cb0:	4669      	mov	r1, sp
 8004cb2:	f7ff fed7 	bl	8004a64 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 8004cb6:	a901      	add	r1, sp, #4
 8004cb8:	4620      	mov	r0, r4
		MTBus /= 1000;
 8004cba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004cbe:	9b00      	ldr	r3, [sp, #0]
 8004cc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cc4:	9300      	str	r3, [sp, #0]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 8004cc6:	f7ff ff3f 	bl	8004b48 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 8004cca:	9b00      	ldr	r3, [sp, #0]
 8004ccc:	9a01      	ldr	r2, [sp, #4]
 8004cce:	3304      	adds	r3, #4
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d8e7      	bhi.n	8004ca4 <VL53L1_StartMeasurement+0x28>
		Status = VL53L1_init_and_start_range(
 8004cd4:	2206      	movs	r2, #6
 8004cd6:	4629      	mov	r1, r5
 8004cd8:	4620      	mov	r0, r4
 8004cda:	f000 fb4d 	bl	8005378 <VL53L1_init_and_start_range>
	if (Status == VL53L1_ERROR_NONE)
 8004cde:	2800      	cmp	r0, #0
 8004ce0:	d1d8      	bne.n	8004c94 <VL53L1_StartMeasurement+0x18>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 8004ce2:	2304      	movs	r3, #4
 8004ce4:	f884 3378 	strb.w	r3, [r4, #888]	; 0x378
 8004ce8:	e7d4      	b.n	8004c94 <VL53L1_StartMeasurement+0x18>

08004cea <VL53L1_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 8004cea:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	InternalDistanceMode = VL53L1DevDataGet(Dev,
			CurrentParameters.InternalDistanceMode);
	NewDistanceMode = VL53L1DevDataGet(Dev,
			CurrentParameters.NewDistanceMode);

	if (NewDistanceMode != InternalDistanceMode)
 8004cec:	f890 237e 	ldrb.w	r2, [r0, #894]	; 0x37e
 8004cf0:	f890 337f 	ldrb.w	r3, [r0, #895]	; 0x37f
 8004cf4:	429a      	cmp	r2, r3
{
 8004cf6:	4604      	mov	r4, r0
	if (NewDistanceMode != InternalDistanceMode)
 8004cf8:	d037      	beq.n	8004d6a <VL53L1_ClearInterruptAndStartMeasurement+0x80>
	Status = VL53L1_get_user_zone(Dev, &user_zone);
 8004cfa:	4669      	mov	r1, sp
 8004cfc:	f000 f972 	bl	8004fe4 <VL53L1_get_user_zone>
	if (Status == VL53L1_ERROR_NONE)
 8004d00:	bb88      	cbnz	r0, 8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8004d02:	ab01      	add	r3, sp, #4
 8004d04:	aa02      	add	r2, sp, #8
 8004d06:	a903      	add	r1, sp, #12
 8004d08:	4620      	mov	r0, r4
	PresetMode = VL53L1DevDataGet(Dev,
 8004d0a:	f894 637c 	ldrb.w	r6, [r4, #892]	; 0x37c
	NewDistanceMode = VL53L1DevDataGet(Dev,
 8004d0e:	f894 537f 	ldrb.w	r5, [r4, #895]	; 0x37f
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8004d12:	f000 f90a 	bl	8004f2a <VL53L1_get_timeouts_us>
	if (Status == VL53L1_ERROR_NONE)
 8004d16:	bb30      	cbnz	r0, 8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>
		Status = VL53L1_stop_range(Dev);
 8004d18:	4620      	mov	r0, r4
 8004d1a:	f000 fc07 	bl	800552c <VL53L1_stop_range>
	if (Status == VL53L1_ERROR_NONE)
 8004d1e:	bb10      	cbnz	r0, 8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>
		Status = VL53L1_WaitUs(Dev, 500);
 8004d20:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004d24:	4620      	mov	r0, r4
 8004d26:	f002 f8e5 	bl	8006ef4 <VL53L1_WaitUs>
	if (Status == VL53L1_ERROR_NONE) {
 8004d2a:	b9e0      	cbnz	r0, 8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>
		Status = SetPresetMode(Dev,
 8004d2c:	6963      	ldr	r3, [r4, #20]
 8004d2e:	462a      	mov	r2, r5
 8004d30:	4631      	mov	r1, r6
 8004d32:	4620      	mov	r0, r4
 8004d34:	f7ff fd22 	bl	800477c <SetPresetMode>
	if (Status == VL53L1_ERROR_NONE) {
 8004d38:	b9a8      	cbnz	r0, 8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8004d3a:	9b01      	ldr	r3, [sp, #4]
 8004d3c:	9a02      	ldr	r2, [sp, #8]
 8004d3e:	9903      	ldr	r1, [sp, #12]
 8004d40:	4620      	mov	r0, r4
 8004d42:	f000 f8da 	bl	8004efa <VL53L1_set_timeouts_us>
		if (Status == VL53L1_ERROR_NONE)
 8004d46:	b970      	cbnz	r0, 8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8004d48:	9b01      	ldr	r3, [sp, #4]
 8004d4a:	6123      	str	r3, [r4, #16]
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8004d4c:	4669      	mov	r1, sp
 8004d4e:	4620      	mov	r0, r4
 8004d50:	f000 f937 	bl	8004fc2 <VL53L1_set_user_zone>
	if (Status == VL53L1_ERROR_NONE) {
 8004d54:	b938      	cbnz	r0, 8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>
		Status = VL53L1_init_and_start_range(
 8004d56:	2206      	movs	r2, #6
 8004d58:	78a1      	ldrb	r1, [r4, #2]
 8004d5a:	4620      	mov	r0, r4
 8004d5c:	f000 fb0c 	bl	8005378 <VL53L1_init_and_start_range>
	if (Status == VL53L1_ERROR_NONE)
 8004d60:	b908      	cbnz	r0, 8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>
		VL53L1DevDataSet(Dev,
 8004d62:	f884 537e 	strb.w	r5, [r4, #894]	; 0x37e
						Dev,
						DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004d66:	b004      	add	sp, #16
 8004d68:	bd70      	pop	{r4, r5, r6, pc}
		Status = VL53L1_clear_interrupt_and_enable_next_range(
 8004d6a:	7881      	ldrb	r1, [r0, #2]
 8004d6c:	f000 fc2e 	bl	80055cc <VL53L1_clear_interrupt_and_enable_next_range>
 8004d70:	e7f9      	b.n	8004d66 <VL53L1_ClearInterruptAndStartMeasurement+0x7c>

08004d72 <VL53L1_GetMeasurementDataReady>:
{
	VL53L1_Error Status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	Status = VL53L1_is_new_data_ready(Dev, pMeasurementDataReady);
 8004d72:	f001 bfeb 	b.w	8006d4c <VL53L1_is_new_data_ready>
	...

08004d78 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004d78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d7a:	460c      	mov	r4, r1
 8004d7c:	b0a3      	sub	sp, #140	; 0x8c
 8004d7e:	4605      	mov	r5, r0

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 8004d80:	221c      	movs	r2, #28
 8004d82:	21ff      	movs	r1, #255	; 0xff
 8004d84:	4620      	mov	r0, r4
 8004d86:	f002 f966 	bl	8007056 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 8004d8a:	aa01      	add	r2, sp, #4
 8004d8c:	2102      	movs	r1, #2
 8004d8e:	4628      	mov	r0, r5
 8004d90:	f000 fcd4 	bl	800573c <VL53L1_get_device_results>
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 8004d94:	2800      	cmp	r0, #0
 8004d96:	f040 8088 	bne.w	8004eaa <VL53L1_GetRangingMeasurementData+0x132>
	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8004d9a:	f89d 6046 	ldrb.w	r6, [sp, #70]	; 0x46
		pRangingMeasurementData->StreamCount = presults->stream_count;
 8004d9e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004da2:	7123      	strb	r3, [r4, #4]
	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8004da4:	f006 061f 	and.w	r6, r6, #31
	pRangeData->TimeStamp = presults_data->time_stamp;
 8004da8:	9b03      	ldr	r3, [sp, #12]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
		Status = SetSimpleData(Dev, 1,
 8004daa:	f89d 1007 	ldrb.w	r1, [sp, #7]
	pRangeData->TimeStamp = presults_data->time_stamp;
 8004dae:	6023      	str	r3, [r4, #0]
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 8004db0:	2e07      	cmp	r6, #7
 8004db2:	f8bd 0040 	ldrh.w	r0, [sp, #64]	; 0x40
 8004db6:	d039      	beq.n	8004e2c <VL53L1_GetRangingMeasurementData+0xb4>
		if (presults_data->median_range_mm < SRL)
 8004db8:	f9bd 2044 	ldrsh.w	r2, [sp, #68]	; 0x44
 8004dbc:	f5b2 7f96 	cmp.w	r2, #300	; 0x12c
			RAS = LRAP * presults_data->median_range_mm;
 8004dc0:	bfa6      	itte	ge
 8004dc2:	f641 139a 	movwge	r3, #6554	; 0x199a
 8004dc6:	fb12 f203 	smulbbge	r2, r2, r3
			RAS = SRAS * 65536;
 8004dca:	f44f 12f0 	movlt.w	r2, #1966080	; 0x1e0000
			partial = partial + (RAS >> 1);
 8004dce:	4b3a      	ldr	r3, [pc, #232]	; (8004eb8 <VL53L1_GetRangingMeasurementData+0x140>)
 8004dd0:	0857      	lsrs	r7, r2, #1
 8004dd2:	fb03 7300 	mla	r3, r3, r0, r7
			partial = partial / RAS;
 8004dd6:	fbb3 f3f2 	udiv	r3, r3, r2
			partial = partial * 65536;
 8004dda:	041a      	lsls	r2, r3, #16
			if (partial <= GI)
 8004ddc:	4b37      	ldr	r3, [pc, #220]	; (8004ebc <VL53L1_GetRangingMeasurementData+0x144>)
 8004dde:	429a      	cmp	r2, r3
				SRQL = GI - partial;
 8004de0:	bf94      	ite	ls
 8004de2:	1a9b      	subls	r3, r3, r2
				SRQL = 50 * 65536;
 8004de4:	f44f 1348 	movhi.w	r3, #3276800	; 0x320000
		finalvalue = (uint8_t)(SRQL >> 16);
 8004de8:	0c1b      	lsrs	r3, r3, #16
		returnvalue = MAX(50, MIN(100, finalvalue));
 8004dea:	2b32      	cmp	r3, #50	; 0x32
 8004dec:	d91e      	bls.n	8004e2c <VL53L1_GetRangingMeasurementData+0xb4>
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b64      	cmp	r3, #100	; 0x64
 8004df2:	bf28      	it	cs
 8004df4:	2364      	movcs	r3, #100	; 0x64
	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8004df6:	f8bd 2038 	ldrh.w	r2, [sp, #56]	; 0x38
	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 8004dfa:	7163      	strb	r3, [r4, #5]
	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8004dfc:	0252      	lsls	r2, r2, #9
	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8004dfe:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 8004e02:	60e2      	str	r2, [r4, #12]
	pRangeData->EffectiveSpadRtnCount =
 8004e04:	f8bd 2018 	ldrh.w	r2, [sp, #24]
 8004e08:	8222      	strh	r2, [r4, #16]
	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 8004e0a:	f8bd 2044 	ldrh.w	r2, [sp, #68]	; 0x44
 8004e0e:	8322      	strh	r2, [r4, #24]
	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8004e10:	025b      	lsls	r3, r3, #9
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8004e12:	0240      	lsls	r0, r0, #9
	pRangeData->RangeFractionalPart = 0;
 8004e14:	2200      	movs	r2, #0
	switch (device_status) {
 8004e16:	290d      	cmp	r1, #13
		= SignalRate;
 8004e18:	60a3      	str	r3, [r4, #8]
	pRangeData->SigmaMilliMeter = TempFix1616;
 8004e1a:	6160      	str	r0, [r4, #20]
	pRangeData->RangeFractionalPart = 0;
 8004e1c:	76a2      	strb	r2, [r4, #26]
	switch (device_status) {
 8004e1e:	d00b      	beq.n	8004e38 <VL53L1_GetRangingMeasurementData+0xc0>
 8004e20:	d806      	bhi.n	8004e30 <VL53L1_GetRangingMeasurementData+0xb8>
 8004e22:	3901      	subs	r1, #1
 8004e24:	2902      	cmp	r1, #2
 8004e26:	d805      	bhi.n	8004e34 <VL53L1_GetRangingMeasurementData+0xbc>
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 8004e28:	2205      	movs	r2, #5
 8004e2a:	e003      	b.n	8004e34 <VL53L1_GetRangingMeasurementData+0xbc>
		returnvalue = 50;
 8004e2c:	2332      	movs	r3, #50	; 0x32
 8004e2e:	e7e2      	b.n	8004df6 <VL53L1_GetRangingMeasurementData+0x7e>
	switch (device_status) {
 8004e30:	2911      	cmp	r1, #17
 8004e32:	d0f9      	beq.n	8004e28 <VL53L1_GetRangingMeasurementData+0xb0>
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8004e34:	76e2      	strb	r2, [r4, #27]
 8004e36:	e000      	b.n	8004e3a <VL53L1_GetRangingMeasurementData+0xc2>
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 8004e38:	76e1      	strb	r1, [r4, #27]
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 8004e3a:	7ee2      	ldrb	r2, [r4, #27]
 8004e3c:	b93a      	cbnz	r2, 8004e4e <VL53L1_GetRangingMeasurementData+0xd6>
 8004e3e:	1f32      	subs	r2, r6, #4
 8004e40:	b2d2      	uxtb	r2, r2
 8004e42:	2a0f      	cmp	r2, #15
 8004e44:	bf96      	itet	ls
 8004e46:	491e      	ldrls	r1, [pc, #120]	; (8004ec0 <VL53L1_GetRangingMeasurementData+0x148>)
 8004e48:	22ff      	movhi	r2, #255	; 0xff
 8004e4a:	5c8a      	ldrbls	r2, [r1, r2]
			pRangeData->RangeStatus =
 8004e4c:	76e2      	strb	r2, [r4, #27]
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004e4e:	f8c5 0390 	str.w	r0, [r5, #912]	; 0x390
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 8004e52:	f8c5 3394 	str.w	r3, [r5, #916]	; 0x394
	VL53L1_GetLimitCheckValue(Dev,
 8004e56:	466a      	mov	r2, sp
 8004e58:	2100      	movs	r1, #0
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	f7ff fee1 	bl	8004c22 <VL53L1_GetLimitCheckValue>
	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 8004e60:	f895 3384 	ldrb.w	r3, [r5, #900]	; 0x384
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d122      	bne.n	8004eae <VL53L1_GetRangingMeasurementData+0x136>
 8004e68:	1fb2      	subs	r2, r6, #6
 8004e6a:	4253      	negs	r3, r2
 8004e6c:	4153      	adcs	r3, r2
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8004e6e:	f885 3386 	strb.w	r3, [r5, #902]	; 0x386
	VL53L1_GetLimitCheckValue(Dev,
 8004e72:	466a      	mov	r2, sp
 8004e74:	2101      	movs	r1, #1
 8004e76:	4628      	mov	r0, r5
 8004e78:	f7ff fed3 	bl	8004c22 <VL53L1_GetLimitCheckValue>
	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 8004e7c:	f895 3385 	ldrb.w	r3, [r5, #901]	; 0x385
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d116      	bne.n	8004eb2 <VL53L1_GetRangingMeasurementData+0x13a>
 8004e84:	1f33      	subs	r3, r6, #4
 8004e86:	425e      	negs	r6, r3
 8004e88:	415e      	adcs	r6, r3
 8004e8a:	f885 6387 	strb.w	r6, [r5, #903]	; 0x387
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 8004e8e:	7ee3      	ldrb	r3, [r4, #27]
 8004e90:	b953      	cbnz	r3, 8004ea8 <VL53L1_GetRangingMeasurementData+0x130>
	Range = pRangeData->RangeMilliMeter;
 8004e92:	f9b4 2018 	ldrsh.w	r2, [r4, #24]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 8004e96:	2a00      	cmp	r2, #0
 8004e98:	da06      	bge.n	8004ea8 <VL53L1_GetRangingMeasurementData+0x130>
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 8004e9a:	490a      	ldr	r1, [pc, #40]	; (8004ec4 <VL53L1_GetRangingMeasurementData+0x14c>)
 8004e9c:	6849      	ldr	r1, [r1, #4]
 8004e9e:	428a      	cmp	r2, r1
			pRangeData->RangeStatus =
 8004ea0:	bfba      	itte	lt
 8004ea2:	230e      	movlt	r3, #14
 8004ea4:	76e3      	strblt	r3, [r4, #27]
			pRangeData->RangeMilliMeter = 0;
 8004ea6:	8323      	strhge	r3, [r4, #24]
		Status = SetSimpleData(Dev, 1,
 8004ea8:	2000      	movs	r0, #0
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
}
 8004eaa:	b023      	add	sp, #140	; 0x8c
 8004eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e7dd      	b.n	8004e6e <VL53L1_GetRangingMeasurementData+0xf6>
	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 8004eb2:	2600      	movs	r6, #0
 8004eb4:	e7e9      	b.n	8004e8a <VL53L1_GetRangingMeasurementData+0x112>
 8004eb6:	bf00      	nop
 8004eb8:	0030cccd 	.word	0x0030cccd
 8004ebc:	0075b333 	.word	0x0075b333
 8004ec0:	08007bfc 	.word	0x08007bfc
 8004ec4:	200001a0 	.word	0x200001a0

08004ec8 <VL53L1_set_inter_measurement_period_ms>:
	VL53L1_Error  status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8004ec8:	f8b0 32b4 	ldrh.w	r3, [r0, #692]	; 0x2b4
 8004ecc:	b913      	cbnz	r3, 8004ed4 <VL53L1_set_inter_measurement_period_ms+0xc>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8004ece:	f06f 000e 	mvn.w	r0, #14
 8004ed2:	4770      	bx	lr

	if (status == VL53L1_ERROR_NONE) {
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8004ed4:	6141      	str	r1, [r0, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
 8004ed6:	4359      	muls	r1, r3
		pdev->tim_cfg.system__intermeasurement_period = \
 8004ed8:	f8c0 11ac 	str.w	r1, [r0, #428]	; 0x1ac
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004edc:	2000      	movs	r0, #0
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004ede:	4770      	bx	lr

08004ee0 <VL53L1_get_inter_measurement_period_ms>:
	VL53L1_Error  status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8004ee0:	f8b0 22b4 	ldrh.w	r2, [r0, #692]	; 0x2b4
 8004ee4:	b912      	cbnz	r2, 8004eec <VL53L1_get_inter_measurement_period_ms+0xc>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8004ee6:	f06f 000e 	mvn.w	r0, #14
 8004eea:	4770      	bx	lr

	if (status == VL53L1_ERROR_NONE)
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 8004eec:	f8d0 31ac 	ldr.w	r3, [r0, #428]	; 0x1ac
 8004ef0:	fbb3 f3f2 	udiv	r3, r3, r2
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004ef4:	2000      	movs	r0, #0
		*pinter_measurement_period_ms = \
 8004ef6:	600b      	str	r3, [r1, #0]


	LOG_FUNCTION_END(status);

	return status;
}
 8004ef8:	4770      	bx	lr

08004efa <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 8004efa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004efc:	460d      	mov	r5, r1
 8004efe:	4611      	mov	r1, r2
 8004f00:	461a      	mov	r2, r3
	VL53L1_LLDriverData_t *pdev =
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8004f02:	f8b0 315e 	ldrh.w	r3, [r0, #350]	; 0x15e
 8004f06:	b91b      	cbnz	r3, 8004f10 <VL53L1_set_timeouts_us+0x16>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8004f08:	f06f 000e 	mvn.w	r0, #14
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004f0c:	b003      	add	sp, #12
 8004f0e:	bd30      	pop	{r4, r5, pc}
		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 8004f10:	6085      	str	r5, [r0, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 8004f12:	60c1      	str	r1, [r0, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 8004f14:	6102      	str	r2, [r0, #16]
			VL53L1_calc_timeout_register_values(
 8004f16:	f500 74ce 	add.w	r4, r0, #412	; 0x19c
 8004f1a:	f500 70c2 	add.w	r0, r0, #388	; 0x184
		status =
 8004f1e:	9000      	str	r0, [sp, #0]
 8004f20:	9401      	str	r4, [sp, #4]
 8004f22:	4628      	mov	r0, r5
 8004f24:	f001 f94d 	bl	80061c2 <VL53L1_calc_timeout_register_values>
	return status;
 8004f28:	e7f0      	b.n	8004f0c <VL53L1_set_timeouts_us+0x12>

08004f2a <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8004f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f2e:	4604      	mov	r4, r0
	uint32_t  macro_period_us = 0;
	uint16_t  timeout_encoded = 0;

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8004f30:	f8b0 015e 	ldrh.w	r0, [r0, #350]	; 0x15e
{
 8004f34:	460f      	mov	r7, r1
 8004f36:	4690      	mov	r8, r2
 8004f38:	461e      	mov	r6, r3
	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8004f3a:	b918      	cbnz	r0, 8004f44 <VL53L1_get_timeouts_us+0x1a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8004f3c:	f06f 000e 	mvn.w	r0, #14
 8004f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	if (status == VL53L1_ERROR_NONE) {

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
 8004f44:	f894 11a2 	ldrb.w	r1, [r4, #418]	; 0x1a2
 8004f48:	f001 f8d6 	bl	80060f8 <VL53L1_calc_macro_period_us>
 8004f4c:	4605      	mov	r5, r0
				pdev->tim_cfg.range_config__vcsel_period_a);

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
 8004f4e:	4601      	mov	r1, r0
 8004f50:	f894 018b 	ldrb.w	r0, [r4, #395]	; 0x18b
 8004f54:	f001 f904 	bl	8006160 <VL53L1_calc_timeout_us>
		*pphasecal_config_timeout_us =
 8004f58:	6038      	str	r0, [r7, #0]
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
 8004f5a:	f894 319c 	ldrb.w	r3, [r4, #412]	; 0x19c
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
		timeout_encoded = (timeout_encoded << 8) +
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8004f5e:	f894 019d 	ldrb.w	r0, [r4, #413]	; 0x19d
		timeout_encoded = (timeout_encoded << 8) +
 8004f62:	eb00 2003 	add.w	r0, r0, r3, lsl #8

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8004f66:	4629      	mov	r1, r5
 8004f68:	b280      	uxth	r0, r0
 8004f6a:	f001 f91e 	bl	80061aa <VL53L1_calc_decoded_timeout_us>
		*pmm_config_timeout_us =
 8004f6e:	f8c8 0000 	str.w	r0, [r8]
				timeout_encoded,
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
 8004f72:	f894 31a0 	ldrb.w	r3, [r4, #416]	; 0x1a0
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
		timeout_encoded = (timeout_encoded << 8) +
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 8004f76:	f894 01a1 	ldrb.w	r0, [r4, #417]	; 0x1a1
		timeout_encoded = (timeout_encoded << 8) +
 8004f7a:	eb00 2003 	add.w	r0, r0, r3, lsl #8

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8004f7e:	4629      	mov	r1, r5
 8004f80:	b280      	uxth	r0, r0
 8004f82:	f001 f912 	bl	80061aa <VL53L1_calc_decoded_timeout_us>
		*prange_config_timeout_us =
 8004f86:	6030      	str	r0, [r6, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	60a3      	str	r3, [r4, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 8004f8c:	f8d8 3000 	ldr.w	r3, [r8]
 8004f90:	60e3      	str	r3, [r4, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 8004f92:	6833      	ldr	r3, [r6, #0]
 8004f94:	6123      	str	r3, [r4, #16]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004f96:	2000      	movs	r0, #0
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8004f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004f9c <VL53L1_get_sequence_config_bit>:
	VL53L1_LLDriverData_t *pdev =
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 8004f9c:	2907      	cmp	r1, #7
 8004f9e:	d80d      	bhi.n	8004fbc <VL53L1_get_sequence_config_bit+0x20>
 8004fa0:	2301      	movs	r3, #1

		if (bit_id > 0) {
 8004fa2:	b101      	cbz	r1, 8004fa6 <VL53L1_get_sequence_config_bit+0xa>
			bit_mask  = 0x01 << bit_id;
 8004fa4:	408b      	lsls	r3, r1
		}

		*pvalue =
 8004fa6:	f890 01c5 	ldrb.w	r0, [r0, #453]	; 0x1c5
 8004faa:	4018      	ands	r0, r3
			pdev->dyn_cfg.system__sequence_config & bit_mask;

		if (bit_id > 0) {
 8004fac:	b911      	cbnz	r1, 8004fb4 <VL53L1_get_sequence_config_bit+0x18>
		*pvalue =
 8004fae:	7010      	strb	r0, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8004fb0:	2000      	movs	r0, #0
 8004fb2:	4770      	bx	lr
			*pvalue  = *pvalue >> bit_id;
 8004fb4:	fa40 f101 	asr.w	r1, r0, r1
 8004fb8:	7011      	strb	r1, [r2, #0]
 8004fba:	e7f9      	b.n	8004fb0 <VL53L1_get_sequence_config_bit+0x14>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8004fbc:	f06f 0003 	mvn.w	r0, #3
	}

	return status;
}
 8004fc0:	4770      	bx	lr

08004fc2 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8004fc2:	b538      	push	{r3, r4, r5, lr}
 8004fc4:	460c      	mov	r4, r1
 8004fc6:	4605      	mov	r5, r0
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 8004fc8:	f200 12c3 	addw	r2, r0, #451	; 0x1c3
 8004fcc:	7809      	ldrb	r1, [r1, #0]
 8004fce:	7860      	ldrb	r0, [r4, #1]
 8004fd0:	f001 f936 	bl	8006240 <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 8004fd4:	78a0      	ldrb	r0, [r4, #2]
 8004fd6:	78e1      	ldrb	r1, [r4, #3]
 8004fd8:	f505 72e2 	add.w	r2, r5, #452	; 0x1c4
 8004fdc:	f001 f941 	bl	8006262 <VL53L1_encode_zone_size>
	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
}
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	bd38      	pop	{r3, r4, r5, pc}

08004fe4 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8004fe4:	b538      	push	{r3, r4, r5, lr}
 8004fe6:	4605      	mov	r5, r0
 8004fe8:	460c      	mov	r4, r1
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 8004fea:	460a      	mov	r2, r1
 8004fec:	f890 01c3 	ldrb.w	r0, [r0, #451]	; 0x1c3
 8004ff0:	3101      	adds	r1, #1
 8004ff2:	f001 f9c7 	bl	8006384 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 8004ff6:	f895 01c4 	ldrb.w	r0, [r5, #452]	; 0x1c4
 8004ffa:	1ce2      	adds	r2, r4, #3
 8004ffc:	1ca1      	adds	r1, r4, #2
 8004ffe:	f001 f92a 	bl	8006256 <VL53L1_decode_zone_size>
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
}
 8005002:	2000      	movs	r0, #0
 8005004:	bd38      	pop	{r3, r4, r5, pc}

08005006 <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 8005006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005008:	460c      	mov	r4, r1
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  x       = 0;
 800500a:	2500      	movs	r5, #0
{
 800500c:	4606      	mov	r6, r0
	uint8_t  xy_size = 0;

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 800500e:	f10d 0206 	add.w	r2, sp, #6
 8005012:	f10d 0107 	add.w	r1, sp, #7
 8005016:	f890 022a 	ldrb.w	r0, [r0, #554]	; 0x22a
	uint8_t  x       = 0;
 800501a:	f88d 5006 	strb.w	r5, [sp, #6]
	uint8_t  y       = 0;
 800501e:	f88d 5007 	strb.w	r5, [sp, #7]
	VL53L1_decode_row_col(
 8005022:	f001 f9af 	bl	8006384 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 8005026:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800502a:	7023      	strb	r3, [r4, #0]
	pmm_roi->y_centre = y;
 800502c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005030:	7063      	strb	r3, [r4, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 8005032:	f896 322b 	ldrb.w	r3, [r6, #555]	; 0x22b
	pmm_roi->width  = xy_size & 0x0F;

	LOG_FUNCTION_END(status);

	return status;
}
 8005036:	4628      	mov	r0, r5
	pmm_roi->height = xy_size >> 4;
 8005038:	091a      	lsrs	r2, r3, #4
	pmm_roi->width  = xy_size & 0x0F;
 800503a:	f003 030f 	and.w	r3, r3, #15
	pmm_roi->height = xy_size >> 4;
 800503e:	70e2      	strb	r2, [r4, #3]
	pmm_roi->width  = xy_size & 0x0F;
 8005040:	70a3      	strb	r3, [r4, #2]
}
 8005042:	b002      	add	sp, #8
 8005044:	bd70      	pop	{r4, r5, r6, pc}

08005046 <VL53L1_read_p2p_data>:
{
 8005046:	b538      	push	{r3, r4, r5, lr}
		status = VL53L1_get_static_nvm_managed(
 8005048:	f500 71ac 	add.w	r1, r0, #344	; 0x158
{
 800504c:	4604      	mov	r4, r0
		status = VL53L1_get_static_nvm_managed(
 800504e:	f001 fa06 	bl	800645e <VL53L1_get_static_nvm_managed>
	if (status == VL53L1_ERROR_NONE)
 8005052:	b9b8      	cbnz	r0, 8005084 <VL53L1_read_p2p_data+0x3e>
		status = VL53L1_get_customer_nvm_managed(
 8005054:	f104 0142 	add.w	r1, r4, #66	; 0x42
 8005058:	4620      	mov	r0, r4
 800505a:	f001 faad 	bl	80065b8 <VL53L1_get_customer_nvm_managed>
	if (status == VL53L1_ERROR_NONE) {
 800505e:	b988      	cbnz	r0, 8005084 <VL53L1_read_p2p_data+0x3e>
		status = VL53L1_get_nvm_copy_data(
 8005060:	f504 75fd 	add.w	r5, r4, #506	; 0x1fa
 8005064:	4629      	mov	r1, r5
 8005066:	4620      	mov	r0, r4
 8005068:	f001 fe5f 	bl	8006d2a <VL53L1_get_nvm_copy_data>
		if (status == VL53L1_ERROR_NONE)
 800506c:	b950      	cbnz	r0, 8005084 <VL53L1_read_p2p_data+0x3e>
			VL53L1_copy_rtn_good_spads_to_buffer(
 800506e:	f104 01f0 	add.w	r1, r4, #240	; 0xf0
 8005072:	4628      	mov	r0, r5
 8005074:	f000 ffa7 	bl	8005fc6 <VL53L1_copy_rtn_good_spads_to_buffer>
		status =
 8005078:	f504 722d 	add.w	r2, r4, #692	; 0x2b4
 800507c:	21de      	movs	r1, #222	; 0xde
 800507e:	4620      	mov	r0, r4
 8005080:	f001 ff1a 	bl	8006eb8 <VL53L1_RdWord>
	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8005084:	f8b4 315e 	ldrh.w	r3, [r4, #350]	; 0x15e
 8005088:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 800508c:	bf3c      	itt	cc
 800508e:	f64b 43cc 	movwcc	r3, #48332	; 0xbccc
 8005092:	f8a4 315e 	strhcc.w	r3, [r4, #350]	; 0x15e
	if (status == VL53L1_ERROR_NONE)
 8005096:	b920      	cbnz	r0, 80050a2 <VL53L1_read_p2p_data+0x5c>
		status =
 8005098:	f104 019e 	add.w	r1, r4, #158	; 0x9e
 800509c:	4620      	mov	r0, r4
 800509e:	f7ff ffb2 	bl	8005006 <VL53L1_get_mode_mitigation_roi>
	if (pdev->optical_centre.x_centre == 0 &&
 80050a2:	f8b4 30a2 	ldrh.w	r3, [r4, #162]	; 0xa2
 80050a6:	b94b      	cbnz	r3, 80050bc <VL53L1_read_p2p_data+0x76>
				pdev->mm_roi.x_centre << 4;
 80050a8:	f894 309e 	ldrb.w	r3, [r4, #158]	; 0x9e
 80050ac:	011b      	lsls	r3, r3, #4
		pdev->optical_centre.x_centre =
 80050ae:	f884 30a2 	strb.w	r3, [r4, #162]	; 0xa2
				pdev->mm_roi.y_centre << 4;
 80050b2:	f894 309f 	ldrb.w	r3, [r4, #159]	; 0x9f
 80050b6:	011b      	lsls	r3, r3, #4
		pdev->optical_centre.y_centre =
 80050b8:	f884 30a3 	strb.w	r3, [r4, #163]	; 0xa3
}
 80050bc:	bd38      	pop	{r3, r4, r5, pc}

080050be <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 80050be:	b530      	push	{r4, r5, lr}
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 80050c0:	2908      	cmp	r1, #8
{
 80050c2:	9d03      	ldr	r5, [sp, #12]
 80050c4:	9c04      	ldr	r4, [sp, #16]
	switch (device_preset_mode) {
 80050c6:	d810      	bhi.n	80050ea <VL53L1_get_preset_mode_timing_cfg+0x2c>
 80050c8:	2906      	cmp	r1, #6
 80050ca:	d225      	bcs.n	8005118 <VL53L1_get_preset_mode_timing_cfg+0x5a>
 80050cc:	b191      	cbz	r1, 80050f4 <VL53L1_get_preset_mode_timing_cfg+0x36>
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 80050ce:	f8b0 10ca 	ldrh.w	r1, [r0, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 80050d2:	8011      	strh	r1, [r2, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 80050d4:	f8d0 20d0 	ldr.w	r2, [r0, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 80050d8:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 80050da:	f8d0 30d8 	ldr.w	r3, [r0, #216]	; 0xd8
		*pmm_config_timeout_us =
 80050de:	602b      	str	r3, [r5, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 80050e0:	f8d0 30e4 	ldr.w	r3, [r0, #228]	; 0xe4
				pdev->tuning_parms.tp_dss_target_timed_mcps;
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
		*prange_config_timeout_us =
 80050e4:	6023      	str	r3, [r4, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 80050e6:	2000      	movs	r0, #0
				pdev->tuning_parms.tp_range_timeout_lpa_us;
	break;
 80050e8:	bd30      	pop	{r4, r5, pc}
	switch (device_preset_mode) {
 80050ea:	2912      	cmp	r1, #18
 80050ec:	d014      	beq.n	8005118 <VL53L1_get_preset_mode_timing_cfg+0x5a>
 80050ee:	d804      	bhi.n	80050fa <VL53L1_get_preset_mode_timing_cfg+0x3c>
 80050f0:	2911      	cmp	r1, #17
 80050f2:	d0ec      	beq.n	80050ce <VL53L1_get_preset_mode_timing_cfg+0x10>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 80050f4:	f06f 0003 	mvn.w	r0, #3
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80050f8:	bd30      	pop	{r4, r5, pc}
	switch (device_preset_mode) {
 80050fa:	3924      	subs	r1, #36	; 0x24
 80050fc:	2902      	cmp	r1, #2
 80050fe:	d8f9      	bhi.n	80050f4 <VL53L1_get_preset_mode_timing_cfg+0x36>
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8005100:	f8b0 10cc 	ldrh.w	r1, [r0, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 8005104:	8011      	strh	r1, [r2, #0]
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 8005106:	f8d0 20d4 	ldr.w	r2, [r0, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800510a:	601a      	str	r2, [r3, #0]
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800510c:	f8d0 30e0 	ldr.w	r3, [r0, #224]	; 0xe0
		*pmm_config_timeout_us =
 8005110:	602b      	str	r3, [r5, #0]
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 8005112:	f8d0 30ec 	ldr.w	r3, [r0, #236]	; 0xec
 8005116:	e7e5      	b.n	80050e4 <VL53L1_get_preset_mode_timing_cfg+0x26>
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 8005118:	f8b0 10cc 	ldrh.w	r1, [r0, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800511c:	8011      	strh	r1, [r2, #0]
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800511e:	f8d0 20d4 	ldr.w	r2, [r0, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 8005122:	601a      	str	r2, [r3, #0]
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 8005124:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
		*pmm_config_timeout_us =
 8005128:	602b      	str	r3, [r5, #0]
				pdev->tuning_parms.tp_range_timeout_timed_us;
 800512a:	f8d0 30e8 	ldr.w	r3, [r0, #232]	; 0xe8
 800512e:	e7d9      	b.n	80050e4 <VL53L1_get_preset_mode_timing_cfg+0x26>

08005130 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 8005130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005134:	b08b      	sub	sp, #44	; 0x2c
 8005136:	4604      	mov	r4, r0
 8005138:	9307      	str	r3, [sp, #28]
 800513a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800513c:	9304      	str	r3, [sp, #16]
 800513e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005140:	9305      	str	r3, [sp, #20]
 8005142:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005144:	9306      	str	r3, [sp, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 8005146:	f500 73da 	add.w	r3, r0, #436	; 0x1b4
 800514a:	9308      	str	r3, [sp, #32]

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 800514c:	9b04      	ldr	r3, [sp, #16]
	pdev->preset_mode                 = device_preset_mode;
 800514e:	7061      	strb	r1, [r4, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 8005150:	60c3      	str	r3, [r0, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 8005152:	9b05      	ldr	r3, [sp, #20]
 8005154:	6103      	str	r3, [r0, #16]
{
 8005156:	4688      	mov	r8, r1
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8005158:	9b06      	ldr	r3, [sp, #24]
 800515a:	6143      	str	r3, [r0, #20]
{
 800515c:	4691      	mov	r9, r2

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 800515e:	2103      	movs	r1, #3
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8005160:	f500 72ce 	add.w	r2, r0, #412	; 0x19c
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 8005164:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 8005168:	9209      	str	r2, [sp, #36]	; 0x24
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800516a:	f500 75b2 	add.w	r5, r0, #356	; 0x164
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800516e:	f500 76c2 	add.w	r6, r0, #388	; 0x184
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 8005172:	f500 77e4 	add.w	r7, r0, #456	; 0x1c8
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 8005176:	f100 0aa4 	add.w	sl, r0, #164	; 0xa4
	VL53L1_low_power_auto_data_t  *plpadata      =
 800517a:	f500 7b39 	add.w	fp, r0, #740	; 0x2e4
	VL53L1_init_ll_driver_state(
 800517e:	f000 fe5f 	bl	8005e40 <VL53L1_init_ll_driver_state>
	switch (device_preset_mode) {
 8005182:	9b08      	ldr	r3, [sp, #32]
 8005184:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005186:	f1b8 0f25 	cmp.w	r8, #37	; 0x25
 800518a:	f200 8084 	bhi.w	8005296 <VL53L1_set_preset_mode+0x166>
 800518e:	e8df f008 	tbb	[pc, r8]
 8005192:	2e13      	.short	0x2e13
 8005194:	4a433c35 	.word	0x4a433c35
 8005198:	82825851 	.word	0x82825851
 800519c:	82828282 	.word	0x82828282
 80051a0:	665f8282 	.word	0x665f8282
 80051a4:	82828282 	.word	0x82828282
 80051a8:	82828282 	.word	0x82828282
 80051ac:	82828282 	.word	0x82828282
 80051b0:	82828282 	.word	0x82828282
 80051b4:	7b746d82 	.word	0x7b746d82

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 80051b8:	e88d 0480 	stmia.w	sp, {r7, sl}
 80051bc:	4631      	mov	r1, r6
 80051be:	4628      	mov	r0, r5
 80051c0:	f000 fc7c 	bl	8005abc <VL53L1_preset_mode_standard_ranging>

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 80051c4:	2800      	cmp	r0, #0
 80051c6:	d168      	bne.n	800529a <VL53L1_set_preset_mode+0x16a>

		pstatic->dss_config__target_total_rate_mcps =
 80051c8:	f8a4 9164 	strh.w	r9, [r4, #356]	; 0x164
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 80051cc:	f8a4 9018 	strh.w	r9, [r4, #24]
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
		status =
 80051d0:	9b05      	ldr	r3, [sp, #20]
 80051d2:	9a04      	ldr	r2, [sp, #16]
 80051d4:	9907      	ldr	r1, [sp, #28]
 80051d6:	4620      	mov	r0, r4
 80051d8:	f7ff fe8f 	bl	8004efa <VL53L1_set_timeouts_us>
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 80051dc:	2800      	cmp	r0, #0
 80051de:	d15c      	bne.n	800529a <VL53L1_set_preset_mode+0x16a>
		status =
 80051e0:	9906      	ldr	r1, [sp, #24]
 80051e2:	4620      	mov	r0, r4
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
}
 80051e4:	b00b      	add	sp, #44	; 0x2c
 80051e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		status =
 80051ea:	f7ff be6d 	b.w	8004ec8 <VL53L1_set_inter_measurement_period_ms>
		status = VL53L1_preset_mode_standard_ranging_short_range(
 80051ee:	e88d 0480 	stmia.w	sp, {r7, sl}
 80051f2:	4631      	mov	r1, r6
 80051f4:	4628      	mov	r0, r5
 80051f6:	f000 fd05 	bl	8005c04 <VL53L1_preset_mode_standard_ranging_short_range>
		break;
 80051fa:	e7e3      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_standard_ranging_long_range(
 80051fc:	e88d 0480 	stmia.w	sp, {r7, sl}
 8005200:	4631      	mov	r1, r6
 8005202:	4628      	mov	r0, r5
 8005204:	f000 fd1c 	bl	8005c40 <VL53L1_preset_mode_standard_ranging_long_range>
		break;
 8005208:	e7dc      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 800520a:	e88d 0480 	stmia.w	sp, {r7, sl}
 800520e:	4631      	mov	r1, r6
 8005210:	4628      	mov	r0, r5
 8005212:	f000 fd33 	bl	8005c7c <VL53L1_preset_mode_standard_ranging_mm1_cal>
		break;
 8005216:	e7d5      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 8005218:	e88d 0480 	stmia.w	sp, {r7, sl}
 800521c:	4631      	mov	r1, r6
 800521e:	4628      	mov	r0, r5
 8005220:	f000 fd3c 	bl	8005c9c <VL53L1_preset_mode_standard_ranging_mm2_cal>
		break;
 8005224:	e7ce      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_timed_ranging(
 8005226:	e88d 0480 	stmia.w	sp, {r7, sl}
 800522a:	4631      	mov	r1, r6
 800522c:	4628      	mov	r0, r5
 800522e:	f000 fd45 	bl	8005cbc <VL53L1_preset_mode_timed_ranging>
		break;
 8005232:	e7c7      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_timed_ranging_short_range(
 8005234:	e88d 0480 	stmia.w	sp, {r7, sl}
 8005238:	4631      	mov	r1, r6
 800523a:	4628      	mov	r0, r5
 800523c:	f000 fd59 	bl	8005cf2 <VL53L1_preset_mode_timed_ranging_short_range>
		break;
 8005240:	e7c0      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_timed_ranging_long_range(
 8005242:	e88d 0480 	stmia.w	sp, {r7, sl}
 8005246:	4631      	mov	r1, r6
 8005248:	4628      	mov	r0, r5
 800524a:	f000 fd6e 	bl	8005d2a <VL53L1_preset_mode_timed_ranging_long_range>
		break;
 800524e:	e7b9      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_olt(
 8005250:	e88d 0480 	stmia.w	sp, {r7, sl}
 8005254:	4631      	mov	r1, r6
 8005256:	4628      	mov	r0, r5
 8005258:	f000 fdd9 	bl	8005e0e <VL53L1_preset_mode_olt>
		break;
 800525c:	e7b2      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_singleshot_ranging(
 800525e:	e88d 0480 	stmia.w	sp, {r7, sl}
 8005262:	4631      	mov	r1, r6
 8005264:	4628      	mov	r0, r5
 8005266:	f000 fdba 	bl	8005dde <VL53L1_preset_mode_singleshot_ranging>
		break;
 800526a:	e7ab      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 800526c:	e88d 0c80 	stmia.w	sp, {r7, sl, fp}
 8005270:	4631      	mov	r1, r6
 8005272:	4628      	mov	r0, r5
 8005274:	f000 fd89 	bl	8005d8a <VL53L1_preset_mode_low_power_auto_short_ranging>
		break;
 8005278:	e7a4      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_low_power_auto_ranging(
 800527a:	e88d 0c80 	stmia.w	sp, {r7, sl, fp}
 800527e:	4631      	mov	r1, r6
 8005280:	4628      	mov	r0, r5
 8005282:	f000 fd6d 	bl	8005d60 <VL53L1_preset_mode_low_power_auto_ranging>
		break;
 8005286:	e79d      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 8005288:	e88d 0c80 	stmia.w	sp, {r7, sl, fp}
 800528c:	4631      	mov	r1, r6
 800528e:	4628      	mov	r0, r5
 8005290:	f000 fd90 	bl	8005db4 <VL53L1_preset_mode_low_power_auto_long_ranging>
		break;
 8005294:	e796      	b.n	80051c4 <VL53L1_set_preset_mode+0x94>
		status = VL53L1_ERROR_INVALID_PARAMS;
 8005296:	f06f 0003 	mvn.w	r0, #3
}
 800529a:	b00b      	add	sp, #44	; 0x2c
 800529c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080052a0 <VL53L1_data_init>:
{
 80052a0:	b530      	push	{r4, r5, lr}
 80052a2:	4604      	mov	r4, r0
 80052a4:	b085      	sub	sp, #20
 80052a6:	460d      	mov	r5, r1
	VL53L1_init_ll_driver_state(
 80052a8:	2162      	movs	r1, #98	; 0x62
 80052aa:	f000 fdc9 	bl	8005e40 <VL53L1_init_ll_driver_state>
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 80052ae:	2201      	movs	r2, #1
 80052b0:	7062      	strb	r2, [r4, #1]
	pdev->offset_calibration_mode =
 80052b2:	70e2      	strb	r2, [r4, #3]
	pdev->offset_correction_mode  =
 80052b4:	7122      	strb	r2, [r4, #4]
	pdev->phasecal_config_timeout_us  =  1000;
 80052b6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80052ba:	60a2      	str	r2, [r4, #8]
	pdev->mm_config_timeout_us        =  2000;
 80052bc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80052c0:	60e2      	str	r2, [r4, #12]
	pdev->range_config_timeout_us     = 13000;
 80052c2:	f243 22c8 	movw	r2, #13000	; 0x32c8
	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 80052c6:	2300      	movs	r3, #0
	pdev->range_config_timeout_us     = 13000;
 80052c8:	6122      	str	r2, [r4, #16]
	pdev->inter_measurement_period_ms =   100;
 80052ca:	2264      	movs	r2, #100	; 0x64
	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 80052cc:	7023      	strb	r3, [r4, #0]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 80052ce:	70a3      	strb	r3, [r4, #2]
	pdev->inter_measurement_period_ms =   100;
 80052d0:	6162      	str	r2, [r4, #20]
	pdev->debug_mode                  =  0x00;
 80052d2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 80052d6:	f44f 6220 	mov.w	r2, #2560	; 0xa00
	pdev->gain_cal.standard_ranging_gain_factor =
 80052da:	f240 73db 	movw	r3, #2011	; 0x7db
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 80052de:	8322      	strh	r2, [r4, #24]
	pdev->gain_cal.standard_ranging_gain_factor =
 80052e0:	f8a4 309c 	strh.w	r3, [r4, #156]	; 0x9c
	VL53L1_init_version(Dev);
 80052e4:	4620      	mov	r0, r4
 80052e6:	f000 fd9e 	bl	8005e26 <VL53L1_init_version>
	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 80052ea:	b115      	cbz	r5, 80052f2 <VL53L1_data_init+0x52>
			status = VL53L1_read_p2p_data(Dev);
 80052ec:	4620      	mov	r0, r4
 80052ee:	f7ff feaa 	bl	8005046 <VL53L1_read_p2p_data>
	status =
 80052f2:	f504 7088 	add.w	r0, r4, #272	; 0x110
 80052f6:	f000 fb3e 	bl	8005976 <VL53L1_init_refspadchar_config_struct>
	status =
 80052fa:	f504 7090 	add.w	r0, r4, #288	; 0x120
 80052fe:	f000 fb4c 	bl	800599a <VL53L1_init_ssc_config_struct>
	status =
 8005302:	f504 7196 	add.w	r1, r4, #300	; 0x12c
 8005306:	f104 0042 	add.w	r0, r4, #66	; 0x42
 800530a:	f000 fb55 	bl	80059b8 <VL53L1_init_xtalk_config_struct>
	status =
 800530e:	f504 70a2 	add.w	r0, r4, #324	; 0x144
 8005312:	f000 fb76 	bl	8005a02 <VL53L1_init_offset_cal_config_struct>
	status =
 8005316:	f104 00a4 	add.w	r0, r4, #164	; 0xa4
 800531a:	f000 fb84 	bl	8005a26 <VL53L1_init_tuning_parm_storage_struct>
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800531e:	f894 3160 	ldrb.w	r3, [r4, #352]	; 0x160
		status = VL53L1_set_preset_mode(
 8005322:	8b22      	ldrh	r2, [r4, #24]
 8005324:	7861      	ldrb	r1, [r4, #1]
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 8005326:	f003 0303 	and.w	r3, r3, #3
 800532a:	3b80      	subs	r3, #128	; 0x80
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800532c:	f884 3160 	strb.w	r3, [r4, #352]	; 0x160
		status = VL53L1_set_preset_mode(
 8005330:	6963      	ldr	r3, [r4, #20]
 8005332:	9302      	str	r3, [sp, #8]
 8005334:	6923      	ldr	r3, [r4, #16]
 8005336:	9301      	str	r3, [sp, #4]
 8005338:	68e3      	ldr	r3, [r4, #12]
 800533a:	9300      	str	r3, [sp, #0]
 800533c:	4620      	mov	r0, r4
 800533e:	68a3      	ldr	r3, [r4, #8]
 8005340:	f7ff fef6 	bl	8005130 <VL53L1_set_preset_mode>
 8005344:	4605      	mov	r5, r0
	VL53L1_low_power_auto_data_init(
 8005346:	4620      	mov	r0, r4
 8005348:	f000 ff8f 	bl	800626a <VL53L1_low_power_auto_data_init>
}
 800534c:	4628      	mov	r0, r5
 800534e:	b005      	add	sp, #20
 8005350:	bd30      	pop	{r4, r5, pc}

08005352 <VL53L1_get_lite_sigma_threshold>:
			pdev->tim_cfg.range_config__sigma_thresh;
 8005352:	f8b0 31a6 	ldrh.w	r3, [r0, #422]	; 0x1a6
	*plite_sigma =
 8005356:	800b      	strh	r3, [r1, #0]
}
 8005358:	2000      	movs	r0, #0
 800535a:	4770      	bx	lr

0800535c <VL53L1_set_lite_sigma_threshold>:
	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 800535c:	f8a0 11a6 	strh.w	r1, [r0, #422]	; 0x1a6
}
 8005360:	2000      	movs	r0, #0
 8005362:	4770      	bx	lr

08005364 <VL53L1_get_lite_min_count_rate>:
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 8005364:	f8b0 31a8 	ldrh.w	r3, [r0, #424]	; 0x1a8
	*plite_mincountrate =
 8005368:	800b      	strh	r3, [r1, #0]
}
 800536a:	2000      	movs	r0, #0
 800536c:	4770      	bx	lr

0800536e <VL53L1_set_lite_min_count_rate>:
	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 800536e:	f8a0 11a8 	strh.w	r1, [r0, #424]	; 0x1a8
}
 8005372:	2000      	movs	r0, #0
 8005374:	4770      	bx	lr
	...

08005378 <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 8005378:	b570      	push	{r4, r5, r6, lr}
	pdev->measurement_mode = measurement_mode;

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800537a:	f890 31cc 	ldrb.w	r3, [r0, #460]	; 0x1cc
	pdev->measurement_mode = measurement_mode;
 800537e:	7081      	strb	r1, [r0, #2]
		(psystem->system__mode_start &
 8005380:	f003 030f 	and.w	r3, r3, #15
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 8005384:	4319      	orrs	r1, r3
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 8005386:	f8b0 3142 	ldrh.w	r3, [r0, #322]	; 0x142
 800538a:	f8a0 317c 	strh.w	r3, [r0, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 800538e:	f890 32e6 	ldrb.w	r3, [r0, #742]	; 0x2e6
	psystem->system__mode_start =
 8005392:	f880 11cc 	strb.w	r1, [r0, #460]	; 0x1cc
	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 8005396:	2bff      	cmp	r3, #255	; 0xff
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 8005398:	bf04      	itt	eq
 800539a:	2300      	moveq	r3, #0
 800539c:	f880 32e6 	strbeq.w	r3, [r0, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80053a0:	f8d0 32e4 	ldr.w	r3, [r0, #740]	; 0x2e4
 80053a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80053a8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80053ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
{
 80053b0:	b0c0      	sub	sp, #256	; 0x100
 80053b2:	4604      	mov	r4, r0
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80053b4:	d114      	bne.n	80053e0 <VL53L1_init_and_start_range+0x68>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
 80053b6:	f890 3186 	ldrb.w	r3, [r0, #390]	; 0x186
 80053ba:	f880 32e7 	strb.w	r3, [r0, #743]	; 0x2e7
			pdev->gen_cfg.system__interrupt_config_gpio;
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 80053be:	2320      	movs	r3, #32
 80053c0:	f880 3186 	strb.w	r3, [r0, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 80053c4:	f890 31c5 	ldrb.w	r3, [r0, #453]	; 0x1c5
 80053c8:	f013 0f60 	tst.w	r3, #96	; 0x60
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 80053cc:	bf0a      	itet	eq
 80053ce:	f8b0 3058 	ldrheq.w	r3, [r0, #88]	; 0x58
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 80053d2:	2300      	movne	r3, #0
				pdev->customer.mm_config__outer_offset_mm * 4;
 80053d4:	009b      	lsleq	r3, r3, #2
 80053d6:	2a05      	cmp	r2, #5
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 80053d8:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
 80053dc:	bf38      	it	cc
 80053de:	2205      	movcc	r2, #5
			device_config_level =
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 80053e0:	f8d4 32e4 	ldr.w	r3, [r4, #740]	; 0x2e4
 80053e4:	494f      	ldr	r1, [pc, #316]	; (8005524 <VL53L1_init_and_start_range+0x1ac>)
 80053e6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80053ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80053ee:	428b      	cmp	r3, r1
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
 80053f0:	bf02      	ittt	eq
 80053f2:	f894 32e7 	ldrbeq.w	r3, [r4, #743]	; 0x2e7
 80053f6:	f884 3186 	strbeq.w	r3, [r4, #390]	; 0x186
			pdev->low_power_auto_data.saved_interrupt_config;

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 80053fa:	2206      	moveq	r2, #6
 80053fc:	1e53      	subs	r3, r2, #1
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b05      	cmp	r3, #5
 8005402:	bf9a      	itte	ls
 8005404:	4948      	ldrls	r1, [pc, #288]	; (8005528 <VL53L1_init_and_start_range+0x1b0>)
 8005406:	5ccd      	ldrbls	r5, [r1, r3]
 8005408:	2583      	movhi	r5, #131	; 0x83
 800540a:	b2ad      	uxth	r5, r5
		break;
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 800540c:	f1c5 0688 	rsb	r6, r5, #136	; 0x88
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8005410:	2300      	movs	r3, #0
	i2c_buffer_size_bytes = \
 8005412:	b2b6      	uxth	r6, r6
		*pbuffer++ = 0;
 8005414:	4618      	mov	r0, r3
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 8005416:	b299      	uxth	r1, r3
 8005418:	42b1      	cmp	r1, r6
 800541a:	d325      	bcc.n	8005468 <VL53L1_init_and_start_range+0xf0>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 800541c:	2a05      	cmp	r2, #5
 800541e:	d953      	bls.n	80054c8 <VL53L1_init_and_start_range+0x150>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8005420:	f1c5 0201 	rsb	r2, r5, #1
			VL53L1_STATIC_NVM_MANAGED_I2C_INDEX - i2c_index;

		status =
 8005424:	466b      	mov	r3, sp
 8005426:	fa13 f282 	uxtah	r2, r3, r2
 800542a:	210b      	movs	r1, #11
 800542c:	f504 70ac 	add.w	r0, r4, #344	; 0x158
 8005430:	f000 ffbb 	bl	80063aa <VL53L1_i2c_encode_static_nvm_managed>
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 8005434:	b9b0      	cbnz	r0, 8005464 <VL53L1_init_and_start_range+0xec>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 8005436:	f1c5 020d 	rsb	r2, r5, #13
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX - i2c_index;

		status =
 800543a:	466b      	mov	r3, sp
 800543c:	fa13 f282 	uxtah	r2, r3, r2
 8005440:	2117      	movs	r1, #23
 8005442:	f104 0042 	add.w	r0, r4, #66	; 0x42
 8005446:	f001 f819 	bl	800647c <VL53L1_i2c_encode_customer_nvm_managed>
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 800544a:	b958      	cbnz	r0, 8005464 <VL53L1_init_and_start_range+0xec>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800544c:	f1c5 0224 	rsb	r2, r5, #36	; 0x24
			VL53L1_STATIC_CONFIG_I2C_INDEX - i2c_index;

		status =
 8005450:	466b      	mov	r3, sp
 8005452:	fa13 f282 	uxtah	r2, r3, r2
 8005456:	2120      	movs	r1, #32
 8005458:	f504 70b2 	add.w	r0, r4, #356	; 0x164
 800545c:	f001 f8bc 	bl	80065d8 <VL53L1_i2c_encode_static_config>
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 8005460:	2800      	cmp	r0, #0
 8005462:	d036      	beq.n	80054d2 <VL53L1_init_and_start_range+0x15a>
		status = VL53L1_update_ll_driver_cfg_state(Dev);

	LOG_FUNCTION_END(status);

	return status;
}
 8005464:	b040      	add	sp, #256	; 0x100
 8005466:	bd70      	pop	{r4, r5, r6, pc}
		*pbuffer++ = 0;
 8005468:	f80d 0003 	strb.w	r0, [sp, r3]
 800546c:	3301      	adds	r3, #1
 800546e:	e7d2      	b.n	8005416 <VL53L1_init_and_start_range+0x9e>
	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 8005470:	2a02      	cmp	r2, #2
 8005472:	d03a      	beq.n	80054ea <VL53L1_init_and_start_range+0x172>
	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 8005474:	2a00      	cmp	r2, #0
 8005476:	d144      	bne.n	8005502 <VL53L1_init_and_start_range+0x18a>
		i2c_buffer_offset_bytes = \
 8005478:	f1c5 0283 	rsb	r2, r5, #131	; 0x83
		status =
 800547c:	466b      	mov	r3, sp
 800547e:	fa13 f282 	uxtah	r2, r3, r2
 8005482:	2105      	movs	r1, #5
 8005484:	f504 70e4 	add.w	r0, r4, #456	; 0x1c8
 8005488:	f001 f9de 	bl	8006848 <VL53L1_i2c_encode_system_control>
	if (status == VL53L1_ERROR_NONE) {
 800548c:	2800      	cmp	r0, #0
 800548e:	d1e9      	bne.n	8005464 <VL53L1_init_and_start_range+0xec>
		status =
 8005490:	4633      	mov	r3, r6
 8005492:	466a      	mov	r2, sp
 8005494:	4629      	mov	r1, r5
 8005496:	4620      	mov	r0, r4
 8005498:	f001 fcac 	bl	8006df4 <VL53L1_WriteMulti>
	if (status == VL53L1_ERROR_NONE)
 800549c:	2800      	cmp	r0, #0
 800549e:	d1e1      	bne.n	8005464 <VL53L1_init_and_start_range+0xec>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 80054a0:	4620      	mov	r0, r4
 80054a2:	f000 fce0 	bl	8005e66 <VL53L1_update_ll_driver_rd_state>
	if (status == VL53L1_ERROR_NONE)
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d1dc      	bne.n	8005464 <VL53L1_init_and_start_range+0xec>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 80054aa:	4620      	mov	r0, r4
 80054ac:	f000 fd4f 	bl	8005f4e <VL53L1_update_ll_driver_cfg_state>
	return status;
 80054b0:	e7d8      	b.n	8005464 <VL53L1_init_and_start_range+0xec>
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 80054b2:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 80054b6:	f884 31c6 	strb.w	r3, [r4, #454]	; 0x1c6
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 80054ba:	f043 0101 	orr.w	r1, r3, #1
 80054be:	f884 11b4 	strb.w	r1, [r4, #436]	; 0x1b4
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 80054c2:	f884 11c0 	strb.w	r1, [r4, #448]	; 0x1c0
 80054c6:	e023      	b.n	8005510 <VL53L1_init_and_start_range+0x198>
	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 80054c8:	d0b5      	beq.n	8005436 <VL53L1_init_and_start_range+0xbe>
	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 80054ca:	2a04      	cmp	r2, #4
 80054cc:	d0be      	beq.n	800544c <VL53L1_init_and_start_range+0xd4>
	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 80054ce:	2a03      	cmp	r2, #3
 80054d0:	d1ce      	bne.n	8005470 <VL53L1_init_and_start_range+0xf8>
		i2c_buffer_offset_bytes =
 80054d2:	f1c5 0244 	rsb	r2, r5, #68	; 0x44
		status =
 80054d6:	466b      	mov	r3, sp
 80054d8:	fa13 f282 	uxtah	r2, r3, r2
 80054dc:	2116      	movs	r1, #22
 80054de:	f504 70c2 	add.w	r0, r4, #388	; 0x184
 80054e2:	f001 f8e7 	bl	80066b4 <VL53L1_i2c_encode_general_config>
	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 80054e6:	2800      	cmp	r0, #0
 80054e8:	d1bc      	bne.n	8005464 <VL53L1_init_and_start_range+0xec>
		i2c_buffer_offset_bytes = \
 80054ea:	f1c5 025a 	rsb	r2, r5, #90	; 0x5a
		status =
 80054ee:	466b      	mov	r3, sp
 80054f0:	fa13 f282 	uxtah	r2, r3, r2
 80054f4:	2117      	movs	r1, #23
 80054f6:	f504 70ce 	add.w	r0, r4, #412	; 0x19c
 80054fa:	f001 f920 	bl	800673e <VL53L1_i2c_encode_timing_config>
	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 80054fe:	2800      	cmp	r0, #0
 8005500:	d1b0      	bne.n	8005464 <VL53L1_init_and_start_range+0xec>
		if ((psystem->system__mode_start &
 8005502:	f894 31cc 	ldrb.w	r3, [r4, #460]	; 0x1cc
		i2c_buffer_offset_bytes = \
 8005506:	f1c5 0271 	rsb	r2, r5, #113	; 0x71
		if ((psystem->system__mode_start &
 800550a:	069b      	lsls	r3, r3, #26
		i2c_buffer_offset_bytes = \
 800550c:	b292      	uxth	r2, r2
		if ((psystem->system__mode_start &
 800550e:	d4d0      	bmi.n	80054b2 <VL53L1_init_and_start_range+0x13a>
		status =
 8005510:	446a      	add	r2, sp
 8005512:	2112      	movs	r1, #18
 8005514:	f504 70da 	add.w	r0, r4, #436	; 0x1b4
 8005518:	f001 f954 	bl	80067c4 <VL53L1_i2c_encode_dynamic_config>
	if (status == VL53L1_ERROR_NONE) {
 800551c:	2800      	cmp	r0, #0
 800551e:	d1a1      	bne.n	8005464 <VL53L1_init_and_start_range+0xec>
 8005520:	e7aa      	b.n	8005478 <VL53L1_init_and_start_range+0x100>
 8005522:	bf00      	nop
 8005524:	00010100 	.word	0x00010100
 8005528:	08007c0c 	.word	0x08007c0c

0800552c <VL53L1_stop_range>:


VL53L1_Error VL53L1_stop_range(
	VL53L1_DEV     Dev)
{
 800552c:	b538      	push	{r3, r4, r5, lr}
			VL53L1DevStructGetLLDriverHandle(Dev);

	/* Merge ABORT mode with mode_start */

	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800552e:	f890 31cc 	ldrb.w	r3, [r0, #460]	; 0x1cc
 8005532:	f003 030f 	and.w	r3, r3, #15
{
 8005536:	4604      	mov	r4, r0
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 8005538:	f063 037f 	orn	r3, r3, #127	; 0x7f
	pdev->sys_ctrl.system__mode_start =
 800553c:	f880 31cc 	strb.w	r3, [r0, #460]	; 0x1cc
			 VL53L1_DEVICEMEASUREMENTMODE_ABORT;

	status = VL53L1_set_system_control(
 8005540:	f500 71e4 	add.w	r1, r0, #456	; 0x1c8
 8005544:	f001 f999 	bl	800687a <VL53L1_set_system_control>
				Dev,
				&pdev->sys_ctrl);

	/* Abort bit is auto clear so clear register group structure to match */
	pdev->sys_ctrl.system__mode_start =
			(pdev->sys_ctrl.system__mode_start & VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK);
 8005548:	f894 31cc 	ldrb.w	r3, [r4, #460]	; 0x1cc
 800554c:	f003 030f 	and.w	r3, r3, #15
	pdev->sys_ctrl.system__mode_start =
 8005550:	f884 31cc 	strb.w	r3, [r4, #460]	; 0x1cc
	status = VL53L1_set_system_control(
 8005554:	4605      	mov	r5, r0

	/* reset zone dynamic info */
	VL53L1_init_ll_driver_state(
 8005556:	2103      	movs	r1, #3
 8005558:	4620      	mov	r0, r4
 800555a:	f000 fc71 	bl	8005e40 <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* reset low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1)
 800555e:	f894 32e5 	ldrb.w	r3, [r4, #741]	; 0x2e5
 8005562:	2b01      	cmp	r3, #1
 8005564:	d102      	bne.n	800556c <VL53L1_stop_range+0x40>
		VL53L1_low_power_auto_data_stop_range(Dev);
 8005566:	4620      	mov	r0, r4
 8005568:	f000 fe95 	bl	8006296 <VL53L1_low_power_auto_data_stop_range>

	return status;
}
 800556c:	4628      	mov	r0, r5
 800556e:	bd38      	pop	{r3, r4, r5, pc}

08005570 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 8005570:	b530      	push	{r4, r5, lr}

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 8005572:	2901      	cmp	r1, #1
{
 8005574:	b0c1      	sub	sp, #260	; 0x104
 8005576:	4604      	mov	r4, r0
 8005578:	460d      	mov	r5, r1
	switch (device_results_level) {
 800557a:	d01a      	beq.n	80055b2 <VL53L1_get_measurement_results+0x42>
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
	default:
		i2c_buffer_size_bytes =
 800557c:	2902      	cmp	r1, #2
 800557e:	bf0c      	ite	eq
 8005580:	2386      	moveq	r3, #134	; 0x86
 8005582:	232c      	movne	r3, #44	; 0x2c
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status =
 8005584:	466a      	mov	r2, sp
 8005586:	2188      	movs	r1, #136	; 0x88
 8005588:	4620      	mov	r0, r4
 800558a:	f001 fc53 	bl	8006e34 <VL53L1_ReadMulti>
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 800558e:	2d01      	cmp	r5, #1
 8005590:	d911      	bls.n	80055b6 <VL53L1_get_measurement_results+0x46>
 8005592:	b9c8      	cbnz	r0, 80055c8 <VL53L1_get_measurement_results+0x58>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
 8005594:	f504 722b 	add.w	r2, r4, #684	; 0x2ac
 8005598:	f10d 014e 	add.w	r1, sp, #78	; 0x4e
 800559c:	2038      	movs	r0, #56	; 0x38
 800559e:	f001 fa46 	bl	8006a2e <VL53L1_i2c_decode_debug_results>
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 80055a2:	b988      	cbnz	r0, 80055c8 <VL53L1_get_measurement_results+0x58>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
 80055a4:	f504 7222 	add.w	r2, r4, #648	; 0x288
 80055a8:	a90b      	add	r1, sp, #44	; 0x2c
 80055aa:	2021      	movs	r0, #33	; 0x21
 80055ac:	f001 fa04 	bl	80069b8 <VL53L1_i2c_decode_core_results>
 80055b0:	e003      	b.n	80055ba <VL53L1_get_measurement_results+0x4a>
		i2c_buffer_size_bytes =
 80055b2:	234d      	movs	r3, #77	; 0x4d
 80055b4:	e7e6      	b.n	8005584 <VL53L1_get_measurement_results+0x14>
	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 80055b6:	2d00      	cmp	r5, #0
 80055b8:	d1f3      	bne.n	80055a2 <VL53L1_get_measurement_results+0x32>
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 80055ba:	b928      	cbnz	r0, 80055c8 <VL53L1_get_measurement_results+0x58>

		i2c_buffer_offset_bytes = 0;
		status =
 80055bc:	f504 72e7 	add.w	r2, r4, #462	; 0x1ce
 80055c0:	4669      	mov	r1, sp
 80055c2:	202c      	movs	r0, #44	; 0x2c
 80055c4:	f001 f969 	bl	800689a <VL53L1_i2c_decode_system_results>
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80055c8:	b041      	add	sp, #260	; 0x104
 80055ca:	bd30      	pop	{r4, r5, pc}

080055cc <VL53L1_clear_interrupt_and_enable_next_range>:
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_init_and_start_range(
 80055cc:	2203      	movs	r2, #3
 80055ce:	f7ff bed3 	b.w	8005378 <VL53L1_init_and_start_range>
	...

080055d4 <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 80055d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 80055d8:	2500      	movs	r5, #0
 80055da:	78cf      	ldrb	r7, [r1, #3]
{
 80055dc:	9001      	str	r0, [sp, #4]
	presults->stream_count    = psys->result__stream_count;
 80055de:	709f      	strb	r7, [r3, #2]
 80055e0:	f103 0444 	add.w	r4, r3, #68	; 0x44
	pdata = &(presults->data[0]);

	for (i = 0 ; i < 2 ; i++) {

		pdata->range_id     = i;
		pdata->time_stamp   = 0;
 80055e4:	46ac      	mov	ip, r5

		if ((psys->result__stream_count == 0) &&
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 80055e6:	f04f 0813 	mov.w	r8, #19

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
			pdata->avg_signal_count_rate_mcps =
 80055ea:	f64f 76ff 	movw	r6, #65535	; 0xffff
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;

			/* apply correction gain */
			range_mm *= gain_factor;
			range_mm += 0x0400;
			range_mm /= 0x0800;
 80055ee:	f44f 6e00 	mov.w	lr, #2048	; 0x800
 80055f2:	fa5f fa85 	uxtb.w	sl, r5
		pdata->range_id     = i;
 80055f6:	f804 ac40 	strb.w	sl, [r4, #-64]
		pdata->time_stamp   = 0;
 80055fa:	f844 cc3c 	str.w	ip, [r4, #-60]
 80055fe:	f891 9001 	ldrb.w	r9, [r1, #1]
		if ((psys->result__stream_count == 0) &&
 8005602:	2f00      	cmp	r7, #0
 8005604:	d159      	bne.n	80056ba <VL53L1_copy_sys_and_core_results_to_range_results+0xe6>
 8005606:	f009 0b1f 	and.w	fp, r9, #31
 800560a:	f1bb 0f09 	cmp.w	fp, #9
 800560e:	d154      	bne.n	80056ba <VL53L1_copy_sys_and_core_results_to_range_results+0xe6>
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 8005610:	f804 8c02 	strb.w	r8, [r4, #-2]
		switch (i) {
 8005614:	f1ba 0f01 	cmp.w	sl, #1
 8005618:	d05c      	beq.n	80056d4 <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 800561a:	f891 9002 	ldrb.w	r9, [r1, #2]
 800561e:	f1b9 0f07 	cmp.w	r9, #7
 8005622:	d14f      	bne.n	80056c4 <VL53L1_copy_sys_and_core_results_to_range_results+0xf0>
					psys->result__mm_inner_actual_effective_spads_sd0;
 8005624:	f8b1 9012 	ldrh.w	r9, [r1, #18]
				pdata->actual_effective_spads =
 8005628:	f824 9c30 	strh.w	r9, [r4, #-48]
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 800562c:	f8b1 9010 	ldrh.w	r9, [r1, #16]
			pdata->peak_signal_count_rate_mcps =
 8005630:	f824 9c14 	strh.w	r9, [r4, #-20]
				psys->result__avg_signal_count_rate_mcps_sd0;
 8005634:	f8b1 9016 	ldrh.w	r9, [r1, #22]
			pdata->avg_signal_count_rate_mcps =
 8005638:	f824 9c12 	strh.w	r9, [r4, #-18]
				psys->result__ambient_count_rate_mcps_sd0;
 800563c:	f8b1 9008 	ldrh.w	r9, [r1, #8]
			pdata->ambient_count_rate_mcps =
 8005640:	f824 9c10 	strh.w	r9, [r4, #-16]
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 8005644:	f8b1 900a 	ldrh.w	r9, [r1, #10]
			range_mm *= gain_factor;
 8005648:	9801      	ldr	r0, [sp, #4]
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 800564a:	ea4f 1949 	mov.w	r9, r9, lsl #5
			pdata->sigma_mm = (uint16_t)tmpu32;
 800564e:	45b1      	cmp	r9, r6
 8005650:	bf28      	it	cs
 8005652:	46b1      	movcs	r9, r6
 8005654:	f824 9c08 	strh.w	r9, [r4, #-8]
				psys->result__phase_sd0;
 8005658:	f8b1 900c 	ldrh.w	r9, [r1, #12]
			pdata->median_phase =
 800565c:	f824 9c06 	strh.w	r9, [r4, #-6]
			range_mm =
 8005660:	f8b1 900e 	ldrh.w	r9, [r1, #14]
			range_mm *= gain_factor;
 8005664:	fb00 f909 	mul.w	r9, r0, r9
			pdata->ranging_total_events =
 8005668:	6850      	ldr	r0, [r2, #4]
 800566a:	f844 0c1c 	str.w	r0, [r4, #-28]
			pdata->signal_total_events =
 800566e:	6890      	ldr	r0, [r2, #8]
 8005670:	f844 0c18 	str.w	r0, [r4, #-24]
			pdata->total_periods_elapsed =
 8005674:	68d0      	ldr	r0, [r2, #12]
 8005676:	f844 0c2c 	str.w	r0, [r4, #-44]
			pdata->ambient_window_events =
 800567a:	6810      	ldr	r0, [r2, #0]
			range_mm += 0x0400;
 800567c:	f509 6980 	add.w	r9, r9, #1024	; 0x400
			range_mm /= 0x0800;
 8005680:	fb99 f9fe 	sdiv	r9, r9, lr
			pdata->median_range_mm = (int16_t)range_mm;
 8005684:	f824 9c04 	strh.w	r9, [r4, #-4]
 8005688:	3501      	adds	r5, #1
	for (i = 0 ; i < 2 ; i++) {
 800568a:	2d02      	cmp	r5, #2
				pcore->result_core__ranging_total_events_sd1;
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
			pdata->ambient_window_events =
 800568c:	f844 0c20 	str.w	r0, [r4, #-32]
 8005690:	f104 0440 	add.w	r4, r4, #64	; 0x40
	for (i = 0 ; i < 2 ; i++) {
 8005694:	d1ad      	bne.n	80055f2 <VL53L1_copy_sys_and_core_results_to_range_results+0x1e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 8005696:	2000      	movs	r0, #0
 8005698:	70d8      	strb	r0, [r3, #3]
 800569a:	784a      	ldrb	r2, [r1, #1]
 800569c:	f002 021f 	and.w	r2, r2, #31
 80056a0:	2a11      	cmp	r2, #17
 80056a2:	d807      	bhi.n	80056b4 <VL53L1_copy_sys_and_core_results_to_range_results+0xe0>
 80056a4:	2101      	movs	r1, #1
 80056a6:	4c24      	ldr	r4, [pc, #144]	; (8005738 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>)
 80056a8:	4091      	lsls	r1, r2
 80056aa:	4221      	tst	r1, r4
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 80056ac:	bf1c      	itt	ne
 80056ae:	70da      	strbne	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 80056b0:	f883 0042 	strbne.w	r0, [r3, #66]	; 0x42
	break;

	}

	LOG_FUNCTION_END(0);
}
 80056b4:	b003      	add	sp, #12
 80056b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 80056ba:	f009 091f 	and.w	r9, r9, #31
			pdata->range_status =
 80056be:	f804 9c02 	strb.w	r9, [r4, #-2]
 80056c2:	e7a7      	b.n	8005614 <VL53L1_copy_sys_and_core_results_to_range_results+0x40>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 80056c4:	f1b9 0f08 	cmp.w	r9, #8
						psys->result__mm_outer_actual_effective_spads_sd0;
 80056c8:	bf0c      	ite	eq
 80056ca:	f8b1 9014 	ldrheq.w	r9, [r1, #20]
					psys->result__dss_actual_effective_spads_sd0;
 80056ce:	f8b1 9004 	ldrhne.w	r9, [r1, #4]
 80056d2:	e7a9      	b.n	8005628 <VL53L1_copy_sys_and_core_results_to_range_results+0x54>
				psys->result__dss_actual_effective_spads_sd1;
 80056d4:	f8b1 9018 	ldrh.w	r9, [r1, #24]
			pdata->actual_effective_spads =
 80056d8:	f824 9c30 	strh.w	r9, [r4, #-48]
				psys->result__peak_signal_count_rate_mcps_sd1;
 80056dc:	f8b1 901a 	ldrh.w	r9, [r1, #26]
			pdata->peak_signal_count_rate_mcps =
 80056e0:	f824 9c14 	strh.w	r9, [r4, #-20]
			pdata->avg_signal_count_rate_mcps =
 80056e4:	f824 6c12 	strh.w	r6, [r4, #-18]
				psys->result__ambient_count_rate_mcps_sd1;
 80056e8:	f8b1 901c 	ldrh.w	r9, [r1, #28]
			pdata->ambient_count_rate_mcps =
 80056ec:	f824 9c10 	strh.w	r9, [r4, #-16]
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 80056f0:	f8b1 901e 	ldrh.w	r9, [r1, #30]
			range_mm *= gain_factor;
 80056f4:	9801      	ldr	r0, [sp, #4]
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 80056f6:	ea4f 1949 	mov.w	r9, r9, lsl #5
			pdata->sigma_mm = (uint16_t)tmpu32;
 80056fa:	45b1      	cmp	r9, r6
 80056fc:	bf28      	it	cs
 80056fe:	46b1      	movcs	r9, r6
 8005700:	f824 9c08 	strh.w	r9, [r4, #-8]
				psys->result__phase_sd1;
 8005704:	f8b1 9020 	ldrh.w	r9, [r1, #32]
			pdata->median_phase =
 8005708:	f824 9c06 	strh.w	r9, [r4, #-6]
			range_mm =
 800570c:	f8b1 9022 	ldrh.w	r9, [r1, #34]	; 0x22
			range_mm *= gain_factor;
 8005710:	fb09 f900 	mul.w	r9, r9, r0
			pdata->ranging_total_events =
 8005714:	6950      	ldr	r0, [r2, #20]
 8005716:	f844 0c1c 	str.w	r0, [r4, #-28]
			pdata->signal_total_events =
 800571a:	6990      	ldr	r0, [r2, #24]
 800571c:	f844 0c18 	str.w	r0, [r4, #-24]
			pdata->total_periods_elapsed  =
 8005720:	69d0      	ldr	r0, [r2, #28]
 8005722:	f844 0c2c 	str.w	r0, [r4, #-44]
			range_mm += 0x0400;
 8005726:	f509 6980 	add.w	r9, r9, #1024	; 0x400
			pdata->ambient_window_events =
 800572a:	6910      	ldr	r0, [r2, #16]
			range_mm /= 0x0800;
 800572c:	fb99 f9fe 	sdiv	r9, r9, lr
			pdata->median_range_mm = (int16_t)range_mm;
 8005730:	f824 9c04 	strh.w	r9, [r4, #-4]
 8005734:	e7a8      	b.n	8005688 <VL53L1_copy_sys_and_core_results_to_range_results+0xb4>
 8005736:	bf00      	nop
 8005738:	0002200e 	.word	0x0002200e

0800573c <VL53L1_get_device_results>:
{
 800573c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005740:	4604      	mov	r4, r0
 8005742:	4690      	mov	r8, r2
	VL53L1_range_results_t   *presults = &(pres->range_results);
 8005744:	f500 763d 	add.w	r6, r0, #756	; 0x2f4
		status = VL53L1_get_measurement_results(
 8005748:	f7ff ff12 	bl	8005570 <VL53L1_get_measurement_results>
	if (status == VL53L1_ERROR_NONE)
 800574c:	4605      	mov	r5, r0
 800574e:	b940      	cbnz	r0, 8005762 <VL53L1_get_device_results+0x26>
		VL53L1_copy_sys_and_core_results_to_range_results(
 8005750:	4633      	mov	r3, r6
 8005752:	f504 7222 	add.w	r2, r4, #648	; 0x288
 8005756:	f504 71e7 	add.w	r1, r4, #462	; 0x1ce
 800575a:	f8b4 009c 	ldrh.w	r0, [r4, #156]	; 0x9c
 800575e:	f7ff ff39 	bl	80055d4 <VL53L1_copy_sys_and_core_results_to_range_results>
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 8005762:	f894 72e5 	ldrb.w	r7, [r4, #741]	; 0x2e5
 8005766:	2f01      	cmp	r7, #1
 8005768:	d112      	bne.n	8005790 <VL53L1_get_device_results+0x54>
		if ((status == VL53L1_ERROR_NONE) &&
 800576a:	b945      	cbnz	r5, 800577e <VL53L1_get_device_results+0x42>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800576c:	f894 32e6 	ldrb.w	r3, [r4, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 8005770:	bb0b      	cbnz	r3, 80057b6 <VL53L1_get_device_results+0x7a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 8005772:	4620      	mov	r0, r4
 8005774:	f000 fdb5 	bl	80062e2 <VL53L1_low_power_auto_setup_manual_calibration>
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 8005778:	f884 72e6 	strb.w	r7, [r4, #742]	; 0x2e6
			status = VL53L1_low_power_auto_setup_manual_calibration(
 800577c:	4605      	mov	r5, r0
		if ((pdev->low_power_auto_data.low_power_auto_range_count != 0xFF) &&
 800577e:	f894 32e6 	ldrb.w	r3, [r4, #742]	; 0x2e6
 8005782:	2bff      	cmp	r3, #255	; 0xff
 8005784:	d004      	beq.n	8005790 <VL53L1_get_device_results+0x54>
 8005786:	b91d      	cbnz	r5, 8005790 <VL53L1_get_device_results+0x54>
			status = VL53L1_low_power_auto_update_DSS(
 8005788:	4620      	mov	r0, r4
 800578a:	f000 fdc9 	bl	8006320 <VL53L1_low_power_auto_update_DSS>
 800578e:	4605      	mov	r5, r0
	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 8005790:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8005794:	f884 32f4 	strb.w	r3, [r4, #756]	; 0x2f4
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 8005798:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 800579c:	f884 32f5 	strb.w	r3, [r4, #757]	; 0x2f5
	memcpy(
 80057a0:	2284      	movs	r2, #132	; 0x84
 80057a2:	4631      	mov	r1, r6
 80057a4:	4640      	mov	r0, r8
 80057a6:	f001 fc4b 	bl	8007040 <memcpy>
	if (status == VL53L1_ERROR_NONE)
 80057aa:	b955      	cbnz	r5, 80057c2 <VL53L1_get_device_results+0x86>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 80057ac:	4620      	mov	r0, r4
}
 80057ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		status = VL53L1_check_ll_driver_rd_state(Dev);
 80057b2:	f000 bba0 	b.w	8005ef6 <VL53L1_check_ll_driver_rd_state>
		} else if ((status == VL53L1_ERROR_NONE) &&
 80057b6:	2b01      	cmp	r3, #1
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 80057b8:	bf04      	itt	eq
 80057ba:	2302      	moveq	r3, #2
 80057bc:	f884 32e6 	strbeq.w	r3, [r4, #742]	; 0x2e6
 80057c0:	e7dd      	b.n	800577e <VL53L1_get_device_results+0x42>
}
 80057c2:	4628      	mov	r0, r5
 80057c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080057c8 <VL53L1_get_tuning_parm>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 80057c8:	f5a1 4100 	sub.w	r1, r1, #32768	; 0x8000
 80057cc:	2938      	cmp	r1, #56	; 0x38
 80057ce:	f200 80cc 	bhi.w	800596a <VL53L1_get_tuning_parm+0x1a2>
 80057d2:	e8df f001 	tbb	[pc, r1]
 80057d6:	221d      	.short	0x221d
 80057d8:	2e2b2825 	.word	0x2e2b2825
 80057dc:	3a373431 	.word	0x3a373431
 80057e0:	4643403d 	.word	0x4643403d
 80057e4:	524f4c49 	.word	0x524f4c49
 80057e8:	5e5b5855 	.word	0x5e5b5855
 80057ec:	6a676461 	.word	0x6a676461
 80057f0:	7673706d 	.word	0x7673706d
 80057f4:	827f7c79 	.word	0x827f7c79
 80057f8:	8e8b8885 	.word	0x8e8b8885
 80057fc:	9a979491 	.word	0x9a979491
 8005800:	a6a3a09d 	.word	0xa6a3a09d
 8005804:	b2afaca9 	.word	0xb2afaca9
 8005808:	bebbb8b5 	.word	0xbebbb8b5
 800580c:	c4c1      	.short	0xc4c1
 800580e:	c7          	.byte	0xc7
 800580f:	00          	.byte	0x00

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 8005810:	f8b0 30a4 	ldrh.w	r3, [r0, #164]	; 0xa4
	break;
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 8005814:	6013      	str	r3, [r2, #0]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8005816:	2000      	movs	r0, #0
	break;
 8005818:	4770      	bx	lr
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 800581a:	f8b0 30a6 	ldrh.w	r3, [r0, #166]	; 0xa6
 800581e:	e7f9      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 8005820:	f8b0 30a8 	ldrh.w	r3, [r0, #168]	; 0xa8
 8005824:	e7f6      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 8005826:	f890 30b0 	ldrb.w	r3, [r0, #176]	; 0xb0
 800582a:	e7f3      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 800582c:	f890 30b1 	ldrb.w	r3, [r0, #177]	; 0xb1
 8005830:	e7f0      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 8005832:	f8b0 30b2 	ldrh.w	r3, [r0, #178]	; 0xb2
 8005836:	e7ed      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 8005838:	f8b0 309c 	ldrh.w	r3, [r0, #156]	; 0x9c
 800583c:	e7ea      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 800583e:	f890 30b4 	ldrb.w	r3, [r0, #180]	; 0xb4
 8005842:	e7e7      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 8005844:	f8b0 30b6 	ldrh.w	r3, [r0, #182]	; 0xb6
 8005848:	e7e4      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 800584a:	f8b0 30b8 	ldrh.w	r3, [r0, #184]	; 0xb8
 800584e:	e7e1      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 8005850:	f8b0 30ba 	ldrh.w	r3, [r0, #186]	; 0xba
 8005854:	e7de      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 8005856:	f8b0 30bc 	ldrh.w	r3, [r0, #188]	; 0xbc
 800585a:	e7db      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 800585c:	f8b0 30be 	ldrh.w	r3, [r0, #190]	; 0xbe
 8005860:	e7d8      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 8005862:	f8b0 30c0 	ldrh.w	r3, [r0, #192]	; 0xc0
 8005866:	e7d5      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 8005868:	f890 30c2 	ldrb.w	r3, [r0, #194]	; 0xc2
 800586c:	e7d2      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 800586e:	f890 30c3 	ldrb.w	r3, [r0, #195]	; 0xc3
 8005872:	e7cf      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 8005874:	f890 30c4 	ldrb.w	r3, [r0, #196]	; 0xc4
 8005878:	e7cc      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 800587a:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 800587e:	e7c9      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 8005880:	f890 30c5 	ldrb.w	r3, [r0, #197]	; 0xc5
 8005884:	e7c6      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 8005886:	f890 30c7 	ldrb.w	r3, [r0, #199]	; 0xc7
 800588a:	e7c3      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 800588c:	f890 30c8 	ldrb.w	r3, [r0, #200]	; 0xc8
 8005890:	e7c0      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 8005892:	f9b0 313e 	ldrsh.w	r3, [r0, #318]	; 0x13e
 8005896:	e7bd      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 8005898:	f890 30aa 	ldrb.w	r3, [r0, #170]	; 0xaa
 800589c:	e7ba      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800589e:	f890 30ab 	ldrb.w	r3, [r0, #171]	; 0xab
 80058a2:	e7b7      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 80058a4:	f890 30ac 	ldrb.w	r3, [r0, #172]	; 0xac
 80058a8:	e7b4      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 80058aa:	f890 30ad 	ldrb.w	r3, [r0, #173]	; 0xad
 80058ae:	e7b1      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 80058b0:	f890 30ae 	ldrb.w	r3, [r0, #174]	; 0xae
 80058b4:	e7ae      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 80058b6:	f890 30af 	ldrb.w	r3, [r0, #175]	; 0xaf
 80058ba:	e7ab      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 80058bc:	f890 30c6 	ldrb.w	r3, [r0, #198]	; 0xc6
 80058c0:	e7a8      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 80058c2:	f890 3160 	ldrb.w	r3, [r0, #352]	; 0x160
 80058c6:	e7a5      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 80058c8:	f890 3110 	ldrb.w	r3, [r0, #272]	; 0x110
 80058cc:	e7a2      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 80058ce:	f890 3111 	ldrb.w	r3, [r0, #273]	; 0x111
 80058d2:	e79f      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
 80058d4:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 80058d8:	e79c      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->refspadchar.timeout_us;
	break;
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 80058da:	f8b0 3118 	ldrh.w	r3, [r0, #280]	; 0x118
 80058de:	e799      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 80058e0:	f8b0 311a 	ldrh.w	r3, [r0, #282]	; 0x11a
 80058e4:	e796      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 80058e6:	f8b0 311c 	ldrh.w	r3, [r0, #284]	; 0x11c
 80058ea:	e793      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 80058ec:	f8b0 3144 	ldrh.w	r3, [r0, #324]	; 0x144
 80058f0:	e790      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
 80058f2:	f8d0 3148 	ldr.w	r3, [r0, #328]	; 0x148
 80058f6:	e78d      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
	break;
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
 80058f8:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
 80058fc:	e78a      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
	break;
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
 80058fe:	f8d0 314c 	ldr.w	r3, [r0, #332]	; 0x14c
 8005902:	e787      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
	break;
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 8005904:	f890 3154 	ldrb.w	r3, [r0, #340]	; 0x154
 8005908:	e784      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 800590a:	f890 3155 	ldrb.w	r3, [r0, #341]	; 0x155
 800590e:	e781      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 8005910:	f890 3156 	ldrb.w	r3, [r0, #342]	; 0x156
 8005914:	e77e      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 8005916:	f890 3121 	ldrb.w	r3, [r0, #289]	; 0x121
 800591a:	e77b      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 800591c:	f890 3122 	ldrb.w	r3, [r0, #290]	; 0x122
 8005920:	e778      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 8005922:	f8b0 3128 	ldrh.w	r3, [r0, #296]	; 0x128
 8005926:	e775      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 8005928:	f8b0 30ca 	ldrh.w	r3, [r0, #202]	; 0xca
 800592c:	e772      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800592e:	f8b0 30cc 	ldrh.w	r3, [r0, #204]	; 0xcc
 8005932:	e76f      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
 8005934:	f8d0 30d0 	ldr.w	r3, [r0, #208]	; 0xd0
 8005938:	e76c      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
	break;
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
 800593a:	f8d0 30d4 	ldr.w	r3, [r0, #212]	; 0xd4
 800593e:	e769      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
	break;
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
 8005940:	f8d0 30d8 	ldr.w	r3, [r0, #216]	; 0xd8
 8005944:	e766      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
	break;
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
 8005946:	f8d0 30dc 	ldr.w	r3, [r0, #220]	; 0xdc
 800594a:	e763      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
	break;
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
 800594c:	f8d0 30e4 	ldr.w	r3, [r0, #228]	; 0xe4
 8005950:	e760      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
	break;
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
 8005952:	f8d0 30e8 	ldr.w	r3, [r0, #232]	; 0xe8
 8005956:	e75d      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
	break;
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 8005958:	f890 32e4 	ldrb.w	r3, [r0, #740]	; 0x2e4
 800595c:	e75a      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
	break;
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
 800595e:	f8d0 30e0 	ldr.w	r3, [r0, #224]	; 0xe0
 8005962:	e757      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
	break;
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
 8005964:	f8d0 30ec 	ldr.w	r3, [r0, #236]	; 0xec
 8005968:	e754      	b.n	8005814 <VL53L1_get_tuning_parm+0x4c>
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
	break;


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800596a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800596e:	6013      	str	r3, [r2, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 8005970:	f06f 0003 	mvn.w	r0, #3
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005974:	4770      	bx	lr

08005976 <VL53L1_init_refspadchar_config_struct>:
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 8005976:	2308      	movs	r3, #8
 8005978:	7003      	strb	r3, [r0, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 800597a:	230b      	movs	r3, #11
 800597c:	7043      	strb	r3, [r0, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800597e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005982:	6043      	str	r3, [r0, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 8005984:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005988:	8103      	strh	r3, [r0, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800598a:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800598e:	8143      	strh	r3, [r0, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 8005990:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005994:	8183      	strh	r3, [r0, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 8005996:	2000      	movs	r0, #0
 8005998:	4770      	bx	lr

0800599a <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800599a:	4603      	mov	r3, r0
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800599c:	2212      	movs	r2, #18
 800599e:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 80059a0:	220f      	movs	r2, #15
 80059a2:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 80059a4:	2202      	movs	r2, #2
 80059a6:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 80059a8:	f648 42a0 	movw	r2, #36000	; 0x8ca0
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 80059ac:	2000      	movs	r0, #0
	pdata->timeout_us   = 36000;
 80059ae:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 80059b0:	220c      	movs	r2, #12
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 80059b2:	7018      	strb	r0, [r3, #0]
	pdata->rate_limit_mcps =
 80059b4:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 80059b6:	4770      	bx	lr

080059b8 <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 80059b8:	4603      	mov	r3, r0
 80059ba:	b510      	push	{r4, lr}
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 80059bc:	8940      	ldrh	r0, [r0, #10]
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 80059be:	6008      	str	r0, [r1, #0]
{
 80059c0:	460c      	mov	r4, r1
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 80059c2:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 80059c6:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 80059ca:	80a1      	strh	r1, [r4, #4]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;

	pdata->lite_mode_crosstalk_margin_kcps                     =
 80059cc:	2300      	movs	r3, #0
 80059ce:	8263      	strh	r3, [r4, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 80059d0:	2340      	movs	r3, #64	; 0x40
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 80059d2:	80e2      	strh	r2, [r4, #6]
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 80059d4:	60a0      	str	r0, [r4, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 80059d6:	81a1      	strh	r1, [r4, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 80059d8:	81e2      	strh	r2, [r4, #14]
	pdata->crosstalk_range_ignore_threshold_mult =
 80059da:	7523      	strb	r3, [r4, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 80059dc:	b958      	cbnz	r0, 80059f6 <VL53L1_init_xtalk_config_struct+0x3e>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 80059de:	6863      	ldr	r3, [r4, #4]
 80059e0:	b94b      	cbnz	r3, 80059f6 <VL53L1_init_xtalk_config_struct+0x3e>
		pdata->global_crosstalk_compensation_enable = 0x00;
 80059e2:	7420      	strb	r0, [r4, #16]
	else
		pdata->global_crosstalk_compensation_enable = 0x01;


	if ((status == VL53L1_ERROR_NONE) &&
 80059e4:	7c23      	ldrb	r3, [r4, #16]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d108      	bne.n	80059fc <VL53L1_init_xtalk_config_struct+0x44>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 80059ea:	2340      	movs	r3, #64	; 0x40
 80059ec:	f000 fb93 	bl	8006116 <VL53L1_calc_range_ignore_threshold>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 80059f0:	82e0      	strh	r0, [r4, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 80059f2:	2000      	movs	r0, #0
 80059f4:	bd10      	pop	{r4, pc}
		pdata->global_crosstalk_compensation_enable = 0x01;
 80059f6:	2301      	movs	r3, #1
 80059f8:	7423      	strb	r3, [r4, #16]
 80059fa:	e7f3      	b.n	80059e4 <VL53L1_init_xtalk_config_struct+0x2c>
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 80059fc:	2300      	movs	r3, #0
 80059fe:	82e3      	strh	r3, [r4, #22]
 8005a00:	e7f7      	b.n	80059f2 <VL53L1_init_xtalk_config_struct+0x3a>

08005a02 <VL53L1_init_offset_cal_config_struct>:

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 8005a02:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005a06:	8003      	strh	r3, [r0, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 8005a08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a0c:	6043      	str	r3, [r0, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 8005a0e:	f243 23c8 	movw	r3, #13000	; 0x32c8
 8005a12:	6083      	str	r3, [r0, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 8005a14:	60c3      	str	r3, [r0, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 8005a16:	2308      	movs	r3, #8
 8005a18:	7403      	strb	r3, [r0, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 8005a1a:	2328      	movs	r3, #40	; 0x28
 8005a1c:	7443      	strb	r3, [r0, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 8005a1e:	2309      	movs	r3, #9
 8005a20:	7483      	strb	r3, [r0, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
}
 8005a22:	2000      	movs	r0, #0
 8005a24:	4770      	bx	lr

08005a26 <VL53L1_init_tuning_parm_storage_struct>:
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 8005a26:	f248 0203 	movw	r2, #32771	; 0x8003
 8005a2a:	8002      	strh	r2, [r0, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 8005a2c:	f248 0201 	movw	r2, #32769	; 0x8001
{
 8005a30:	4603      	mov	r3, r0
	pdata->tp_tuning_parm_key_table_version    =
 8005a32:	8042      	strh	r2, [r0, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 8005a34:	f248 0241 	movw	r2, #32833	; 0x8041
 8005a38:	8082      	strh	r2, [r0, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 8005a3a:	210a      	movs	r1, #10
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 8005a3c:	2206      	movs	r2, #6
	pdata->tp_init_phase_rtn_lite_med          =
 8005a3e:	71d9      	strb	r1, [r3, #7]
	pdata->tp_init_phase_rtn_lite_short        =
 8005a40:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 8005a42:	7299      	strb	r1, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 8005a44:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 8005a46:	2102      	movs	r1, #2
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 8005a48:	2221      	movs	r2, #33	; 0x21
	pdata->tp_consistency_lite_phase_tolerance =
 8005a4a:	7319      	strb	r1, [r3, #12]
	pdata->tp_phasecal_target                  =
 8005a4c:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 8005a4e:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
	pdata->tp_lite_long_sigma_thresh_mm        =
 8005a52:	f44f 72b4 	mov.w	r2, #360	; 0x168
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 8005a56:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 8005a5a:	f44f 6120 	mov.w	r1, #2560	; 0xa00
	pdata->tp_lite_long_sigma_thresh_mm        =
 8005a5e:	825a      	strh	r2, [r3, #18]
	pdata->tp_lite_med_sigma_thresh_mm         =
 8005a60:	829a      	strh	r2, [r3, #20]
	pdata->tp_lite_short_sigma_thresh_mm       =
 8005a62:	82da      	strh	r2, [r3, #22]
	pdata->tp_dss_target_lite_mcps               =
 8005a64:	84d9      	strh	r1, [r3, #38]	; 0x26
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 8005a66:	22c0      	movs	r2, #192	; 0xc0
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 8005a68:	8519      	strh	r1, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 8005a6a:	f248 0130 	movw	r1, #32816	; 0x8030
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 8005a6e:	831a      	strh	r2, [r3, #24]
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 8005a70:	835a      	strh	r2, [r3, #26]
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 8005a72:	839a      	strh	r2, [r3, #28]
	pdata->tp_phasecal_timeout_lite_us           =
 8005a74:	62d9      	str	r1, [r3, #44]	; 0x2c
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 8005a76:	2208      	movs	r2, #8
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 8005a78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
	pdata->tp_init_phase_rtn_lite_long         =
 8005a7c:	200e      	movs	r0, #14
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 8005a7e:	779a      	strb	r2, [r3, #30]
	pdata->tp_phasecal_timeout_timed_us          =
 8005a80:	6319      	str	r1, [r3, #48]	; 0x30
	pdata->tp_lite_sigma_est_amb_width_ns        =
 8005a82:	2210      	movs	r2, #16
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 8005a84:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
	pdata->tp_init_phase_rtn_lite_long         =
 8005a88:	7198      	strb	r0, [r3, #6]
	pdata->tp_init_phase_ref_lite_long         =
 8005a8a:	7258      	strb	r0, [r3, #9]
	pdata->tp_lite_sigma_est_amb_width_ns        =
 8005a8c:	77da      	strb	r2, [r3, #31]
	pdata->tp_cal_repeat_rate                  =
 8005a8e:	2000      	movs	r0, #0
	pdata->tp_lite_sigma_ref_mm                  =
 8005a90:	2201      	movs	r2, #1
	pdata->tp_mm_timeout_lite_us                 =
 8005a92:	6359      	str	r1, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 8005a94:	6399      	str	r1, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 8005a96:	f24f 6118 	movw	r1, #63000	; 0xf618
	pdata->tp_lite_sigma_ref_mm                  =
 8005a9a:	f883 2020 	strb.w	r2, [r3, #32]
	pdata->tp_timed_seed_cfg                     =
 8005a9e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	pdata->tp_cal_repeat_rate                  =
 8005aa2:	81d8      	strh	r0, [r3, #14]
	pdata->tp_lite_min_clip                    =
 8005aa4:	7418      	strb	r0, [r3, #16]
	pdata->tp_lite_first_order_select            =
 8005aa6:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
	pdata->tp_range_timeout_lite_us              =
 8005aaa:	6419      	str	r1, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 8005aac:	f243 21c8 	movw	r1, #13000	; 0x32c8
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 8005ab0:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 8005ab2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
	pdata->tp_range_timeout_timed_us             =
 8005ab6:	6459      	str	r1, [r3, #68]	; 0x44
	pdata->tp_range_timeout_lpa_us =
 8005ab8:	649a      	str	r2, [r3, #72]	; 0x48


	LOG_FUNCTION_END(status);

	return status;
}
 8005aba:	4770      	bx	lr

08005abc <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ac0:	4604      	mov	r4, r0
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 8005ac2:	f44f 6020 	mov.w	r0, #2560	; 0xa00
{
 8005ac6:	9d09      	ldr	r5, [sp, #36]	; 0x24
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 8005ac8:	8020      	strh	r0, [r4, #0]
	 */
	pstatic->gpio_hv_mux__ctrl  = \
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 8005aca:	f04f 0e02 	mov.w	lr, #2
	pstatic->debug__ctrl                                      = 0x00;
 8005ace:	2000      	movs	r0, #0
	pstatic->gpio__fio_hv_status                              = 0x00;
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 8005ad0:	f04f 0808 	mov.w	r8, #8
	pstatic->gpio_hv_mux__ctrl  = \
 8005ad4:	2611      	movs	r6, #17
	pstatic->debug__ctrl                                      = 0x00;
 8005ad6:	70a0      	strb	r0, [r4, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 8005ad8:	70e0      	strb	r0, [r4, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 8005ada:	7120      	strb	r0, [r4, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 8005adc:	7160      	strb	r0, [r4, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 8005ade:	71a0      	strb	r0, [r4, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 8005ae0:	71e0      	strb	r0, [r4, #7]
	pstatic->host_if__status                                  = 0x00;
 8005ae2:	7220      	strb	r0, [r4, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 8005ae4:	7260      	strb	r0, [r4, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 8005ae6:	72a0      	strb	r0, [r4, #10]
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 8005ae8:	72e0      	strb	r0, [r4, #11]
	pstatic->gpio__tio_hv_status                              = 0x02;
 8005aea:	f884 e00d 	strb.w	lr, [r4, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 8005aee:	73a0      	strb	r0, [r4, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 8005af0:	f884 e00f 	strb.w	lr, [r4, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 8005af4:	f884 8010 	strb.w	r8, [r4, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 8005af8:	7460      	strb	r0, [r4, #17]
	pstatic->gpio_hv_mux__ctrl  = \
 8005afa:	7326      	strb	r6, [r4, #12]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
 8005afc:	7fae      	ldrb	r6, [r5, #30]
 8005afe:	74a6      	strb	r6, [r4, #18]
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 8005b00:	7fee      	ldrb	r6, [r5, #31]
 8005b02:	74e6      	strb	r6, [r4, #19]
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
	pstatic->sigma_estimator__sigma_ref_mm                    =
 8005b04:	f895 6020 	ldrb.w	r6, [r5, #32]
 8005b08:	7526      	strb	r6, [r4, #20]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 8005b0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 8005b0e:	2601      	movs	r6, #1
 8005b10:	7566      	strb	r6, [r4, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 8005b12:	75a0      	strb	r0, [r4, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 8005b14:	75e0      	strb	r0, [r4, #23]
	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 8005b16:	8320      	strh	r0, [r4, #24]
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 8005b18:	f884 c01a 	strb.w	ip, [r4, #26]
	pstatic->algo__range_min_clip                             =
 8005b1c:	f895 9010 	ldrb.w	r9, [r5, #16]
{
 8005b20:	9f08      	ldr	r7, [sp, #32]
	pstatic->algo__range_min_clip                             =
 8005b22:	f884 901b 	strb.w	r9, [r4, #27]
	/*
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
 8005b26:	f895 900c 	ldrb.w	r9, [r5, #12]
 8005b2a:	f884 901c 	strb.w	r9, [r4, #28]
			ptuning_parms->tp_consistency_lite_phase_tolerance;
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 8005b2e:	7760      	strb	r0, [r4, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 8005b30:	77a0      	strb	r0, [r4, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 8005b32:	77e0      	strb	r0, [r4, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
	pgeneral->global_config__stream_divider                   = 0x00;
	pgeneral->system__interrupt_config_gpio =
 8005b34:	f04f 0920 	mov.w	r9, #32
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 8005b38:	240b      	movs	r4, #11
	pgeneral->gph_config__stream_count_update_value           = 0x00;
 8005b3a:	7008      	strb	r0, [r1, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 8005b3c:	7048      	strb	r0, [r1, #1]
	pgeneral->system__interrupt_config_gpio =
 8005b3e:	f881 9002 	strb.w	r9, [r1, #2]
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 8005b42:	70cc      	strb	r4, [r1, #3]
	 * Set VHV / Phase Cal repeat rate to 1 every
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
 8005b44:	f8b5 a00e 	ldrh.w	sl, [r5, #14]
 8005b48:	f8a1 a004 	strh.w	sl, [r1, #4]
			ptuning_parms->tp_cal_repeat_rate;
	pgeneral->global_config__vcsel_width                      = 0x02;
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 8005b4c:	f04f 0a0d 	mov.w	sl, #13
	pgeneral->global_config__vcsel_width                      = 0x02;
 8005b50:	f881 e006 	strb.w	lr, [r1, #6]
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 8005b54:	f881 a007 	strb.w	sl, [r1, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
 8005b58:	f895 a00d 	ldrb.w	sl, [r5, #13]
 8005b5c:	f881 a008 	strb.w	sl, [r1, #8]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
	pgeneral->system__thresh_rate_low                         = 0x0000;
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 8005b60:	f44f 4a0c 	mov.w	sl, #35840	; 0x8c00
 8005b64:	f8a1 a010 	strh.w	sl, [r1, #16]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 8005b68:	f04f 0a38 	mov.w	sl, #56	; 0x38
	pgeneral->phasecal_config__override                       = 0x00;
 8005b6c:	7248      	strb	r0, [r1, #9]
	pgeneral->dss_config__roi_mode_control =
 8005b6e:	728e      	strb	r6, [r1, #10]
	pgeneral->system__thresh_rate_high                        = 0x0000;
 8005b70:	8188      	strh	r0, [r1, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 8005b72:	81c8      	strh	r0, [r1, #14]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 8005b74:	7488      	strb	r0, [r1, #18]
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 8005b76:	f881 a013 	strb.w	sl, [r1, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 8005b7a:	f881 c014 	strb.w	ip, [r1, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 8005b7e:	754e      	strb	r6, [r1, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 8005b80:	211a      	movs	r1, #26
 8005b82:	7051      	strb	r1, [r2, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 8005b84:	21cc      	movs	r1, #204	; 0xcc
 8005b86:	7151      	strb	r1, [r2, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 8005b88:	21f5      	movs	r1, #245	; 0xf5
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 8005b8a:	7010      	strb	r0, [r2, #0]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 8005b8c:	7090      	strb	r0, [r2, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 8005b8e:	f882 9003 	strb.w	r9, [r2, #3]
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 8005b92:	7116      	strb	r6, [r2, #4]
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 8005b94:	7194      	strb	r4, [r2, #6]
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 8005b96:	71d6      	strb	r6, [r2, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 8005b98:	7211      	strb	r1, [r2, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 8005b9a:	2109      	movs	r1, #9
 8005b9c:	7251      	strb	r1, [r2, #9]
	 * Sigma thresh register - format 14.2
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
 8005b9e:	f8b5 9014 	ldrh.w	r9, [r5, #20]
 8005ba2:	f8a2 900a 	strh.w	r9, [r2, #10]
	/*
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 8005ba6:	f8b5 901a 	ldrh.w	r9, [r5, #26]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 8005baa:	f882 800e 	strb.w	r8, [r2, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 8005bae:	f04f 0878 	mov.w	r8, #120	; 0x78
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 8005bb2:	f8a2 900c 	strh.w	r9, [r2, #12]
	ptiming->range_config__valid_phase_high                   = 0x78;
 8005bb6:	f882 800f 	strb.w	r8, [r2, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 8005bba:	6110      	str	r0, [r2, #16]
	ptiming->system__fractional_enable                        = 0x00;
 8005bbc:	7510      	strb	r0, [r2, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 8005bbe:	701e      	strb	r6, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 8005bc0:	8058      	strh	r0, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 8005bc2:	8098      	strh	r0, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 8005bc4:	7198      	strb	r0, [r3, #6]
	pdynamic->system__seed_config =
 8005bc6:	f895 2021 	ldrb.w	r2, [r5, #33]	; 0x21
 8005bca:	71da      	strb	r2, [r3, #7]
			ptuning_parms->tp_lite_seed_cfg;

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 8005bcc:	721c      	strb	r4, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 8005bce:	7259      	strb	r1, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
 8005bd0:	79ea      	ldrb	r2, [r5, #7]
 8005bd2:	729a      	strb	r2, [r3, #10]
			ptuning_parms->tp_init_phase_rtn_lite_med;
	pdynamic->sd_config__initial_phase_sd1                     =
 8005bd4:	7aaa      	ldrb	r2, [r5, #10]
 8005bd6:	72da      	strb	r2, [r3, #11]
			ptuning_parms->tp_init_phase_ref_lite_med;;

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 8005bd8:	731e      	strb	r6, [r3, #12]
	 *        3  -> 4095
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
 8005bda:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
 8005bde:	735a      	strb	r2, [r3, #13]
			ptuning_parms->tp_lite_first_order_select;
	pdynamic->sd_config__quantifier         =
 8005be0:	f895 2023 	ldrb.w	r2, [r5, #35]	; 0x23
 8005be4:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 8005be6:	22c7      	movs	r2, #199	; 0xc7
 8005be8:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;


	pdynamic->system__sequence_config                          = \
 8005bea:	22db      	movs	r2, #219	; 0xdb
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 8005bec:	f883 c010 	strb.w	ip, [r3, #16]
	pdynamic->system__sequence_config                          = \
 8005bf0:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 8005bf2:	f883 e012 	strb.w	lr, [r3, #18]
	psystem->system__stream_count_ctrl                         = 0x00;
	psystem->firmware__enable                                  = 0x01;
	psystem->system__interrupt_clear                           = \
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 8005bf6:	2321      	movs	r3, #33	; 0x21
	psystem->system__stream_count_ctrl                         = 0x00;
 8005bf8:	7078      	strb	r0, [r7, #1]
	psystem->firmware__enable                                  = 0x01;
 8005bfa:	70be      	strb	r6, [r7, #2]
	psystem->system__interrupt_clear                           = \
 8005bfc:	70fe      	strb	r6, [r7, #3]
	psystem->system__mode_start                                = \
 8005bfe:	713b      	strb	r3, [r7, #4]
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
}
 8005c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005c04 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005c04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c06:	9d09      	ldr	r5, [sp, #36]	; 0x24

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8005c08:	9f08      	ldr	r7, [sp, #32]
 8005c0a:	9501      	str	r5, [sp, #4]
 8005c0c:	9700      	str	r7, [sp, #0]
{
 8005c0e:	4614      	mov	r4, r2
 8005c10:	461e      	mov	r6, r3
	status = VL53L1_preset_mode_standard_ranging(
 8005c12:	f7ff ff53 	bl	8005abc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005c16:	b988      	cbnz	r0, 8005c3c <VL53L1_preset_mode_standard_ranging_short_range+0x38>
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
		ptiming->range_config__vcsel_period_b                = 0x05;
 8005c18:	2305      	movs	r3, #5
		ptiming->range_config__vcsel_period_a                = 0x07;
 8005c1a:	2207      	movs	r2, #7
 8005c1c:	71a2      	strb	r2, [r4, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 8005c1e:	7263      	strb	r3, [r4, #9]
		ptiming->range_config__sigma_thresh                  =
 8005c20:	8ae9      	ldrh	r1, [r5, #22]
 8005c22:	8161      	strh	r1, [r4, #10]
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 8005c24:	8ba9      	ldrh	r1, [r5, #28]
 8005c26:	81a1      	strh	r1, [r4, #12]
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
		ptiming->range_config__valid_phase_low               = 0x08;
 8005c28:	2108      	movs	r1, #8
 8005c2a:	73a1      	strb	r1, [r4, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 8005c2c:	2138      	movs	r1, #56	; 0x38
 8005c2e:	73e1      	strb	r1, [r4, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 8005c30:	7232      	strb	r2, [r6, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 8005c32:	7273      	strb	r3, [r6, #9]
		pdynamic->sd_config__initial_phase_sd0               =
 8005c34:	7a2b      	ldrb	r3, [r5, #8]
 8005c36:	72b3      	strb	r3, [r6, #10]
				ptuning_parms->tp_init_phase_rtn_lite_short;
		pdynamic->sd_config__initial_phase_sd1               =
 8005c38:	7aeb      	ldrb	r3, [r5, #11]
 8005c3a:	72f3      	strb	r3, [r6, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005c3c:	b003      	add	sp, #12
 8005c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005c40 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005c40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c42:	9d09      	ldr	r5, [sp, #36]	; 0x24

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8005c44:	9f08      	ldr	r7, [sp, #32]
 8005c46:	9501      	str	r5, [sp, #4]
 8005c48:	9700      	str	r7, [sp, #0]
{
 8005c4a:	4614      	mov	r4, r2
 8005c4c:	461e      	mov	r6, r3
	status = VL53L1_preset_mode_standard_ranging(
 8005c4e:	f7ff ff35 	bl	8005abc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005c52:	b988      	cbnz	r0, 8005c78 <VL53L1_preset_mode_standard_ranging_long_range+0x38>
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
		ptiming->range_config__vcsel_period_b                = 0x0D;
 8005c54:	230d      	movs	r3, #13
		ptiming->range_config__vcsel_period_a                = 0x0F;
 8005c56:	220f      	movs	r2, #15
 8005c58:	71a2      	strb	r2, [r4, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 8005c5a:	7263      	strb	r3, [r4, #9]
		ptiming->range_config__sigma_thresh                  =
 8005c5c:	8a69      	ldrh	r1, [r5, #18]
 8005c5e:	8161      	strh	r1, [r4, #10]
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 8005c60:	8b29      	ldrh	r1, [r5, #24]
 8005c62:	81a1      	strh	r1, [r4, #12]
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
		ptiming->range_config__valid_phase_low               = 0x08;
 8005c64:	2108      	movs	r1, #8
 8005c66:	73a1      	strb	r1, [r4, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 8005c68:	21b8      	movs	r1, #184	; 0xb8
 8005c6a:	73e1      	strb	r1, [r4, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 8005c6c:	7232      	strb	r2, [r6, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 8005c6e:	7273      	strb	r3, [r6, #9]
		pdynamic->sd_config__initial_phase_sd0               =
 8005c70:	79ab      	ldrb	r3, [r5, #6]
 8005c72:	72b3      	strb	r3, [r6, #10]
				ptuning_parms->tp_init_phase_rtn_lite_long;
		pdynamic->sd_config__initial_phase_sd1               =
 8005c74:	7a6b      	ldrb	r3, [r5, #9]
 8005c76:	72f3      	strb	r3, [r6, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005c78:	b003      	add	sp, #12
 8005c7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005c7c <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005c7c:	b573      	push	{r0, r1, r4, r5, r6, lr}

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8005c7e:	9e07      	ldr	r6, [sp, #28]
 8005c80:	9601      	str	r6, [sp, #4]
 8005c82:	9e06      	ldr	r6, [sp, #24]
 8005c84:	9600      	str	r6, [sp, #0]
{
 8005c86:	460d      	mov	r5, r1
 8005c88:	461c      	mov	r4, r3
	status = VL53L1_preset_mode_standard_ranging(
 8005c8a:	f7ff ff17 	bl	8005abc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005c8e:	b918      	cbnz	r0, 8005c98 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x1c>

		pgeneral->dss_config__roi_mode_control =
 8005c90:	2302      	movs	r3, #2
 8005c92:	72ab      	strb	r3, [r5, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 8005c94:	233b      	movs	r3, #59	; 0x3b
 8005c96:	7463      	strb	r3, [r4, #17]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005c98:	b002      	add	sp, #8
 8005c9a:	bd70      	pop	{r4, r5, r6, pc}

08005c9c <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005c9c:	b573      	push	{r0, r1, r4, r5, r6, lr}

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 8005c9e:	9e07      	ldr	r6, [sp, #28]
 8005ca0:	9601      	str	r6, [sp, #4]
 8005ca2:	9e06      	ldr	r6, [sp, #24]
 8005ca4:	9600      	str	r6, [sp, #0]
{
 8005ca6:	460d      	mov	r5, r1
 8005ca8:	461c      	mov	r4, r3
	status = VL53L1_preset_mode_standard_ranging(
 8005caa:	f7ff ff07 	bl	8005abc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005cae:	b918      	cbnz	r0, 8005cb8 <VL53L1_preset_mode_standard_ranging_mm2_cal+0x1c>

		pgeneral->dss_config__roi_mode_control =
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	72ab      	strb	r3, [r5, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 8005cb4:	235b      	movs	r3, #91	; 0x5b
 8005cb6:	7463      	strb	r3, [r4, #17]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005cb8:	b002      	add	sp, #8
 8005cba:	bd70      	pop	{r4, r5, r6, pc}

08005cbc <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005cbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cbe:	9d08      	ldr	r5, [sp, #32]
 8005cc0:	9f09      	ldr	r7, [sp, #36]	; 0x24

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8005cc2:	e88d 00a0 	stmia.w	sp, {r5, r7}
{
 8005cc6:	4614      	mov	r4, r2
 8005cc8:	461e      	mov	r6, r3
	status = VL53L1_preset_mode_standard_ranging(
 8005cca:	f7ff fef7 	bl	8005abc <VL53L1_preset_mode_standard_ranging>
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005cce:	b970      	cbnz	r0, 8005cee <VL53L1_preset_mode_timed_ranging+0x32>
		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8005cd0:	23b1      	movs	r3, #177	; 0xb1
		pdynamic->system__grouped_parameter_hold = 0x00;
 8005cd2:	74b0      	strb	r0, [r6, #18]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8005cd4:	7163      	strb	r3, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8005cd6:	23d4      	movs	r3, #212	; 0xd4
 8005cd8:	7223      	strb	r3, [r4, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 8005cda:	f44f 63c0 	mov.w	r3, #1536	; 0x600
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8005cde:	7120      	strb	r0, [r4, #4]
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 8005ce0:	71e0      	strb	r0, [r4, #7]
		ptiming->system__intermeasurement_period = 0x00000600;
 8005ce2:	6123      	str	r3, [r4, #16]
		pdynamic->system__seed_config =
 8005ce4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8005ce8:	71f3      	strb	r3, [r6, #7]
				ptuning_parms->tp_timed_seed_cfg;

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8005cea:	2340      	movs	r3, #64	; 0x40
 8005cec:	712b      	strb	r3, [r5, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005cee:	b003      	add	sp, #12
 8005cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005cf2 <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005cf2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cf4:	9d08      	ldr	r5, [sp, #32]
 8005cf6:	9f09      	ldr	r7, [sp, #36]	; 0x24

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 8005cf8:	e88d 00a0 	stmia.w	sp, {r5, r7}
{
 8005cfc:	4614      	mov	r4, r2
 8005cfe:	461e      	mov	r6, r3
	status = VL53L1_preset_mode_standard_ranging_short_range(
 8005d00:	f7ff ff80 	bl	8005c04 <VL53L1_preset_mode_standard_ranging_short_range>
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005d04:	b978      	cbnz	r0, 8005d26 <VL53L1_preset_mode_timed_ranging_short_range+0x34>


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 8005d06:	2301      	movs	r3, #1
		pdynamic->system__grouped_parameter_hold = 0x00;
 8005d08:	74b0      	strb	r0, [r6, #18]
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 8005d0a:	7123      	strb	r3, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 8005d0c:	71e3      	strb	r3, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 8005d0e:	23b1      	movs	r3, #177	; 0xb1
 8005d10:	7223      	strb	r3, [r4, #8]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 8005d12:	2284      	movs	r2, #132	; 0x84

		ptiming->system__intermeasurement_period = 0x00000600;
 8005d14:	f44f 63c0 	mov.w	r3, #1536	; 0x600
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 8005d18:	7162      	strb	r2, [r4, #5]
		ptiming->system__intermeasurement_period = 0x00000600;
 8005d1a:	6123      	str	r3, [r4, #16]
		pdynamic->system__seed_config =
 8005d1c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8005d20:	71f3      	strb	r3, [r6, #7]
				ptuning_parms->tp_timed_seed_cfg;

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8005d22:	2340      	movs	r3, #64	; 0x40
 8005d24:	712b      	strb	r3, [r5, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005d26:	b003      	add	sp, #12
 8005d28:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d2a <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005d2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d2c:	9d08      	ldr	r5, [sp, #32]
 8005d2e:	9f09      	ldr	r7, [sp, #36]	; 0x24

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 8005d30:	e88d 00a0 	stmia.w	sp, {r5, r7}
{
 8005d34:	4614      	mov	r4, r2
 8005d36:	461e      	mov	r6, r3
	status = VL53L1_preset_mode_standard_ranging_long_range(
 8005d38:	f7ff ff82 	bl	8005c40 <VL53L1_preset_mode_standard_ranging_long_range>
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005d3c:	b970      	cbnz	r0, 8005d5c <VL53L1_preset_mode_timed_ranging_long_range+0x32>

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 8005d3e:	2397      	movs	r3, #151	; 0x97
		pdynamic->system__grouped_parameter_hold = 0x00;
 8005d40:	74b0      	strb	r0, [r6, #18]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 8005d42:	7163      	strb	r3, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 8005d44:	23b1      	movs	r3, #177	; 0xb1
 8005d46:	7223      	strb	r3, [r4, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 8005d48:	f44f 63c0 	mov.w	r3, #1536	; 0x600
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8005d4c:	7120      	strb	r0, [r4, #4]
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 8005d4e:	71e0      	strb	r0, [r4, #7]
		ptiming->system__intermeasurement_period = 0x00000600;
 8005d50:	6123      	str	r3, [r4, #16]
		pdynamic->system__seed_config =
 8005d52:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8005d56:	71f3      	strb	r3, [r6, #7]
				ptuning_parms->tp_timed_seed_cfg;

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 8005d58:	2340      	movs	r3, #64	; 0x40
 8005d5a:	712b      	strb	r3, [r5, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005d5c:	b003      	add	sp, #12
 8005d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d60 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8005d60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 8005d62:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005d64:	9701      	str	r7, [sp, #4]
 8005d66:	9f08      	ldr	r7, [sp, #32]
 8005d68:	9700      	str	r7, [sp, #0]
{
 8005d6a:	460c      	mov	r4, r1
 8005d6c:	461d      	mov	r5, r3
 8005d6e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
	status = VL53L1_preset_mode_timed_ranging(
 8005d70:	f7ff ffa4 	bl	8005cbc <VL53L1_preset_mode_timed_ranging>
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8005d74:	b938      	cbnz	r0, 8005d86 <VL53L1_preset_mode_low_power_auto_ranging+0x26>
		status = VL53L1_config_low_power_auto_mode(
 8005d76:	4632      	mov	r2, r6
 8005d78:	4629      	mov	r1, r5
 8005d7a:	4620      	mov	r0, r4
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005d7c:	b003      	add	sp, #12
 8005d7e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		status = VL53L1_config_low_power_auto_mode(
 8005d82:	f000 baa1 	b.w	80062c8 <VL53L1_config_low_power_auto_mode>
}
 8005d86:	b003      	add	sp, #12
 8005d88:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d8a <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8005d8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 8005d8c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005d8e:	9701      	str	r7, [sp, #4]
 8005d90:	9f08      	ldr	r7, [sp, #32]
 8005d92:	9700      	str	r7, [sp, #0]
{
 8005d94:	460c      	mov	r4, r1
 8005d96:	461d      	mov	r5, r3
 8005d98:	9e0a      	ldr	r6, [sp, #40]	; 0x28
	status = VL53L1_preset_mode_timed_ranging_short_range(
 8005d9a:	f7ff ffaa 	bl	8005cf2 <VL53L1_preset_mode_timed_ranging_short_range>
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8005d9e:	b938      	cbnz	r0, 8005db0 <VL53L1_preset_mode_low_power_auto_short_ranging+0x26>
		status = VL53L1_config_low_power_auto_mode(
 8005da0:	4632      	mov	r2, r6
 8005da2:	4629      	mov	r1, r5
 8005da4:	4620      	mov	r0, r4
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005da6:	b003      	add	sp, #12
 8005da8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		status = VL53L1_config_low_power_auto_mode(
 8005dac:	f000 ba8c 	b.w	80062c8 <VL53L1_config_low_power_auto_mode>
}
 8005db0:	b003      	add	sp, #12
 8005db2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005db4 <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 8005db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 8005db6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005db8:	9701      	str	r7, [sp, #4]
 8005dba:	9f08      	ldr	r7, [sp, #32]
 8005dbc:	9700      	str	r7, [sp, #0]
{
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	461d      	mov	r5, r3
 8005dc2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
	status = VL53L1_preset_mode_timed_ranging_long_range(
 8005dc4:	f7ff ffb1 	bl	8005d2a <VL53L1_preset_mode_timed_ranging_long_range>
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 8005dc8:	b938      	cbnz	r0, 8005dda <VL53L1_preset_mode_low_power_auto_long_ranging+0x26>
		status = VL53L1_config_low_power_auto_mode(
 8005dca:	4632      	mov	r2, r6
 8005dcc:	4629      	mov	r1, r5
 8005dce:	4620      	mov	r0, r4
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005dd0:	b003      	add	sp, #12
 8005dd2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		status = VL53L1_config_low_power_auto_mode(
 8005dd6:	f000 ba77 	b.w	80062c8 <VL53L1_config_low_power_auto_mode>
}
 8005dda:	b003      	add	sp, #12
 8005ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005dde <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005dde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005de0:	9d08      	ldr	r5, [sp, #32]
 8005de2:	9f09      	ldr	r7, [sp, #36]	; 0x24

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8005de4:	e88d 00a0 	stmia.w	sp, {r5, r7}
{
 8005de8:	4614      	mov	r4, r2
 8005dea:	461e      	mov	r6, r3
	status = VL53L1_preset_mode_standard_ranging(
 8005dec:	f7ff fe66 	bl	8005abc <VL53L1_preset_mode_standard_ranging>
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005df0:	b958      	cbnz	r0, 8005e0a <VL53L1_preset_mode_singleshot_ranging+0x2c>

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8005df2:	23b1      	movs	r3, #177	; 0xb1
		pdynamic->system__grouped_parameter_hold = 0x00;
 8005df4:	74b0      	strb	r0, [r6, #18]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 8005df6:	7163      	strb	r3, [r4, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8005df8:	23d4      	movs	r3, #212	; 0xd4
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 8005dfa:	7120      	strb	r0, [r4, #4]
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 8005dfc:	71e0      	strb	r0, [r4, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 8005dfe:	7223      	strb	r3, [r4, #8]

		pdynamic->system__seed_config =
 8005e00:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8005e04:	71f3      	strb	r3, [r6, #7]
				ptuning_parms->tp_timed_seed_cfg;

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 8005e06:	2310      	movs	r3, #16
 8005e08:	712b      	strb	r3, [r5, #4]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005e0a:	b003      	add	sp, #12
 8005e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e0e <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 8005e0e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e10:	9c06      	ldr	r4, [sp, #24]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 8005e12:	9d07      	ldr	r5, [sp, #28]
 8005e14:	e88d 0030 	stmia.w	sp, {r4, r5}
 8005e18:	f7ff fe50 	bl	8005abc <VL53L1_preset_mode_standard_ranging>
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 8005e1c:	b908      	cbnz	r0, 8005e22 <VL53L1_preset_mode_olt+0x14>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	7063      	strb	r3, [r4, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8005e22:	b003      	add	sp, #12
 8005e24:	bd30      	pop	{r4, r5, pc}

08005e26 <VL53L1_init_version>:
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 8005e2c:	2302      	movs	r3, #2
 8005e2e:	f880 3029 	strb.w	r3, [r0, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 8005e32:	230a      	movs	r3, #10
 8005e34:	f880 302a 	strb.w	r3, [r0, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 8005e38:	f44f 63e6 	mov.w	r3, #1840	; 0x730
 8005e3c:	6243      	str	r3, [r0, #36]	; 0x24
 8005e3e:	4770      	bx	lr

08005e40 <VL53L1_init_ll_driver_state>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);

	pstate->cfg_device_state  = device_state;
	pstate->cfg_stream_count  = 0;
 8005e40:	2300      	movs	r3, #0
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005e42:	2202      	movs	r2, #2
	pstate->cfg_device_state  = device_state;
 8005e44:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c
	pstate->cfg_stream_count  = 0;
 8005e48:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005e4c:	f880 202e 	strb.w	r2, [r0, #46]	; 0x2e
	pstate->cfg_timing_status = 0;
 8005e50:	f880 302f 	strb.w	r3, [r0, #47]	; 0x2f

	pstate->rd_device_state   = device_state;
 8005e54:	f880 1030 	strb.w	r1, [r0, #48]	; 0x30
	pstate->rd_stream_count   = 0;
 8005e58:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005e5c:	f880 2032 	strb.w	r2, [r0, #50]	; 0x32
	pstate->rd_timing_status  = 0;
 8005e60:	f880 3033 	strb.w	r3, [r0, #51]	; 0x33
 8005e64:	4770      	bx	lr

08005e66 <VL53L1_update_ll_driver_rd_state>:

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 8005e66:	f890 31cc 	ldrb.w	r3, [r0, #460]	; 0x1cc
 8005e6a:	f013 03f0 	ands.w	r3, r3, #240	; 0xf0
 8005e6e:	d108      	bne.n	8005e82 <VL53L1_update_ll_driver_rd_state+0x1c>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8005e70:	2203      	movs	r2, #3
 8005e72:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
		default:

			pstate->rd_device_state  =
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005e76:	2202      	movs	r2, #2
			pstate->rd_stream_count  = 0;
 8005e78:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005e7c:	f880 2032 	strb.w	r2, [r0, #50]	; 0x32
 8005e80:	e022      	b.n	8005ec8 <VL53L1_update_ll_driver_rd_state+0x62>
		if (pstate->rd_stream_count == 0xFF) {
 8005e82:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
 8005e86:	2bff      	cmp	r3, #255	; 0xff
			pstate->rd_stream_count = 0x80;
 8005e88:	bf0c      	ite	eq
 8005e8a:	2380      	moveq	r3, #128	; 0x80
			pstate->rd_stream_count++;
 8005e8c:	3301      	addne	r3, #1
 8005e8e:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005e92:	f890 3032 	ldrb.w	r3, [r0, #50]	; 0x32
 8005e96:	f083 0302 	eor.w	r3, r3, #2
 8005e9a:	f880 3032 	strb.w	r3, [r0, #50]	; 0x32
		switch (pstate->rd_device_state) {
 8005e9e:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 8005ea2:	3b03      	subs	r3, #3
 8005ea4:	2b05      	cmp	r3, #5
 8005ea6:	d821      	bhi.n	8005eec <VL53L1_update_ll_driver_rd_state+0x86>
 8005ea8:	e8df f003 	tbb	[pc, r3]
 8005eac:	11202003 	.word	0x11202003
 8005eb0:	1914      	.short	0x1914
			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 8005eb2:	f890 31c6 	ldrb.w	r3, [r0, #454]	; 0x1c6
 8005eb6:	079b      	lsls	r3, r3, #30
				pstate->rd_device_state =
 8005eb8:	bf4c      	ite	mi
 8005eba:	2306      	movmi	r3, #6
				pstate->rd_device_state =
 8005ebc:	2308      	movpl	r3, #8
 8005ebe:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
			pstate->rd_stream_count  = 0;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
			pstate->rd_timing_status = 0;
 8005ec8:	f880 3033 	strb.w	r3, [r0, #51]	; 0x33

		break;
 8005ecc:	e005      	b.n	8005eda <VL53L1_update_ll_driver_rd_state+0x74>
			pstate->rd_stream_count = 0;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
			pstate->rd_device_state =
 8005ed4:	2308      	movs	r3, #8
 8005ed6:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
#endif

	LOG_FUNCTION_END(status);

	return status;
}
 8005eda:	2000      	movs	r0, #0
 8005edc:	4770      	bx	lr
			pstate->rd_timing_status ^= 0x01;
 8005ede:	f890 3033 	ldrb.w	r3, [r0, #51]	; 0x33
 8005ee2:	f083 0301 	eor.w	r3, r3, #1
 8005ee6:	f880 3033 	strb.w	r3, [r0, #51]	; 0x33
 8005eea:	e7f3      	b.n	8005ed4 <VL53L1_update_ll_driver_rd_state+0x6e>
			pstate->rd_device_state  =
 8005eec:	2303      	movs	r3, #3
 8005eee:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
			pstate->rd_stream_count  = 0;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	e7bf      	b.n	8005e76 <VL53L1_update_ll_driver_rd_state+0x10>

08005ef6 <VL53L1_check_ll_driver_rd_state>:
	device_gph_id = (psys_results->result__interrupt_status &
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 8005ef6:	f890 31cc 	ldrb.w	r3, [r0, #460]	; 0x1cc
 8005efa:	f013 0320 	ands.w	r3, r3, #32
{
 8005efe:	4602      	mov	r2, r0
	if ((pdev->sys_ctrl.system__mode_start &
 8005f00:	d023      	beq.n	8005f4a <VL53L1_check_ll_driver_rd_state+0x54>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 8005f02:	f890 1030 	ldrb.w	r1, [r0, #48]	; 0x30
			psys_results->result__range_status &
 8005f06:	f890 31cf 	ldrb.w	r3, [r0, #463]	; 0x1cf
		if (pstate->rd_device_state ==
 8005f0a:	2906      	cmp	r1, #6
 8005f0c:	d107      	bne.n	8005f1e <VL53L1_check_ll_driver_rd_state+0x28>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 8005f0e:	f003 031f 	and.w	r3, r3, #31
 8005f12:	2b12      	cmp	r3, #18
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 8005f14:	bf0c      	ite	eq
 8005f16:	2000      	moveq	r0, #0
 8005f18:	f06f 0010 	mvnne.w	r0, #16
 8005f1c:	4770      	bx	lr
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 8005f1e:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
 8005f22:	f890 11d1 	ldrb.w	r1, [r0, #465]	; 0x1d1
 8005f26:	4299      	cmp	r1, r3
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 8005f28:	f892 31ce 	ldrb.w	r3, [r2, #462]	; 0x1ce

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 8005f2c:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 8005f30:	ea4f 1323 	mov.w	r3, r3, asr #4
		if (pstate->rd_gph_id != device_gph_id) {
 8005f34:	f003 0302 	and.w	r3, r3, #2
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 8005f38:	bf14      	ite	ne
 8005f3a:	f06f 0011 	mvnne.w	r0, #17
 8005f3e:	2000      	moveq	r0, #0
		if (pstate->rd_gph_id != device_gph_id) {
 8005f40:	429a      	cmp	r2, r3
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 8005f42:	bf18      	it	ne
 8005f44:	f06f 0012 	mvnne.w	r0, #18
 8005f48:	4770      	bx	lr
	VL53L1_Error         status = VL53L1_ERROR_NONE;
 8005f4a:	4618      	mov	r0, r3
	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
}
 8005f4c:	4770      	bx	lr

08005f4e <VL53L1_update_ll_driver_cfg_state>:
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 8005f4e:	f890 31cc 	ldrb.w	r3, [r0, #460]	; 0x1cc
 8005f52:	f013 03f0 	ands.w	r3, r3, #240	; 0xf0
 8005f56:	d108      	bne.n	8005f6a <VL53L1_update_ll_driver_cfg_state+0x1c>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 8005f58:	2203      	movs	r2, #3
 8005f5a:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->cfg_stream_count = 0;
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005f5e:	2202      	movs	r2, #2
			pstate->cfg_stream_count = 0;
 8005f60:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005f64:	f880 202e 	strb.w	r2, [r0, #46]	; 0x2e
 8005f68:	e02a      	b.n	8005fc0 <VL53L1_update_ll_driver_cfg_state+0x72>
		if (pstate->cfg_stream_count == 0xFF) {
 8005f6a:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8005f6e:	2bff      	cmp	r3, #255	; 0xff
			pstate->cfg_stream_count = 0x80;
 8005f70:	bf0c      	ite	eq
 8005f72:	2380      	moveq	r3, #128	; 0x80
			pstate->cfg_stream_count++;
 8005f74:	3301      	addne	r3, #1
 8005f76:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 8005f7a:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 8005f7e:	f083 0302 	eor.w	r3, r3, #2
 8005f82:	f880 302e 	strb.w	r3, [r0, #46]	; 0x2e
		switch (pstate->cfg_device_state) {
 8005f86:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8005f8a:	2b03      	cmp	r3, #3
 8005f8c:	d006      	beq.n	8005f9c <VL53L1_update_ll_driver_cfg_state+0x4e>
 8005f8e:	2b04      	cmp	r3, #4
 8005f90:	d012      	beq.n	8005fb8 <VL53L1_update_ll_driver_cfg_state+0x6a>
			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 8005f92:	2303      	movs	r3, #3
 8005f94:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
			pstate->cfg_stream_count = 0;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	e7e0      	b.n	8005f5e <VL53L1_update_ll_driver_cfg_state+0x10>
			pstate->cfg_timing_status ^= 0x01;
 8005f9c:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 8005fa0:	f083 0301 	eor.w	r3, r3, #1
 8005fa4:	f880 302f 	strb.w	r3, [r0, #47]	; 0x2f
			pstate->cfg_stream_count = 1;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 8005fae:	2304      	movs	r3, #4
 8005fb0:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
#endif

	LOG_FUNCTION_END(status);

	return status;
}
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	4770      	bx	lr
			pstate->cfg_timing_status ^= 0x01;
 8005fb8:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 8005fbc:	f083 0301 	eor.w	r3, r3, #1
			pstate->cfg_timing_status = 0;
 8005fc0:	f880 302f 	strb.w	r3, [r0, #47]	; 0x2f
		break;
 8005fc4:	e7f6      	b.n	8005fb4 <VL53L1_update_ll_driver_cfg_state+0x66>

08005fc6 <VL53L1_copy_rtn_good_spads_to_buffer>:
{
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 8005fc6:	7c03      	ldrb	r3, [r0, #16]
 8005fc8:	700b      	strb	r3, [r1, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 8005fca:	7c43      	ldrb	r3, [r0, #17]
 8005fcc:	704b      	strb	r3, [r1, #1]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 8005fce:	7c83      	ldrb	r3, [r0, #18]
 8005fd0:	708b      	strb	r3, [r1, #2]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 8005fd2:	7cc3      	ldrb	r3, [r0, #19]
 8005fd4:	70cb      	strb	r3, [r1, #3]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 8005fd6:	7d03      	ldrb	r3, [r0, #20]
 8005fd8:	710b      	strb	r3, [r1, #4]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 8005fda:	7d43      	ldrb	r3, [r0, #21]
 8005fdc:	714b      	strb	r3, [r1, #5]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 8005fde:	7d83      	ldrb	r3, [r0, #22]
 8005fe0:	718b      	strb	r3, [r1, #6]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 8005fe2:	7dc3      	ldrb	r3, [r0, #23]
 8005fe4:	71cb      	strb	r3, [r1, #7]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 8005fe6:	7e03      	ldrb	r3, [r0, #24]
 8005fe8:	720b      	strb	r3, [r1, #8]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 8005fea:	7e43      	ldrb	r3, [r0, #25]
 8005fec:	724b      	strb	r3, [r1, #9]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 8005fee:	7e83      	ldrb	r3, [r0, #26]
 8005ff0:	728b      	strb	r3, [r1, #10]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 8005ff2:	7ec3      	ldrb	r3, [r0, #27]
 8005ff4:	72cb      	strb	r3, [r1, #11]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 8005ff6:	7f03      	ldrb	r3, [r0, #28]
 8005ff8:	730b      	strb	r3, [r1, #12]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 8005ffa:	7f43      	ldrb	r3, [r0, #29]
 8005ffc:	734b      	strb	r3, [r1, #13]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 8005ffe:	7f83      	ldrb	r3, [r0, #30]
 8006000:	738b      	strb	r3, [r1, #14]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 8006002:	7fc3      	ldrb	r3, [r0, #31]
 8006004:	73cb      	strb	r3, [r1, #15]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 8006006:	f890 3020 	ldrb.w	r3, [r0, #32]
 800600a:	740b      	strb	r3, [r1, #16]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 800600c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8006010:	744b      	strb	r3, [r1, #17]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 8006012:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 8006016:	748b      	strb	r3, [r1, #18]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 8006018:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 800601c:	74cb      	strb	r3, [r1, #19]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800601e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8006022:	750b      	strb	r3, [r1, #20]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 8006024:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8006028:	754b      	strb	r3, [r1, #21]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800602a:	f890 3026 	ldrb.w	r3, [r0, #38]	; 0x26
 800602e:	758b      	strb	r3, [r1, #22]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 8006030:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 8006034:	75cb      	strb	r3, [r1, #23]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 8006036:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 800603a:	760b      	strb	r3, [r1, #24]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 800603c:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8006040:	764b      	strb	r3, [r1, #25]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 8006042:	f890 302a 	ldrb.w	r3, [r0, #42]	; 0x2a
 8006046:	768b      	strb	r3, [r1, #26]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 8006048:	f890 302b 	ldrb.w	r3, [r0, #43]	; 0x2b
 800604c:	76cb      	strb	r3, [r1, #27]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800604e:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8006052:	770b      	strb	r3, [r1, #28]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 8006054:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8006058:	774b      	strb	r3, [r1, #29]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800605a:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
 800605e:	778b      	strb	r3, [r1, #30]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 8006060:	f890 302f 	ldrb.w	r3, [r0, #47]	; 0x2f
 8006064:	77cb      	strb	r3, [r1, #31]
 8006066:	4770      	bx	lr

08006068 <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006068:	4411      	add	r1, r2
	uint16_t   i    = 0;
	uint16_t   data = 0;

	data =  ip_value;

	for (i = 0; i < count ; i++) {
 800606a:	4291      	cmp	r1, r2
 800606c:	d100      	bne.n	8006070 <VL53L1_i2c_encode_uint16_t+0x8>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
		data = data >> 8;
	}
}
 800606e:	4770      	bx	lr
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8006070:	f801 0d01 	strb.w	r0, [r1, #-1]!
		data = data >> 8;
 8006074:	0a00      	lsrs	r0, r0, #8
 8006076:	e7f8      	b.n	800606a <VL53L1_i2c_encode_uint16_t+0x2>

08006078 <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 8006078:	180b      	adds	r3, r1, r0
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800607a:	2000      	movs	r0, #0

	while (count-- > 0) {
 800607c:	4299      	cmp	r1, r3
 800607e:	d100      	bne.n	8006082 <VL53L1_i2c_decode_uint16_t+0xa>
		value = (value << 8) | (uint16_t)*pbuffer++;
	}

	return value;
}
 8006080:	4770      	bx	lr
		value = (value << 8) | (uint16_t)*pbuffer++;
 8006082:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006086:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 800608a:	b280      	uxth	r0, r0
 800608c:	e7f6      	b.n	800607c <VL53L1_i2c_decode_uint16_t+0x4>

0800608e <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800608e:	4411      	add	r1, r2
	uint16_t   i    = 0;
	int16_t    data = 0;

	data =  ip_value;

	for (i = 0; i < count ; i++) {
 8006090:	4291      	cmp	r1, r2
 8006092:	d100      	bne.n	8006096 <VL53L1_i2c_encode_int16_t+0x8>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
		data = data >> 8;
	}
}
 8006094:	4770      	bx	lr
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 8006096:	f801 0d01 	strb.w	r0, [r1, #-1]!
		data = data >> 8;
 800609a:	1200      	asrs	r0, r0, #8
 800609c:	e7f8      	b.n	8006090 <VL53L1_i2c_encode_int16_t+0x2>

0800609e <VL53L1_i2c_decode_int16_t>:
	 */

	int16_t    value = 0x00;

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800609e:	f991 3000 	ldrsb.w	r3, [r1]
 80060a2:	4408      	add	r0, r1
 80060a4:	17db      	asrs	r3, r3, #31
		value = 0xFFFF;
	}

	while (count-- > 0) {
 80060a6:	4281      	cmp	r1, r0
 80060a8:	d101      	bne.n	80060ae <VL53L1_i2c_decode_int16_t+0x10>
		value = (value << 8) | (int16_t)*pbuffer++;
	}

	return value;
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	4770      	bx	lr
		value = (value << 8) | (int16_t)*pbuffer++;
 80060ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060b2:	b25b      	sxtb	r3, r3
 80060b4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80060b8:	e7f5      	b.n	80060a6 <VL53L1_i2c_decode_int16_t+0x8>

080060ba <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 80060ba:	4411      	add	r1, r2
	uint16_t   i    = 0;
	uint32_t   data = 0;

	data =  ip_value;

	for (i = 0; i < count ; i++) {
 80060bc:	4291      	cmp	r1, r2
 80060be:	d100      	bne.n	80060c2 <VL53L1_i2c_encode_uint32_t+0x8>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
		data = data >> 8;
	}
}
 80060c0:	4770      	bx	lr
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 80060c2:	f801 0d01 	strb.w	r0, [r1, #-1]!
		data = data >> 8;
 80060c6:	0a00      	lsrs	r0, r0, #8
 80060c8:	e7f8      	b.n	80060bc <VL53L1_i2c_encode_uint32_t+0x2>

080060ca <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 80060ca:	180b      	adds	r3, r1, r0
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 80060cc:	2000      	movs	r0, #0

	while (count-- > 0) {
 80060ce:	4299      	cmp	r1, r3
 80060d0:	d100      	bne.n	80060d4 <VL53L1_i2c_decode_uint32_t+0xa>
		value = (value << 8) | (uint32_t)*pbuffer++;
	}

	return value;
}
 80060d2:	4770      	bx	lr
		value = (value << 8) | (uint32_t)*pbuffer++;
 80060d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060d8:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 80060dc:	e7f7      	b.n	80060ce <VL53L1_i2c_decode_uint32_t+0x4>

080060de <VL53L1_i2c_decode_int32_t>:
	 */

	int32_t    value = 0x00;

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 80060de:	f991 3000 	ldrsb.w	r3, [r1]
 80060e2:	4408      	add	r0, r1
 80060e4:	17db      	asrs	r3, r3, #31
		value = 0xFFFFFFFF;
	}

	while (count-- > 0) {
 80060e6:	4281      	cmp	r1, r0
 80060e8:	d101      	bne.n	80060ee <VL53L1_i2c_decode_int32_t+0x10>
		value = (value << 8) | (int32_t)*pbuffer++;
	}

	return value;
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	4770      	bx	lr
		value = (value << 8) | (int32_t)*pbuffer++;
 80060ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80060f2:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80060f6:	e7f6      	b.n	80060e6 <VL53L1_i2c_decode_int32_t+0x8>

080060f8 <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 80060f8:	b538      	push	{r3, r4, r5, lr}
 80060fa:	460d      	mov	r5, r1

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 80060fc:	f000 f938 	bl	8006370 <VL53L1_calc_pll_period_us>
 8006100:	4604      	mov	r4, r0

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 8006102:	4628      	mov	r0, r5
 8006104:	f000 f939 	bl	800637a <VL53L1_decode_vcsel_period>
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 8006108:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800610c:	4363      	muls	r3, r4
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800610e:	099b      	lsrs	r3, r3, #6

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 8006110:	4358      	muls	r0, r3
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
}
 8006112:	0980      	lsrs	r0, r0, #6
 8006114:	bd38      	pop	{r3, r4, r5, pc}

08006116 <VL53L1_calc_range_ignore_threshold>:

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);

	if (x_gradient < 0) {
 8006116:	2900      	cmp	r1, #0
		x_gradient_int = x_gradient * -1;
 8006118:	bfba      	itte	lt
 800611a:	4249      	neglt	r1, r1
 800611c:	b289      	uxthlt	r1, r1
 800611e:	2100      	movge	r1, #0
	}

	if (y_gradient < 0) {
 8006120:	2a00      	cmp	r2, #0
		y_gradient_int = y_gradient * -1;
 8006122:	bfba      	itte	lt
 8006124:	4252      	neglt	r2, r2
 8006126:	b292      	uxthlt	r2, r2
 8006128:	2200      	movge	r2, #0
 800612a:	b209      	sxth	r1, r1

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 800612c:	fa01 f282 	sxtah	r2, r1, r2
{
 8006130:	b510      	push	{r4, lr}

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 8006132:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 8006136:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800613a:	0100      	lsls	r0, r0, #4
	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 800613c:	0152      	lsls	r2, r2, #5
	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800613e:	fb90 f0f4 	sdiv	r0, r0, r4
	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 8006142:	fb92 f2f1 	sdiv	r2, r2, r1

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 8006146:	4410      	add	r0, r2

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 8006148:	4358      	muls	r0, r3

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 800614a:	3010      	adds	r0, #16
 800614c:	2320      	movs	r3, #32
 800614e:	fb90 f0f3 	sdiv	r0, r0, r3
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 8006152:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006156:	4298      	cmp	r0, r3
 8006158:	bfa8      	it	ge
 800615a:	4618      	movge	r0, r3
}
 800615c:	b280      	uxth	r0, r0
 800615e:	bd10      	pop	{r4, pc}

08006160 <VL53L1_calc_timeout_us>:
	uint64_t tmp            = 0;

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
	tmp += 0x00800;
 8006160:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006164:	2300      	movs	r3, #0
 8006166:	fbe1 2300 	umlal	r2, r3, r1, r0
	tmp  = tmp >> 12;
 800616a:	0b10      	lsrs	r0, r2, #12
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
}
 800616c:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 8006170:	4770      	bx	lr

08006172 <VL53L1_encode_timeout>:

	uint16_t encoded_timeout = 0;
	uint32_t ls_byte = 0;
	uint16_t ms_byte = 0;

	if (timeout_mclks > 0) {
 8006172:	b150      	cbz	r0, 800618a <VL53L1_encode_timeout+0x18>
		ls_byte = timeout_mclks - 1;
 8006174:	3801      	subs	r0, #1
 8006176:	2300      	movs	r3, #0

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8006178:	f030 01ff 	bics.w	r1, r0, #255	; 0xff
 800617c:	b29a      	uxth	r2, r3
 800617e:	f103 0301 	add.w	r3, r3, #1
 8006182:	d103      	bne.n	800618c <VL53L1_encode_timeout+0x1a>
			ls_byte = ls_byte >> 1;
			ms_byte++;
		}

		encoded_timeout = (ms_byte << 8)
 8006184:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 8006188:	b280      	uxth	r0, r0
				+ (uint16_t) (ls_byte & 0x000000FF);
	}

	return encoded_timeout;
}
 800618a:	4770      	bx	lr
			ls_byte = ls_byte >> 1;
 800618c:	0840      	lsrs	r0, r0, #1
 800618e:	e7f3      	b.n	8006178 <VL53L1_encode_timeout+0x6>

08006190 <VL53L1_calc_encoded_timeout>:
			((timeout_us << 12) + (macro_period_us>>1)) /
 8006190:	0300      	lsls	r0, r0, #12
 8006192:	eb00 0051 	add.w	r0, r0, r1, lsr #1
	timeout_encoded =
 8006196:	fbb0 f0f1 	udiv	r0, r0, r1
 800619a:	f7ff bfea 	b.w	8006172 <VL53L1_encode_timeout>

0800619e <VL53L1_decode_timeout>:
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800619e:	b2c3      	uxtb	r3, r0
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 80061a0:	0a00      	lsrs	r0, r0, #8
 80061a2:	fa03 f000 	lsl.w	r0, r3, r0

	return timeout_macro_clks;
}
 80061a6:	3001      	adds	r0, #1
 80061a8:	4770      	bx	lr

080061aa <VL53L1_calc_decoded_timeout_us>:
{
 80061aa:	b508      	push	{r3, lr}
	timeout_mclks =
 80061ac:	f7ff fff7 	bl	800619e <VL53L1_decode_timeout>
	tmp += 0x00800;
 80061b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061b4:	2300      	movs	r3, #0
 80061b6:	fbe0 2301 	umlal	r2, r3, r0, r1
	tmp  = tmp >> 12;
 80061ba:	0b10      	lsrs	r0, r2, #12
}
 80061bc:	ea40 5003 	orr.w	r0, r0, r3, lsl #20
 80061c0:	bd08      	pop	{r3, pc}

080061c2 <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 80061c2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061c6:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80061c8:	4605      	mov	r5, r0
 80061ca:	4688      	mov	r8, r1
 80061cc:	4617      	mov	r7, r2
	uint32_t timeout_mclks      = 0;
	uint16_t timeout_encoded    = 0;

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 80061ce:	4699      	mov	r9, r3
 80061d0:	b393      	cbz	r3, 8006238 <VL53L1_calc_timeout_register_values+0x76>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
 80061d2:	79a1      	ldrb	r1, [r4, #6]
 80061d4:	4618      	mov	r0, r3
 80061d6:	f7ff ff8f 	bl	80060f8 <VL53L1_calc_macro_period_us>
 80061da:	4606      	mov	r6, r0
			((timeout_us << 12) + (macro_period_us>>1)) /
 80061dc:	0328      	lsls	r0, r5, #12
		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
			timeout_mclks = 0xFF;

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 80061de:	9b08      	ldr	r3, [sp, #32]
			((timeout_us << 12) + (macro_period_us>>1)) /
 80061e0:	eb00 0056 	add.w	r0, r0, r6, lsr #1
	timeout_mclks   =
 80061e4:	fbb0 f0f6 	udiv	r0, r0, r6
				(uint8_t)timeout_mclks;
 80061e8:	28ff      	cmp	r0, #255	; 0xff
 80061ea:	bf28      	it	cs
 80061ec:	20ff      	movcs	r0, #255	; 0xff
 80061ee:	71d8      	strb	r0, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
 80061f0:	4631      	mov	r1, r6
 80061f2:	4640      	mov	r0, r8
 80061f4:	f7ff ffcc 	bl	8006190 <VL53L1_calc_encoded_timeout>
			VL53L1_calc_encoded_timeout(
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 80061f8:	0a03      	lsrs	r3, r0, #8
 80061fa:	7023      	strb	r3, [r4, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 80061fc:	7060      	strb	r0, [r4, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
 80061fe:	4631      	mov	r1, r6
 8006200:	4638      	mov	r0, r7
 8006202:	f7ff ffc5 	bl	8006190 <VL53L1_calc_encoded_timeout>
			VL53L1_calc_encoded_timeout(
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8006206:	0a03      	lsrs	r3, r0, #8
 8006208:	7123      	strb	r3, [r4, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800620a:	7160      	strb	r0, [r4, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
 800620c:	7a61      	ldrb	r1, [r4, #9]
 800620e:	4648      	mov	r0, r9
 8006210:	f7ff ff72 	bl	80060f8 <VL53L1_calc_macro_period_us>
 8006214:	4605      	mov	r5, r0
				VL53L1_calc_macro_period_us(
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
 8006216:	4601      	mov	r1, r0
 8006218:	4640      	mov	r0, r8
 800621a:	f7ff ffb9 	bl	8006190 <VL53L1_calc_encoded_timeout>
				VL53L1_calc_encoded_timeout(
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800621e:	0a03      	lsrs	r3, r0, #8
 8006220:	70a3      	strb	r3, [r4, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 8006222:	70e0      	strb	r0, [r4, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 8006224:	4629      	mov	r1, r5
 8006226:	4638      	mov	r0, r7
 8006228:	f7ff ffb2 	bl	8006190 <VL53L1_calc_encoded_timeout>
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800622c:	0a03      	lsrs	r3, r0, #8
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800622e:	7220      	strb	r0, [r4, #8]
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 8006230:	71e3      	strb	r3, [r4, #7]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 8006232:	2000      	movs	r0, #0
 8006234:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8006238:	f06f 000e 	mvn.w	r0, #14

	LOG_FUNCTION_END(0);

	return status;

}
 800623c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006240 <VL53L1_encode_row_col>:
{
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 8006240:	2807      	cmp	r0, #7
		*pspad_number = 128 + (col << 3) + (15-row);
 8006242:	bf8b      	itete	hi
 8006244:	ebc0 00c1 	rsbhi	r0, r0, r1, lsl #3
	} else {
		*pspad_number = ((15-col) << 3) + row;
 8006248:	f1c1 010f 	rsbls	r1, r1, #15
		*pspad_number = 128 + (col << 3) + (15-row);
 800624c:	3871      	subhi	r0, #113	; 0x71
		*pspad_number = ((15-col) << 3) + row;
 800624e:	eb00 00c1 	addls.w	r0, r0, r1, lsl #3
 8006252:	7010      	strb	r0, [r2, #0]
 8006254:	4770      	bx	lr

08006256 <VL53L1_decode_zone_size>:
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 8006256:	0903      	lsrs	r3, r0, #4
	*pwidth  = encoded_xy_size & 0x0F;
 8006258:	f000 000f 	and.w	r0, r0, #15
	*pheight = encoded_xy_size >> 4;
 800625c:	7013      	strb	r3, [r2, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800625e:	7008      	strb	r0, [r1, #0]
 8006260:	4770      	bx	lr

08006262 <VL53L1_encode_zone_size>:
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 8006262:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8006266:	7011      	strb	r1, [r2, #0]
 8006268:	4770      	bx	lr

0800626a <VL53L1_low_power_auto_data_init>:

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800626a:	2303      	movs	r3, #3
 800626c:	f880 32e4 	strb.w	r3, [r0, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 8006270:	2300      	movs	r3, #0
 8006272:	f880 32e5 	strb.w	r3, [r0, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 8006276:	f880 32e6 	strb.w	r3, [r0, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800627a:	f880 32e7 	strb.w	r3, [r0, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800627e:	f880 32e8 	strb.w	r3, [r0, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 8006282:	f880 32e9 	strb.w	r3, [r0, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 8006286:	f880 32ea 	strb.w	r3, [r0, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800628a:	f8c0 32ec 	str.w	r3, [r0, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800628e:	f8a0 32f0 	strh.w	r3, [r0, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
}
 8006292:	4618      	mov	r0, r3
 8006294:	4770      	bx	lr

08006296 <VL53L1_low_power_auto_data_stop_range>:
	LOG_FUNCTION_START("");

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	pdev->low_power_auto_data.low_power_auto_range_count = 0xFF;
 8006296:	22ff      	movs	r2, #255	; 0xff
 8006298:	f880 22e6 	strb.w	r2, [r0, #742]	; 0x2e6

	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800629c:	2200      	movs	r2, #0
 800629e:	f880 22ea 	strb.w	r2, [r0, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 80062a2:	f8c0 22ec 	str.w	r2, [r0, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 80062a6:	f8a0 22f0 	strh.w	r2, [r0, #752]	; 0x2f0

	/* restore vhv configs */
	if (pdev->low_power_auto_data.saved_vhv_init != 0)
 80062aa:	f890 22e8 	ldrb.w	r2, [r0, #744]	; 0x2e8
{
 80062ae:	4603      	mov	r3, r0
	if (pdev->low_power_auto_data.saved_vhv_init != 0)
 80062b0:	b10a      	cbz	r2, 80062b6 <VL53L1_low_power_auto_data_stop_range+0x20>
		pdev->stat_nvm.vhv_config__init =
 80062b2:	f880 2163 	strb.w	r2, [r0, #355]	; 0x163
			pdev->low_power_auto_data.saved_vhv_init;
	if (pdev->low_power_auto_data.saved_vhv_timeout != 0)
 80062b6:	f893 22e9 	ldrb.w	r2, [r3, #745]	; 0x2e9
 80062ba:	b10a      	cbz	r2, 80062c0 <VL53L1_low_power_auto_data_stop_range+0x2a>
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 80062bc:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
			pdev->low_power_auto_data.saved_vhv_timeout;

	/* remove phasecal override */
	pdev->gen_cfg.phasecal_config__override = 0x00;
 80062c0:	2000      	movs	r0, #0
 80062c2:	f883 018d 	strb.w	r0, [r3, #397]	; 0x18d

	LOG_FUNCTION_END(status);

	return status;
}
 80062c6:	4770      	bx	lr

080062c8 <VL53L1_config_low_power_auto_mode>:
	VL53L1_Error  status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 80062c8:	2301      	movs	r3, #1
 80062ca:	7053      	strb	r3, [r2, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 80062cc:	2300      	movs	r3, #0
 80062ce:	7093      	strb	r3, [r2, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 80062d0:	228b      	movs	r2, #139	; 0x8b
 80062d2:	744a      	strb	r2, [r1, #17]
			/* VL53L1_SEQUENCE_MM1_EN | \*/
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	/* Set DSS to manual/expected SPADs */
	pgeneral->dss_config__manual_effective_spads_select = 200 << 8;
 80062d4:	f44f 4248 	mov.w	r2, #51200	; 0xc800
 80062d8:	8202      	strh	r2, [r0, #16]
	pgeneral->dss_config__roi_mode_control =
 80062da:	2202      	movs	r2, #2
 80062dc:	7282      	strb	r2, [r0, #10]
		VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

	LOG_FUNCTION_END(status);

	return status;
}
 80062de:	4618      	mov	r0, r3
 80062e0:	4770      	bx	lr

080062e2 <VL53L1_low_power_auto_setup_manual_calibration>:

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 80062e2:	f890 2163 	ldrb.w	r2, [r0, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 80062e6:	f890 3160 	ldrb.w	r3, [r0, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_init =
 80062ea:	f880 22e8 	strb.w	r2, [r0, #744]	; 0x2e8

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 80062ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80062f2:	f880 2163 	strb.w	r2, [r0, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 80062f6:	f890 22e4 	ldrb.w	r2, [r0, #740]	; 0x2e4
	pdev->low_power_auto_data.saved_vhv_timeout =
 80062fa:	f880 32e9 	strb.w	r3, [r0, #745]	; 0x2e9
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 80062fe:	f003 0303 	and.w	r3, r3, #3
 8006302:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 8006306:	f880 3160 	strb.w	r3, [r0, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 800630a:	2301      	movs	r3, #1
 800630c:	f880 318d 	strb.w	r3, [r0, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 8006310:	f890 32ae 	ldrb.w	r3, [r0, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 8006314:	f880 32ea 	strb.w	r3, [r0, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 8006318:	f880 3187 	strb.w	r3, [r0, #391]	; 0x187
		pdev->low_power_auto_data.first_run_phasecal_result;

	LOG_FUNCTION_END(status);

	return status;
}
 800631c:	2000      	movs	r0, #0
 800631e:	4770      	bx	lr

08006320 <VL53L1_low_power_auto_update_DSS>:
	/* shift up to take advantage of 32 bits */
	/* 9.23 format */
	utemp32a = utemp32a << 16;

	/* check SPAD count */
	if (pdev->sys_results.result__dss_actual_effective_spads_sd0 == 0)
 8006320:	f8b0 31d2 	ldrh.w	r3, [r0, #466]	; 0x1d2
 8006324:	b30b      	cbz	r3, 800636a <VL53L1_low_power_auto_update_DSS+0x4a>
		pdev->sys_results.result__ambient_count_rate_mcps_sd0;
 8006326:	f8b0 11d6 	ldrh.w	r1, [r0, #470]	; 0x1d6
	utemp32a = pdev->sys_results.result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 +
 800632a:	f8b0 21de 	ldrh.w	r2, [r0, #478]	; 0x1de
 800632e:	440a      	add	r2, r1
 8006330:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006334:	428a      	cmp	r2, r1
 8006336:	bfa8      	it	ge
 8006338:	460a      	movge	r2, r1
	utemp32a = utemp32a << 16;
 800633a:	0412      	lsls	r2, r2, #16
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
	else {
		/* format 17.15 */
		utemp32a = utemp32a /
 800633c:	fbb2 f3f3 	udiv	r3, r2, r3
			pdev->sys_results.result__dss_actual_effective_spads_sd0;
		/* save intermediate result */
		pdev->low_power_auto_data.dss__total_rate_per_spad_mcps =
 8006340:	f8c0 32ec 	str.w	r3, [r0, #748]	; 0x2ec
		 * format 9.23 */
		utemp32a = pdev->stat_cfg.dss_config__target_total_rate_mcps <<
			16;

		/* check for divide by zero */
		if (pdev->low_power_auto_data.dss__total_rate_per_spad_mcps == 0)
 8006344:	b18b      	cbz	r3, 800636a <VL53L1_low_power_auto_update_DSS+0x4a>
		utemp32a = pdev->stat_cfg.dss_config__target_total_rate_mcps <<
 8006346:	f8b0 2164 	ldrh.w	r2, [r0, #356]	; 0x164
 800634a:	0412      	lsls	r2, r2, #16
			status = VL53L1_ERROR_DIVISION_BY_ZERO;
		else {
			/* divide by rate per spad
			 * format 24.8 */
			utemp32a = utemp32a /
 800634c:	fbb2 f3f3 	udiv	r3, r2, r3
			if (utemp32a > 0xFFFF)
				utemp32a = 0xFFFF;

			/* save result in low power auto data */
			pdev->low_power_auto_data.dss__required_spads =
				(uint16_t)utemp32a;
 8006350:	428b      	cmp	r3, r1
 8006352:	bf28      	it	cs
 8006354:	460b      	movcs	r3, r1
 8006356:	b29b      	uxth	r3, r3
	if (status == VL53L1_ERROR_DIVISION_BY_ZERO) {
		/* We want to gracefully set a spad target, not just exit with
		* an error */

		/* set target to mid point */
		pdev->low_power_auto_data.dss__required_spads = 0x8000;
 8006358:	f8a0 32f0 	strh.w	r3, [r0, #752]	; 0x2f0

		/* override DSS config */
		pdev->gen_cfg.dss_config__manual_effective_spads_select =
 800635c:	f8a0 3194 	strh.w	r3, [r0, #404]	; 0x194
		pdev->low_power_auto_data.dss__required_spads;
		pdev->gen_cfg.dss_config__roi_mode_control =
 8006360:	2302      	movs	r3, #2
 8006362:	f880 318e 	strb.w	r3, [r0, #398]	; 0x18e
	}

	LOG_FUNCTION_END(status);

	return status;
}
 8006366:	2000      	movs	r0, #0
 8006368:	4770      	bx	lr
		pdev->low_power_auto_data.dss__required_spads = 0x8000;
 800636a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800636e:	e7f3      	b.n	8006358 <VL53L1_low_power_auto_update_DSS+0x38>

08006370 <VL53L1_calc_pll_period_us>:
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
}
 8006370:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006374:	fb93 f0f0 	sdiv	r0, r3, r0
 8006378:	4770      	bx	lr

0800637a <VL53L1_decode_vcsel_period>:
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800637a:	3001      	adds	r0, #1
 800637c:	0040      	lsls	r0, r0, #1

	return vcsel_period_pclks;
}
 800637e:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
 8006382:	4770      	bx	lr

08006384 <VL53L1_decode_row_col>:
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 8006384:	0603      	lsls	r3, r0, #24
		*prow = 8 + ((255-spad_number) & 0x07);
 8006386:	bf49      	itett	mi
 8006388:	43c3      	mvnmi	r3, r0
		*pcol = (spad_number-128) >> 3;
	} else {
		*prow = spad_number & 0x07;
 800638a:	f000 0307 	andpl.w	r3, r0, #7
		*prow = 8 + ((255-spad_number) & 0x07);
 800638e:	f003 0307 	andmi.w	r3, r3, #7
		*pcol = (spad_number-128) >> 3;
 8006392:	3880      	submi	r0, #128	; 0x80
		*pcol = (127-spad_number) >> 3;
 8006394:	bf54      	ite	pl
 8006396:	f1c0 007f 	rsbpl	r0, r0, #127	; 0x7f
		*prow = 8 + ((255-spad_number) & 0x07);
 800639a:	3308      	addmi	r3, #8
		*pcol = (127-spad_number) >> 3;
 800639c:	ea4f 00e0 	mov.w	r0, r0, asr #3
		*prow = 8 + ((255-spad_number) & 0x07);
 80063a0:	bf4c      	ite	mi
 80063a2:	700b      	strbmi	r3, [r1, #0]
		*prow = spad_number & 0x07;
 80063a4:	700b      	strbpl	r3, [r1, #0]
		*pcol = (127-spad_number) >> 3;
 80063a6:	7010      	strb	r0, [r2, #0]
 80063a8:	4770      	bx	lr

080063aa <VL53L1_i2c_encode_static_nvm_managed>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80063aa:	290a      	cmp	r1, #10
{
 80063ac:	b538      	push	{r3, r4, r5, lr}
 80063ae:	4605      	mov	r5, r0
 80063b0:	4614      	mov	r4, r2
	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 80063b2:	d924      	bls.n	80063fe <VL53L1_i2c_encode_static_nvm_managed+0x54>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 80063b4:	7803      	ldrb	r3, [r0, #0]
 80063b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +   0) =
 80063ba:	7013      	strb	r3, [r2, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 80063bc:	7843      	ldrb	r3, [r0, #1]
 80063be:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +   1) =
 80063c2:	7053      	strb	r3, [r2, #1]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 80063c4:	7883      	ldrb	r3, [r0, #2]
 80063c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +   2) =
 80063ca:	7093      	strb	r3, [r2, #2]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 80063cc:	78c3      	ldrb	r3, [r0, #3]
 80063ce:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +   3) =
 80063d2:	70d3      	strb	r3, [r2, #3]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 80063d4:	7903      	ldrb	r3, [r0, #4]
 80063d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +   4) =
 80063da:	7113      	strb	r3, [r2, #4]
	VL53L1_i2c_encode_uint16_t(
 80063dc:	2102      	movs	r1, #2
 80063de:	3205      	adds	r2, #5
 80063e0:	88c0      	ldrh	r0, [r0, #6]
 80063e2:	f7ff fe41 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
		pdata->vhv_config__timeout_macrop_loop_bound;
 80063e6:	7a2b      	ldrb	r3, [r5, #8]
	*(pbuffer +   7) =
 80063e8:	71e3      	strb	r3, [r4, #7]
	*(pbuffer +   8) =
		pdata->vhv_config__count_thresh;
 80063ea:	7a6b      	ldrb	r3, [r5, #9]
	*(pbuffer +   8) =
 80063ec:	7223      	strb	r3, [r4, #8]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 80063ee:	7aab      	ldrb	r3, [r5, #10]
 80063f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	*(pbuffer +   9) =
 80063f4:	7263      	strb	r3, [r4, #9]
	*(pbuffer +  10) =
		pdata->vhv_config__init;
 80063f6:	7aeb      	ldrb	r3, [r5, #11]
	*(pbuffer +  10) =
 80063f8:	72a3      	strb	r3, [r4, #10]
	LOG_FUNCTION_END(status);


	return status;
 80063fa:	2000      	movs	r0, #0
 80063fc:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80063fe:	f06f 0009 	mvn.w	r0, #9
}
 8006402:	bd38      	pop	{r3, r4, r5, pc}

08006404 <VL53L1_i2c_decode_static_nvm_managed>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8006404:	280a      	cmp	r0, #10
{
 8006406:	b538      	push	{r3, r4, r5, lr}
 8006408:	460d      	mov	r5, r1
 800640a:	4614      	mov	r4, r2
	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800640c:	d924      	bls.n	8006458 <VL53L1_i2c_decode_static_nvm_managed+0x54>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 800640e:	780b      	ldrb	r3, [r1, #0]
 8006410:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->i2c_slave__device_address =
 8006414:	7013      	strb	r3, [r2, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 8006416:	784b      	ldrb	r3, [r1, #1]
 8006418:	f003 030f 	and.w	r3, r3, #15
	pdata->ana_config__vhv_ref_sel_vddpix =
 800641c:	7053      	strb	r3, [r2, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 800641e:	788b      	ldrb	r3, [r1, #2]
 8006420:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->ana_config__vhv_ref_sel_vquench =
 8006424:	7093      	strb	r3, [r2, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 8006426:	78cb      	ldrb	r3, [r1, #3]
 8006428:	f003 0303 	and.w	r3, r3, #3
	pdata->ana_config__reg_avdd1v2_sel =
 800642c:	70d3      	strb	r3, [r2, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 800642e:	790b      	ldrb	r3, [r1, #4]
 8006430:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->ana_config__fast_osc__trim =
 8006434:	7113      	strb	r3, [r2, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 8006436:	3105      	adds	r1, #5
 8006438:	2002      	movs	r0, #2
 800643a:	f7ff fe1d 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->osc_measured__fast_osc__frequency =
 800643e:	80e0      	strh	r0, [r4, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 8006440:	79eb      	ldrb	r3, [r5, #7]
 8006442:	7223      	strb	r3, [r4, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 8006444:	7a2b      	ldrb	r3, [r5, #8]
 8006446:	7263      	strb	r3, [r4, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 8006448:	7a6b      	ldrb	r3, [r5, #9]
 800644a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->vhv_config__offset =
 800644e:	72a3      	strb	r3, [r4, #10]
	pdata->vhv_config__init =
 8006450:	7aab      	ldrb	r3, [r5, #10]
 8006452:	72e3      	strb	r3, [r4, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 8006454:	2000      	movs	r0, #0
 8006456:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8006458:	f06f 0009 	mvn.w	r0, #9
}
 800645c:	bd38      	pop	{r3, r4, r5, pc}

0800645e <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800645e:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006460:	460c      	mov	r4, r1
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 8006462:	230b      	movs	r3, #11
 8006464:	aa01      	add	r2, sp, #4
 8006466:	2101      	movs	r1, #1
 8006468:	f000 fce4 	bl	8006e34 <VL53L1_ReadMulti>
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800646c:	b920      	cbnz	r0, 8006478 <VL53L1_get_static_nvm_managed+0x1a>
		status = VL53L1_i2c_decode_static_nvm_managed(
 800646e:	4622      	mov	r2, r4
 8006470:	a901      	add	r1, sp, #4
 8006472:	200b      	movs	r0, #11
 8006474:	f7ff ffc6 	bl	8006404 <VL53L1_i2c_decode_static_nvm_managed>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 8006478:	b004      	add	sp, #16
 800647a:	bd10      	pop	{r4, pc}

0800647c <VL53L1_i2c_encode_customer_nvm_managed>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800647c:	2916      	cmp	r1, #22
{
 800647e:	b538      	push	{r3, r4, r5, lr}
 8006480:	4604      	mov	r4, r0
 8006482:	4615      	mov	r5, r2
	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8006484:	d948      	bls.n	8006518 <VL53L1_i2c_encode_customer_nvm_managed+0x9c>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 8006486:	7803      	ldrb	r3, [r0, #0]
	*(pbuffer +   0) =
 8006488:	7013      	strb	r3, [r2, #0]
	*(pbuffer +   1) =
		pdata->global_config__spad_enables_ref_1;
 800648a:	7843      	ldrb	r3, [r0, #1]
	*(pbuffer +   1) =
 800648c:	7053      	strb	r3, [r2, #1]
	*(pbuffer +   2) =
		pdata->global_config__spad_enables_ref_2;
 800648e:	7883      	ldrb	r3, [r0, #2]
	*(pbuffer +   2) =
 8006490:	7093      	strb	r3, [r2, #2]
	*(pbuffer +   3) =
		pdata->global_config__spad_enables_ref_3;
 8006492:	78c3      	ldrb	r3, [r0, #3]
	*(pbuffer +   3) =
 8006494:	70d3      	strb	r3, [r2, #3]
	*(pbuffer +   4) =
		pdata->global_config__spad_enables_ref_4;
 8006496:	7903      	ldrb	r3, [r0, #4]
	*(pbuffer +   4) =
 8006498:	7113      	strb	r3, [r2, #4]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800649a:	7943      	ldrb	r3, [r0, #5]
 800649c:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +   5) =
 80064a0:	7153      	strb	r3, [r2, #5]
	*(pbuffer +   6) =
		pdata->global_config__ref_en_start_select;
 80064a2:	7983      	ldrb	r3, [r0, #6]
	*(pbuffer +   6) =
 80064a4:	7193      	strb	r3, [r2, #6]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 80064a6:	79c3      	ldrb	r3, [r0, #7]
 80064a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	*(pbuffer +   7) =
 80064ac:	71d3      	strb	r3, [r2, #7]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 80064ae:	7a03      	ldrb	r3, [r0, #8]
 80064b0:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +   8) =
 80064b4:	7213      	strb	r3, [r2, #8]
	VL53L1_i2c_encode_uint16_t(
 80064b6:	2102      	movs	r1, #2
 80064b8:	3209      	adds	r2, #9
 80064ba:	8940      	ldrh	r0, [r0, #10]
 80064bc:	f7ff fdd4 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 80064c0:	f105 020b 	add.w	r2, r5, #11
 80064c4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80064c8:	2102      	movs	r1, #2
 80064ca:	f7ff fde0 	bl	800608e <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 80064ce:	f105 020d 	add.w	r2, r5, #13
 80064d2:	f9b4 000e 	ldrsh.w	r0, [r4, #14]
 80064d6:	2102      	movs	r1, #2
 80064d8:	f7ff fdd9 	bl	800608e <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 80064dc:	f105 020f 	add.w	r2, r5, #15
 80064e0:	8a20      	ldrh	r0, [r4, #16]
 80064e2:	2102      	movs	r1, #2
 80064e4:	f7ff fdc0 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
 80064e8:	8a60      	ldrh	r0, [r4, #18]
 80064ea:	f105 0211 	add.w	r2, r5, #17
 80064ee:	2102      	movs	r1, #2
 80064f0:	f3c0 000c 	ubfx	r0, r0, #0, #13
 80064f4:	f7ff fdcb 	bl	800608e <VL53L1_i2c_encode_int16_t>
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 80064f8:	f105 0213 	add.w	r2, r5, #19
 80064fc:	f9b4 0014 	ldrsh.w	r0, [r4, #20]
 8006500:	2102      	movs	r1, #2
 8006502:	f7ff fdc4 	bl	800608e <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 8006506:	f9b4 0016 	ldrsh.w	r0, [r4, #22]
 800650a:	f105 0215 	add.w	r2, r5, #21
 800650e:	2102      	movs	r1, #2
 8006510:	f7ff fdbd 	bl	800608e <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 8006514:	2000      	movs	r0, #0
 8006516:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8006518:	f06f 0009 	mvn.w	r0, #9
}
 800651c:	bd38      	pop	{r3, r4, r5, pc}

0800651e <VL53L1_i2c_decode_customer_nvm_managed>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800651e:	2816      	cmp	r0, #22
{
 8006520:	b538      	push	{r3, r4, r5, lr}
 8006522:	460d      	mov	r5, r1
 8006524:	4614      	mov	r4, r2
	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 8006526:	d944      	bls.n	80065b2 <VL53L1_i2c_decode_customer_nvm_managed+0x94>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 8006528:	780b      	ldrb	r3, [r1, #0]
	pdata->global_config__spad_enables_ref_0 =
 800652a:	7013      	strb	r3, [r2, #0]
	pdata->global_config__spad_enables_ref_1 =
 800652c:	784b      	ldrb	r3, [r1, #1]
 800652e:	7053      	strb	r3, [r2, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 8006530:	788b      	ldrb	r3, [r1, #2]
 8006532:	7093      	strb	r3, [r2, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 8006534:	78cb      	ldrb	r3, [r1, #3]
 8006536:	70d3      	strb	r3, [r2, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 8006538:	790b      	ldrb	r3, [r1, #4]
 800653a:	7113      	strb	r3, [r2, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 800653c:	794b      	ldrb	r3, [r1, #5]
 800653e:	f003 030f 	and.w	r3, r3, #15
	pdata->global_config__spad_enables_ref_5 =
 8006542:	7153      	strb	r3, [r2, #5]
	pdata->global_config__ref_en_start_select =
 8006544:	798b      	ldrb	r3, [r1, #6]
 8006546:	7193      	strb	r3, [r2, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 8006548:	79cb      	ldrb	r3, [r1, #7]
 800654a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->ref_spad_man__num_requested_ref_spads =
 800654e:	71d3      	strb	r3, [r2, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 8006550:	7a0b      	ldrb	r3, [r1, #8]
 8006552:	f003 0303 	and.w	r3, r3, #3
	pdata->ref_spad_man__ref_location =
 8006556:	7213      	strb	r3, [r2, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 8006558:	3109      	adds	r1, #9
 800655a:	2002      	movs	r0, #2
 800655c:	f7ff fd8c 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 8006560:	f105 010b 	add.w	r1, r5, #11
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 8006564:	8160      	strh	r0, [r4, #10]
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 8006566:	2002      	movs	r0, #2
 8006568:	f7ff fd99 	bl	800609e <VL53L1_i2c_decode_int16_t>
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 800656c:	f105 010d 	add.w	r1, r5, #13
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 8006570:	81a0      	strh	r0, [r4, #12]
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 8006572:	2002      	movs	r0, #2
 8006574:	f7ff fd93 	bl	800609e <VL53L1_i2c_decode_int16_t>
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 8006578:	f105 010f 	add.w	r1, r5, #15
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800657c:	81e0      	strh	r0, [r4, #14]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 800657e:	2002      	movs	r0, #2
 8006580:	f7ff fd7a 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 8006584:	f105 0111 	add.w	r1, r5, #17
	pdata->ref_spad_char__total_rate_target_mcps =
 8006588:	8220      	strh	r0, [r4, #16]
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800658a:	2002      	movs	r0, #2
 800658c:	f7ff fd87 	bl	800609e <VL53L1_i2c_decode_int16_t>
 8006590:	f3c0 000c 	ubfx	r0, r0, #0, #13
	pdata->algo__part_to_part_range_offset_mm =
 8006594:	8260      	strh	r0, [r4, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 8006596:	f105 0113 	add.w	r1, r5, #19
 800659a:	2002      	movs	r0, #2
 800659c:	f7ff fd7f 	bl	800609e <VL53L1_i2c_decode_int16_t>
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 80065a0:	f105 0115 	add.w	r1, r5, #21
	pdata->mm_config__inner_offset_mm =
 80065a4:	82a0      	strh	r0, [r4, #20]
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 80065a6:	2002      	movs	r0, #2
 80065a8:	f7ff fd79 	bl	800609e <VL53L1_i2c_decode_int16_t>
	pdata->mm_config__outer_offset_mm =
 80065ac:	82e0      	strh	r0, [r4, #22]

	LOG_FUNCTION_END(status);

	return status;
 80065ae:	2000      	movs	r0, #0
 80065b0:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80065b2:	f06f 0009 	mvn.w	r0, #9
}
 80065b6:	bd38      	pop	{r3, r4, r5, pc}

080065b8 <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 80065b8:	b510      	push	{r4, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	460c      	mov	r4, r1
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 80065be:	2317      	movs	r3, #23
 80065c0:	466a      	mov	r2, sp
 80065c2:	210d      	movs	r1, #13
 80065c4:	f000 fc36 	bl	8006e34 <VL53L1_ReadMulti>
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 80065c8:	b920      	cbnz	r0, 80065d4 <VL53L1_get_customer_nvm_managed+0x1c>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 80065ca:	4622      	mov	r2, r4
 80065cc:	4669      	mov	r1, sp
 80065ce:	2017      	movs	r0, #23
 80065d0:	f7ff ffa5 	bl	800651e <VL53L1_i2c_decode_customer_nvm_managed>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 80065d4:	b006      	add	sp, #24
 80065d6:	bd10      	pop	{r4, pc}

080065d8 <VL53L1_i2c_encode_static_config>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 80065d8:	291f      	cmp	r1, #31
{
 80065da:	b538      	push	{r3, r4, r5, lr}
 80065dc:	4604      	mov	r4, r0
 80065de:	4615      	mov	r5, r2
	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 80065e0:	d965      	bls.n	80066ae <VL53L1_i2c_encode_static_config+0xd6>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	VL53L1_i2c_encode_uint16_t(
 80065e2:	2102      	movs	r1, #2
 80065e4:	8800      	ldrh	r0, [r0, #0]
 80065e6:	f7ff fd3f 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 80065ea:	78a3      	ldrb	r3, [r4, #2]
 80065ec:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +   2) =
 80065f0:	70ab      	strb	r3, [r5, #2]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 80065f2:	78e3      	ldrb	r3, [r4, #3]
 80065f4:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +   3) =
 80065f8:	70eb      	strb	r3, [r5, #3]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 80065fa:	7923      	ldrb	r3, [r4, #4]
 80065fc:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +   4) =
 8006600:	712b      	strb	r3, [r5, #4]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 8006602:	7963      	ldrb	r3, [r4, #5]
 8006604:	f003 031f 	and.w	r3, r3, #31
	*(pbuffer +   5) =
 8006608:	716b      	strb	r3, [r5, #5]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800660a:	79a3      	ldrb	r3, [r4, #6]
 800660c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +   6) =
 8006610:	71ab      	strb	r3, [r5, #6]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 8006612:	79e3      	ldrb	r3, [r4, #7]
 8006614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +   7) =
 8006618:	71eb      	strb	r3, [r5, #7]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 800661a:	7a23      	ldrb	r3, [r4, #8]
 800661c:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +   8) =
 8006620:	722b      	strb	r3, [r5, #8]
	*(pbuffer +   9) =
		pdata->pad_i2c_hv__config;
 8006622:	7a63      	ldrb	r3, [r4, #9]
	*(pbuffer +   9) =
 8006624:	726b      	strb	r3, [r5, #9]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 8006626:	7aa3      	ldrb	r3, [r4, #10]
 8006628:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +  10) =
 800662c:	72ab      	strb	r3, [r5, #10]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 800662e:	7ae3      	ldrb	r3, [r4, #11]
 8006630:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +  11) =
 8006634:	72eb      	strb	r3, [r5, #11]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 8006636:	7b23      	ldrb	r3, [r4, #12]
 8006638:	f003 031f 	and.w	r3, r3, #31
	*(pbuffer +  12) =
 800663c:	732b      	strb	r3, [r5, #12]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 800663e:	7b63      	ldrb	r3, [r4, #13]
 8006640:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +  13) =
 8006644:	736b      	strb	r3, [r5, #13]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 8006646:	7ba3      	ldrb	r3, [r4, #14]
 8006648:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +  14) =
 800664c:	73ab      	strb	r3, [r5, #14]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800664e:	7be3      	ldrb	r3, [r4, #15]
 8006650:	f003 0307 	and.w	r3, r3, #7
	*(pbuffer +  15) =
 8006654:	73eb      	strb	r3, [r5, #15]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 8006656:	7c23      	ldrb	r3, [r4, #16]
 8006658:	f003 031f 	and.w	r3, r3, #31
	*(pbuffer +  16) =
 800665c:	742b      	strb	r3, [r5, #16]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800665e:	7c63      	ldrb	r3, [r4, #17]
 8006660:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +  17) =
 8006664:	746b      	strb	r3, [r5, #17]
	*(pbuffer +  18) =
		pdata->sigma_estimator__effective_pulse_width_ns;
 8006666:	7ca3      	ldrb	r3, [r4, #18]
	*(pbuffer +  18) =
 8006668:	74ab      	strb	r3, [r5, #18]
	*(pbuffer +  19) =
		pdata->sigma_estimator__effective_ambient_width_ns;
 800666a:	7ce3      	ldrb	r3, [r4, #19]
	*(pbuffer +  19) =
 800666c:	74eb      	strb	r3, [r5, #19]
	*(pbuffer +  20) =
		pdata->sigma_estimator__sigma_ref_mm;
 800666e:	7d23      	ldrb	r3, [r4, #20]
	*(pbuffer +  20) =
 8006670:	752b      	strb	r3, [r5, #20]
	*(pbuffer +  21) =
		pdata->algo__crosstalk_compensation_valid_height_mm;
 8006672:	7d63      	ldrb	r3, [r4, #21]
	*(pbuffer +  21) =
 8006674:	756b      	strb	r3, [r5, #21]
	*(pbuffer +  22) =
		pdata->spare_host_config__static_config_spare_0;
 8006676:	7da3      	ldrb	r3, [r4, #22]
	*(pbuffer +  22) =
 8006678:	75ab      	strb	r3, [r5, #22]
	*(pbuffer +  23) =
		pdata->spare_host_config__static_config_spare_1;
 800667a:	7de3      	ldrb	r3, [r4, #23]
	*(pbuffer +  23) =
 800667c:	75eb      	strb	r3, [r5, #23]
	VL53L1_i2c_encode_uint16_t(
 800667e:	8b20      	ldrh	r0, [r4, #24]
 8006680:	f105 0218 	add.w	r2, r5, #24
 8006684:	2102      	movs	r1, #2
 8006686:	f7ff fcef 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
		pdata->algo__range_ignore_valid_height_mm;
 800668a:	7ea3      	ldrb	r3, [r4, #26]
	*(pbuffer +  26) =
 800668c:	76ab      	strb	r3, [r5, #26]
	*(pbuffer +  27) =
		pdata->algo__range_min_clip;
 800668e:	7ee3      	ldrb	r3, [r4, #27]
	*(pbuffer +  27) =
 8006690:	76eb      	strb	r3, [r5, #27]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 8006692:	7f23      	ldrb	r3, [r4, #28]
 8006694:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +  28) =
 8006698:	772b      	strb	r3, [r5, #28]
	*(pbuffer +  29) =
		pdata->spare_host_config__static_config_spare_2;
 800669a:	7f63      	ldrb	r3, [r4, #29]
	*(pbuffer +  29) =
 800669c:	776b      	strb	r3, [r5, #29]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 800669e:	7fa3      	ldrb	r3, [r4, #30]
 80066a0:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +  30) =
 80066a4:	77ab      	strb	r3, [r5, #30]
	*(pbuffer +  31) =
		pdata->sd_config__reset_stages_lsb;
 80066a6:	7fe3      	ldrb	r3, [r4, #31]
	*(pbuffer +  31) =
 80066a8:	77eb      	strb	r3, [r5, #31]
	LOG_FUNCTION_END(status);


	return status;
 80066aa:	2000      	movs	r0, #0
 80066ac:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80066ae:	f06f 0009 	mvn.w	r0, #9
}
 80066b2:	bd38      	pop	{r3, r4, r5, pc}

080066b4 <VL53L1_i2c_encode_general_config>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 80066b4:	2915      	cmp	r1, #21
{
 80066b6:	b538      	push	{r3, r4, r5, lr}
 80066b8:	4605      	mov	r5, r0
 80066ba:	4614      	mov	r4, r2
	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 80066bc:	d93c      	bls.n	8006738 <VL53L1_i2c_encode_general_config+0x84>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 80066be:	7803      	ldrb	r3, [r0, #0]
	*(pbuffer +   0) =
 80066c0:	7013      	strb	r3, [r2, #0]
	*(pbuffer +   1) =
		pdata->global_config__stream_divider;
 80066c2:	7843      	ldrb	r3, [r0, #1]
	*(pbuffer +   1) =
 80066c4:	7053      	strb	r3, [r2, #1]
	*(pbuffer +   2) =
		pdata->system__interrupt_config_gpio;
 80066c6:	7883      	ldrb	r3, [r0, #2]
	*(pbuffer +   2) =
 80066c8:	7093      	strb	r3, [r2, #2]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 80066ca:	78c3      	ldrb	r3, [r0, #3]
 80066cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +   3) =
 80066d0:	70d3      	strb	r3, [r2, #3]
	VL53L1_i2c_encode_uint16_t(
 80066d2:	8880      	ldrh	r0, [r0, #4]
 80066d4:	3204      	adds	r2, #4
 80066d6:	2102      	movs	r1, #2
 80066d8:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80066dc:	f7ff fcc4 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->cal_config__repeat_rate & 0xFFF,
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 80066e0:	79ab      	ldrb	r3, [r5, #6]
 80066e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +   6) =
 80066e6:	71a3      	strb	r3, [r4, #6]
	*(pbuffer +   7) =
		pdata->phasecal_config__timeout_macrop;
 80066e8:	79eb      	ldrb	r3, [r5, #7]
	*(pbuffer +   7) =
 80066ea:	71e3      	strb	r3, [r4, #7]
	*(pbuffer +   8) =
		pdata->phasecal_config__target;
 80066ec:	7a2b      	ldrb	r3, [r5, #8]
	*(pbuffer +   8) =
 80066ee:	7223      	strb	r3, [r4, #8]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 80066f0:	7a6b      	ldrb	r3, [r5, #9]
 80066f2:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +   9) =
 80066f6:	7263      	strb	r3, [r4, #9]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 80066f8:	7aab      	ldrb	r3, [r5, #10]
 80066fa:	f003 0307 	and.w	r3, r3, #7
	*(pbuffer +  11) =
 80066fe:	72e3      	strb	r3, [r4, #11]
	VL53L1_i2c_encode_uint16_t(
 8006700:	f104 020c 	add.w	r2, r4, #12
 8006704:	89a8      	ldrh	r0, [r5, #12]
 8006706:	2102      	movs	r1, #2
 8006708:	f7ff fcae 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 800670c:	f104 020e 	add.w	r2, r4, #14
 8006710:	89e8      	ldrh	r0, [r5, #14]
 8006712:	2102      	movs	r1, #2
 8006714:	f7ff fca8 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 8006718:	8a28      	ldrh	r0, [r5, #16]
 800671a:	f104 0210 	add.w	r2, r4, #16
 800671e:	2102      	movs	r1, #2
 8006720:	f7ff fca2 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
		pdata->dss_config__manual_block_select;
 8006724:	7cab      	ldrb	r3, [r5, #18]
	*(pbuffer +  18) =
 8006726:	74a3      	strb	r3, [r4, #18]
	*(pbuffer +  19) =
		pdata->dss_config__aperture_attenuation;
 8006728:	7ceb      	ldrb	r3, [r5, #19]
	*(pbuffer +  19) =
 800672a:	74e3      	strb	r3, [r4, #19]
	*(pbuffer +  20) =
		pdata->dss_config__max_spads_limit;
 800672c:	7d2b      	ldrb	r3, [r5, #20]
	*(pbuffer +  20) =
 800672e:	7523      	strb	r3, [r4, #20]
	*(pbuffer +  21) =
		pdata->dss_config__min_spads_limit;
 8006730:	7d6b      	ldrb	r3, [r5, #21]
	*(pbuffer +  21) =
 8006732:	7563      	strb	r3, [r4, #21]
	LOG_FUNCTION_END(status);


	return status;
 8006734:	2000      	movs	r0, #0
 8006736:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8006738:	f06f 0009 	mvn.w	r0, #9
}
 800673c:	bd38      	pop	{r3, r4, r5, pc}

0800673e <VL53L1_i2c_encode_timing_config>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 800673e:	2916      	cmp	r1, #22
{
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4605      	mov	r5, r0
 8006744:	4614      	mov	r4, r2
	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 8006746:	d93a      	bls.n	80067be <VL53L1_i2c_encode_timing_config+0x80>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 8006748:	7803      	ldrb	r3, [r0, #0]
 800674a:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +   0) =
 800674e:	7013      	strb	r3, [r2, #0]
	*(pbuffer +   1) =
		pdata->mm_config__timeout_macrop_a_lo;
 8006750:	7843      	ldrb	r3, [r0, #1]
	*(pbuffer +   1) =
 8006752:	7053      	strb	r3, [r2, #1]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 8006754:	7883      	ldrb	r3, [r0, #2]
 8006756:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +   2) =
 800675a:	7093      	strb	r3, [r2, #2]
	*(pbuffer +   3) =
		pdata->mm_config__timeout_macrop_b_lo;
 800675c:	78c3      	ldrb	r3, [r0, #3]
	*(pbuffer +   3) =
 800675e:	70d3      	strb	r3, [r2, #3]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 8006760:	7903      	ldrb	r3, [r0, #4]
 8006762:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +   4) =
 8006766:	7113      	strb	r3, [r2, #4]
	*(pbuffer +   5) =
		pdata->range_config__timeout_macrop_a_lo;
 8006768:	7943      	ldrb	r3, [r0, #5]
	*(pbuffer +   5) =
 800676a:	7153      	strb	r3, [r2, #5]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 800676c:	7983      	ldrb	r3, [r0, #6]
 800676e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	*(pbuffer +   6) =
 8006772:	7193      	strb	r3, [r2, #6]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 8006774:	79c3      	ldrb	r3, [r0, #7]
 8006776:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +   7) =
 800677a:	71d3      	strb	r3, [r2, #7]
	*(pbuffer +   8) =
		pdata->range_config__timeout_macrop_b_lo;
 800677c:	7a03      	ldrb	r3, [r0, #8]
	*(pbuffer +   8) =
 800677e:	7213      	strb	r3, [r2, #8]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 8006780:	7a43      	ldrb	r3, [r0, #9]
 8006782:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	*(pbuffer +   9) =
 8006786:	7253      	strb	r3, [r2, #9]
	VL53L1_i2c_encode_uint16_t(
 8006788:	2102      	movs	r1, #2
 800678a:	320a      	adds	r2, #10
 800678c:	8940      	ldrh	r0, [r0, #10]
 800678e:	f7ff fc6b 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 8006792:	f104 020c 	add.w	r2, r4, #12
 8006796:	89a8      	ldrh	r0, [r5, #12]
 8006798:	2102      	movs	r1, #2
 800679a:	f7ff fc65 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
		pdata->range_config__valid_phase_low;
 800679e:	7bab      	ldrb	r3, [r5, #14]
	*(pbuffer +  14) =
 80067a0:	73a3      	strb	r3, [r4, #14]
	*(pbuffer +  15) =
		pdata->range_config__valid_phase_high;
 80067a2:	7beb      	ldrb	r3, [r5, #15]
	*(pbuffer +  15) =
 80067a4:	73e3      	strb	r3, [r4, #15]
	VL53L1_i2c_encode_uint32_t(
 80067a6:	6928      	ldr	r0, [r5, #16]
 80067a8:	f104 0212 	add.w	r2, r4, #18
 80067ac:	2104      	movs	r1, #4
 80067ae:	f7ff fc84 	bl	80060ba <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 80067b2:	7d2b      	ldrb	r3, [r5, #20]
 80067b4:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +  22) =
 80067b8:	75a3      	strb	r3, [r4, #22]
	LOG_FUNCTION_END(status);


	return status;
 80067ba:	2000      	movs	r0, #0
 80067bc:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80067be:	f06f 0009 	mvn.w	r0, #9
}
 80067c2:	bd38      	pop	{r3, r4, r5, pc}

080067c4 <VL53L1_i2c_encode_dynamic_config>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 80067c4:	2911      	cmp	r1, #17
{
 80067c6:	b538      	push	{r3, r4, r5, lr}
 80067c8:	4604      	mov	r4, r0
 80067ca:	4615      	mov	r5, r2
	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 80067cc:	d939      	bls.n	8006842 <VL53L1_i2c_encode_dynamic_config+0x7e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 80067ce:	7803      	ldrb	r3, [r0, #0]
 80067d0:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +   0) =
 80067d4:	f802 3b01 	strb.w	r3, [r2], #1
	VL53L1_i2c_encode_uint16_t(
 80067d8:	2102      	movs	r1, #2
 80067da:	8840      	ldrh	r0, [r0, #2]
 80067dc:	f7ff fc44 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 80067e0:	88a0      	ldrh	r0, [r4, #4]
 80067e2:	1cea      	adds	r2, r5, #3
 80067e4:	2102      	movs	r1, #2
 80067e6:	f7ff fc3f 	bl	8006068 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 80067ea:	79a3      	ldrb	r3, [r4, #6]
 80067ec:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +   5) =
 80067f0:	716b      	strb	r3, [r5, #5]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 80067f2:	79e3      	ldrb	r3, [r4, #7]
 80067f4:	f003 0307 	and.w	r3, r3, #7
	*(pbuffer +   6) =
 80067f8:	71ab      	strb	r3, [r5, #6]
	*(pbuffer +   7) =
		pdata->sd_config__woi_sd0;
 80067fa:	7a23      	ldrb	r3, [r4, #8]
	*(pbuffer +   7) =
 80067fc:	71eb      	strb	r3, [r5, #7]
	*(pbuffer +   8) =
		pdata->sd_config__woi_sd1;
 80067fe:	7a63      	ldrb	r3, [r4, #9]
	*(pbuffer +   8) =
 8006800:	722b      	strb	r3, [r5, #8]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 8006802:	7aa3      	ldrb	r3, [r4, #10]
 8006804:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +   9) =
 8006808:	726b      	strb	r3, [r5, #9]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800680a:	7ae3      	ldrb	r3, [r4, #11]
 800680c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	*(pbuffer +  10) =
 8006810:	72ab      	strb	r3, [r5, #10]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 8006812:	7b23      	ldrb	r3, [r4, #12]
 8006814:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +  11) =
 8006818:	72eb      	strb	r3, [r5, #11]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 800681a:	7b63      	ldrb	r3, [r4, #13]
 800681c:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +  12) =
 8006820:	732b      	strb	r3, [r5, #12]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 8006822:	7ba3      	ldrb	r3, [r4, #14]
 8006824:	f003 030f 	and.w	r3, r3, #15
	*(pbuffer +  13) =
 8006828:	736b      	strb	r3, [r5, #13]
	*(pbuffer +  14) =
		pdata->roi_config__user_roi_centre_spad;
 800682a:	7be3      	ldrb	r3, [r4, #15]
	*(pbuffer +  14) =
 800682c:	73ab      	strb	r3, [r5, #14]
	*(pbuffer +  15) =
		pdata->roi_config__user_roi_requested_global_xy_size;
 800682e:	7c23      	ldrb	r3, [r4, #16]
	*(pbuffer +  15) =
 8006830:	73eb      	strb	r3, [r5, #15]
	*(pbuffer +  16) =
		pdata->system__sequence_config;
 8006832:	7c63      	ldrb	r3, [r4, #17]
	*(pbuffer +  16) =
 8006834:	742b      	strb	r3, [r5, #16]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 8006836:	7ca3      	ldrb	r3, [r4, #18]
 8006838:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +  17) =
 800683c:	746b      	strb	r3, [r5, #17]
	LOG_FUNCTION_END(status);


	return status;
 800683e:	2000      	movs	r0, #0
 8006840:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8006842:	f06f 0009 	mvn.w	r0, #9
}
 8006846:	bd38      	pop	{r3, r4, r5, pc}

08006848 <VL53L1_i2c_encode_system_control>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 8006848:	2904      	cmp	r1, #4
 800684a:	d913      	bls.n	8006874 <VL53L1_i2c_encode_system_control+0x2c>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800684c:	7803      	ldrb	r3, [r0, #0]
 800684e:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +   0) =
 8006852:	7013      	strb	r3, [r2, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 8006854:	7843      	ldrb	r3, [r0, #1]
 8006856:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +   1) =
 800685a:	7053      	strb	r3, [r2, #1]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 800685c:	7883      	ldrb	r3, [r0, #2]
 800685e:	f003 0301 	and.w	r3, r3, #1
	*(pbuffer +   2) =
 8006862:	7093      	strb	r3, [r2, #2]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 8006864:	78c3      	ldrb	r3, [r0, #3]
 8006866:	f003 0303 	and.w	r3, r3, #3
	*(pbuffer +   3) =
 800686a:	70d3      	strb	r3, [r2, #3]
	*(pbuffer +   4) =
		pdata->system__mode_start;
 800686c:	7903      	ldrb	r3, [r0, #4]
	*(pbuffer +   4) =
 800686e:	7113      	strb	r3, [r2, #4]
	LOG_FUNCTION_END(status);


	return status;
 8006870:	2000      	movs	r0, #0
 8006872:	4770      	bx	lr
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8006874:	f06f 0009 	mvn.w	r0, #9
}
 8006878:	4770      	bx	lr

0800687a <VL53L1_set_system_control>:


VL53L1_Error VL53L1_set_system_control(
	VL53L1_DEV                 Dev,
	VL53L1_system_control_t   *pdata)
{
 800687a:	b513      	push	{r0, r1, r4, lr}
 800687c:	4604      	mov	r4, r0
	uint8_t comms_buffer[VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_i2c_encode_system_control(
 800687e:	466a      	mov	r2, sp
{
 8006880:	4608      	mov	r0, r1
		status = VL53L1_i2c_encode_system_control(
 8006882:	2105      	movs	r1, #5
 8006884:	f7ff ffe0 	bl	8006848 <VL53L1_i2c_encode_system_control>
			pdata,
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
			comms_buffer);

	if (status == VL53L1_ERROR_NONE)
 8006888:	b928      	cbnz	r0, 8006896 <VL53L1_set_system_control+0x1c>
		status = VL53L1_WriteMulti(
 800688a:	2305      	movs	r3, #5
 800688c:	466a      	mov	r2, sp
 800688e:	2183      	movs	r1, #131	; 0x83
 8006890:	4620      	mov	r0, r4
 8006892:	f000 faaf 	bl	8006df4 <VL53L1_WriteMulti>
			VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES);

	LOG_FUNCTION_END(status);

	return status;
}
 8006896:	b002      	add	sp, #8
 8006898:	bd10      	pop	{r4, pc}

0800689a <VL53L1_i2c_decode_system_results>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 800689a:	282b      	cmp	r0, #43	; 0x2b
{
 800689c:	b538      	push	{r3, r4, r5, lr}
 800689e:	460d      	mov	r5, r1
 80068a0:	4614      	mov	r4, r2
	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 80068a2:	f240 8086 	bls.w	80069b2 <VL53L1_i2c_decode_system_results+0x118>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 80068a6:	780b      	ldrb	r3, [r1, #0]
 80068a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->result__interrupt_status =
 80068ac:	7013      	strb	r3, [r2, #0]
	pdata->result__range_status =
 80068ae:	784b      	ldrb	r3, [r1, #1]
 80068b0:	7053      	strb	r3, [r2, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 80068b2:	788b      	ldrb	r3, [r1, #2]
 80068b4:	f003 030f 	and.w	r3, r3, #15
	pdata->result__report_status =
 80068b8:	7093      	strb	r3, [r2, #2]
	pdata->result__stream_count =
 80068ba:	78cb      	ldrb	r3, [r1, #3]
 80068bc:	70d3      	strb	r3, [r2, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 80068be:	3104      	adds	r1, #4
 80068c0:	2002      	movs	r0, #2
 80068c2:	f7ff fbd9 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 80068c6:	1da9      	adds	r1, r5, #6
	pdata->result__dss_actual_effective_spads_sd0 =
 80068c8:	80a0      	strh	r0, [r4, #4]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 80068ca:	2002      	movs	r0, #2
 80068cc:	f7ff fbd4 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 80068d0:	f105 0108 	add.w	r1, r5, #8
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 80068d4:	80e0      	strh	r0, [r4, #6]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 80068d6:	2002      	movs	r0, #2
 80068d8:	f7ff fbce 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 80068dc:	f105 010a 	add.w	r1, r5, #10
	pdata->result__ambient_count_rate_mcps_sd0 =
 80068e0:	8120      	strh	r0, [r4, #8]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 80068e2:	2002      	movs	r0, #2
 80068e4:	f7ff fbc8 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 80068e8:	f105 010c 	add.w	r1, r5, #12
	pdata->result__sigma_sd0 =
 80068ec:	8160      	strh	r0, [r4, #10]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 80068ee:	2002      	movs	r0, #2
 80068f0:	f7ff fbc2 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 80068f4:	f105 010e 	add.w	r1, r5, #14
	pdata->result__phase_sd0 =
 80068f8:	81a0      	strh	r0, [r4, #12]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 80068fa:	2002      	movs	r0, #2
 80068fc:	f7ff fbbc 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 8006900:	f105 0110 	add.w	r1, r5, #16
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 8006904:	81e0      	strh	r0, [r4, #14]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 8006906:	2002      	movs	r0, #2
 8006908:	f7ff fbb6 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 800690c:	f105 0112 	add.w	r1, r5, #18
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 8006910:	8220      	strh	r0, [r4, #16]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 8006912:	2002      	movs	r0, #2
 8006914:	f7ff fbb0 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 8006918:	f105 0114 	add.w	r1, r5, #20
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 800691c:	8260      	strh	r0, [r4, #18]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 800691e:	2002      	movs	r0, #2
 8006920:	f7ff fbaa 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 8006924:	f105 0116 	add.w	r1, r5, #22
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 8006928:	82a0      	strh	r0, [r4, #20]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800692a:	2002      	movs	r0, #2
 800692c:	f7ff fba4 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8006930:	f105 0118 	add.w	r1, r5, #24
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 8006934:	82e0      	strh	r0, [r4, #22]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8006936:	2002      	movs	r0, #2
 8006938:	f7ff fb9e 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 800693c:	f105 011a 	add.w	r1, r5, #26
	pdata->result__dss_actual_effective_spads_sd1 =
 8006940:	8320      	strh	r0, [r4, #24]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 8006942:	2002      	movs	r0, #2
 8006944:	f7ff fb98 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 8006948:	f105 011c 	add.w	r1, r5, #28
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 800694c:	8360      	strh	r0, [r4, #26]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 800694e:	2002      	movs	r0, #2
 8006950:	f7ff fb92 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 8006954:	f105 011e 	add.w	r1, r5, #30
	pdata->result__ambient_count_rate_mcps_sd1 =
 8006958:	83a0      	strh	r0, [r4, #28]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 800695a:	2002      	movs	r0, #2
 800695c:	f7ff fb8c 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 8006960:	f105 0120 	add.w	r1, r5, #32
	pdata->result__sigma_sd1 =
 8006964:	83e0      	strh	r0, [r4, #30]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 8006966:	2002      	movs	r0, #2
 8006968:	f7ff fb86 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800696c:	f105 0122 	add.w	r1, r5, #34	; 0x22
	pdata->result__phase_sd1 =
 8006970:	8420      	strh	r0, [r4, #32]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 8006972:	2002      	movs	r0, #2
 8006974:	f7ff fb80 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 8006978:	f105 0124 	add.w	r1, r5, #36	; 0x24
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800697c:	8460      	strh	r0, [r4, #34]	; 0x22
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 800697e:	2002      	movs	r0, #2
 8006980:	f7ff fb7a 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 8006984:	f105 0126 	add.w	r1, r5, #38	; 0x26
	pdata->result__spare_0_sd1 =
 8006988:	84a0      	strh	r0, [r4, #36]	; 0x24
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 800698a:	2002      	movs	r0, #2
 800698c:	f7ff fb74 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 8006990:	f105 0128 	add.w	r1, r5, #40	; 0x28
	pdata->result__spare_1_sd1 =
 8006994:	84e0      	strh	r0, [r4, #38]	; 0x26
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 8006996:	2002      	movs	r0, #2
 8006998:	f7ff fb6e 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->result__spare_2_sd1 =
 800699c:	8520      	strh	r0, [r4, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 800699e:	f895 302a 	ldrb.w	r3, [r5, #42]	; 0x2a
 80069a2:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 80069a6:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
 80069aa:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 80069ae:	2000      	movs	r0, #0
 80069b0:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 80069b2:	f06f 0009 	mvn.w	r0, #9
}
 80069b6:	bd38      	pop	{r3, r4, r5, pc}

080069b8 <VL53L1_i2c_decode_core_results>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 80069b8:	2820      	cmp	r0, #32
{
 80069ba:	b538      	push	{r3, r4, r5, lr}
 80069bc:	460d      	mov	r5, r1
 80069be:	4614      	mov	r4, r2
	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 80069c0:	d932      	bls.n	8006a28 <VL53L1_i2c_decode_core_results+0x70>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 80069c2:	2004      	movs	r0, #4
 80069c4:	f7ff fb81 	bl	80060ca <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 80069c8:	1d29      	adds	r1, r5, #4
	pdata->result_core__ambient_window_events_sd0 =
 80069ca:	6020      	str	r0, [r4, #0]
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 80069cc:	2004      	movs	r0, #4
 80069ce:	f7ff fb7c 	bl	80060ca <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 80069d2:	f105 0108 	add.w	r1, r5, #8
	pdata->result_core__ranging_total_events_sd0 =
 80069d6:	6060      	str	r0, [r4, #4]
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 80069d8:	2004      	movs	r0, #4
 80069da:	f7ff fb80 	bl	80060de <VL53L1_i2c_decode_int32_t>
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 80069de:	f105 010c 	add.w	r1, r5, #12
	pdata->result_core__signal_total_events_sd0 =
 80069e2:	60a0      	str	r0, [r4, #8]
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 80069e4:	2004      	movs	r0, #4
 80069e6:	f7ff fb70 	bl	80060ca <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 80069ea:	f105 0110 	add.w	r1, r5, #16
	pdata->result_core__total_periods_elapsed_sd0 =
 80069ee:	60e0      	str	r0, [r4, #12]
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 80069f0:	2004      	movs	r0, #4
 80069f2:	f7ff fb6a 	bl	80060ca <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 80069f6:	f105 0114 	add.w	r1, r5, #20
	pdata->result_core__ambient_window_events_sd1 =
 80069fa:	6120      	str	r0, [r4, #16]
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 80069fc:	2004      	movs	r0, #4
 80069fe:	f7ff fb64 	bl	80060ca <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 8006a02:	f105 0118 	add.w	r1, r5, #24
	pdata->result_core__ranging_total_events_sd1 =
 8006a06:	6160      	str	r0, [r4, #20]
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 8006a08:	2004      	movs	r0, #4
 8006a0a:	f7ff fb68 	bl	80060de <VL53L1_i2c_decode_int32_t>
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 8006a0e:	f105 011c 	add.w	r1, r5, #28
	pdata->result_core__signal_total_events_sd1 =
 8006a12:	61a0      	str	r0, [r4, #24]
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 8006a14:	2004      	movs	r0, #4
 8006a16:	f7ff fb58 	bl	80060ca <VL53L1_i2c_decode_uint32_t>
	pdata->result_core__total_periods_elapsed_sd1 =
 8006a1a:	61e0      	str	r0, [r4, #28]
	pdata->result_core__spare_0 =
 8006a1c:	f895 3020 	ldrb.w	r3, [r5, #32]
 8006a20:	f884 3020 	strb.w	r3, [r4, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 8006a24:	2000      	movs	r0, #0
 8006a26:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8006a28:	f06f 0009 	mvn.w	r0, #9
}
 8006a2c:	bd38      	pop	{r3, r4, r5, pc}

08006a2e <VL53L1_i2c_decode_debug_results>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 8006a2e:	2837      	cmp	r0, #55	; 0x37
{
 8006a30:	b538      	push	{r3, r4, r5, lr}
 8006a32:	460d      	mov	r5, r1
 8006a34:	4614      	mov	r4, r2
	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 8006a36:	f240 80d0 	bls.w	8006bda <VL53L1_i2c_decode_debug_results+0x1ac>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 8006a3a:	2002      	movs	r0, #2
 8006a3c:	f7ff fb1c 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->phasecal_result__reference_phase =
 8006a40:	8020      	strh	r0, [r4, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 8006a42:	78ab      	ldrb	r3, [r5, #2]
 8006a44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->phasecal_result__vcsel_start =
 8006a48:	70a3      	strb	r3, [r4, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 8006a4a:	78eb      	ldrb	r3, [r5, #3]
 8006a4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->ref_spad_char_result__num_actual_ref_spads =
 8006a50:	70e3      	strb	r3, [r4, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 8006a52:	792b      	ldrb	r3, [r5, #4]
 8006a54:	f003 0303 	and.w	r3, r3, #3
	pdata->ref_spad_char_result__ref_location =
 8006a58:	7123      	strb	r3, [r4, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 8006a5a:	796b      	ldrb	r3, [r5, #5]
 8006a5c:	f003 0301 	and.w	r3, r3, #1
	pdata->vhv_result__coldboot_status =
 8006a60:	7163      	strb	r3, [r4, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 8006a62:	79ab      	ldrb	r3, [r5, #6]
 8006a64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->vhv_result__search_result =
 8006a68:	71a3      	strb	r3, [r4, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 8006a6a:	79eb      	ldrb	r3, [r5, #7]
 8006a6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->vhv_result__latest_setting =
 8006a70:	71e3      	strb	r3, [r4, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 8006a72:	f105 0108 	add.w	r1, r5, #8
 8006a76:	2002      	movs	r0, #2
 8006a78:	f7ff fafe 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
 8006a7c:	f3c0 0009 	ubfx	r0, r0, #0, #10
	pdata->result__osc_calibrate_val =
 8006a80:	8120      	strh	r0, [r4, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 8006a82:	7aab      	ldrb	r3, [r5, #10]
 8006a84:	f003 0303 	and.w	r3, r3, #3
	pdata->ana_config__powerdown_go1 =
 8006a88:	72a3      	strb	r3, [r4, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 8006a8a:	7aeb      	ldrb	r3, [r5, #11]
 8006a8c:	f003 0303 	and.w	r3, r3, #3
	pdata->ana_config__ref_bg_ctrl =
 8006a90:	72e3      	strb	r3, [r4, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 8006a92:	7b2b      	ldrb	r3, [r5, #12]
 8006a94:	f003 030f 	and.w	r3, r3, #15
	pdata->ana_config__regdvdd1v2_ctrl =
 8006a98:	7323      	strb	r3, [r4, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 8006a9a:	7b6b      	ldrb	r3, [r5, #13]
 8006a9c:	f003 0307 	and.w	r3, r3, #7
	pdata->ana_config__osc_slow_ctrl =
 8006aa0:	7363      	strb	r3, [r4, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 8006aa2:	7bab      	ldrb	r3, [r5, #14]
 8006aa4:	f003 0301 	and.w	r3, r3, #1
	pdata->test_mode__status =
 8006aa8:	73a3      	strb	r3, [r4, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 8006aaa:	7beb      	ldrb	r3, [r5, #15]
 8006aac:	f003 0303 	and.w	r3, r3, #3
	pdata->firmware__system_status =
 8006ab0:	73e3      	strb	r3, [r4, #15]
	pdata->firmware__mode_status =
 8006ab2:	7c2b      	ldrb	r3, [r5, #16]
 8006ab4:	7423      	strb	r3, [r4, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 8006ab6:	7c6b      	ldrb	r3, [r5, #17]
 8006ab8:	7463      	strb	r3, [r4, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 8006aba:	f105 0112 	add.w	r1, r5, #18
 8006abe:	2002      	movs	r0, #2
 8006ac0:	f7ff fada 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
 8006ac4:	f3c0 000b 	ubfx	r0, r0, #0, #12
	pdata->firmware__cal_repeat_rate_counter =
 8006ac8:	8260      	strh	r0, [r4, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 8006aca:	f105 0116 	add.w	r1, r5, #22
 8006ace:	2002      	movs	r0, #2
 8006ad0:	f7ff fad2 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8006ad4:	f105 0118 	add.w	r1, r5, #24
	pdata->gph__system__thresh_high =
 8006ad8:	82a0      	strh	r0, [r4, #20]
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 8006ada:	2002      	movs	r0, #2
 8006adc:	f7ff facc 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->gph__system__thresh_low =
 8006ae0:	82e0      	strh	r0, [r4, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 8006ae2:	7eab      	ldrb	r3, [r5, #26]
 8006ae4:	f003 0301 	and.w	r3, r3, #1
	pdata->gph__system__enable_xtalk_per_quadrant =
 8006ae8:	7623      	strb	r3, [r4, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 8006aea:	7eeb      	ldrb	r3, [r5, #27]
 8006aec:	f003 0307 	and.w	r3, r3, #7
	pdata->gph__spare_0 =
 8006af0:	7663      	strb	r3, [r4, #25]
	pdata->gph__sd_config__woi_sd0 =
 8006af2:	7f2b      	ldrb	r3, [r5, #28]
 8006af4:	76a3      	strb	r3, [r4, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 8006af6:	7f6b      	ldrb	r3, [r5, #29]
 8006af8:	76e3      	strb	r3, [r4, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 8006afa:	7fab      	ldrb	r3, [r5, #30]
 8006afc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->gph__sd_config__initial_phase_sd0 =
 8006b00:	7723      	strb	r3, [r4, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 8006b02:	7feb      	ldrb	r3, [r5, #31]
 8006b04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->gph__sd_config__initial_phase_sd1 =
 8006b08:	7763      	strb	r3, [r4, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 8006b0a:	f895 3020 	ldrb.w	r3, [r5, #32]
 8006b0e:	f003 0303 	and.w	r3, r3, #3
	pdata->gph__sd_config__first_order_select =
 8006b12:	77a3      	strb	r3, [r4, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 8006b14:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 8006b18:	f003 030f 	and.w	r3, r3, #15
	pdata->gph__sd_config__quantifier =
 8006b1c:	77e3      	strb	r3, [r4, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 8006b1e:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 8006b22:	f884 3020 	strb.w	r3, [r4, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 8006b26:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
 8006b2a:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 8006b2e:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8006b32:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 8006b36:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
 8006b3a:	f003 0301 	and.w	r3, r3, #1
	pdata->gph__gph_id =
 8006b3e:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 8006b42:	f895 3026 	ldrb.w	r3, [r5, #38]	; 0x26
 8006b46:	f003 0303 	and.w	r3, r3, #3
	pdata->system__interrupt_set =
 8006b4a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 8006b4e:	f895 3027 	ldrb.w	r3, [r5, #39]	; 0x27
 8006b52:	f003 031f 	and.w	r3, r3, #31
	pdata->interrupt_manager__enables =
 8006b56:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 8006b5a:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8006b5e:	f003 031f 	and.w	r3, r3, #31
	pdata->interrupt_manager__clear =
 8006b62:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 8006b66:	f895 3029 	ldrb.w	r3, [r5, #41]	; 0x29
 8006b6a:	f003 031f 	and.w	r3, r3, #31
	pdata->interrupt_manager__status =
 8006b6e:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 8006b72:	f895 302a 	ldrb.w	r3, [r5, #42]	; 0x2a
 8006b76:	f003 0301 	and.w	r3, r3, #1
	pdata->mcu_to_host_bank__wr_access_en =
 8006b7a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 8006b7e:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
 8006b82:	f003 0301 	and.w	r3, r3, #1
	pdata->power_management__go1_reset_status =
 8006b86:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 8006b8a:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8006b8e:	f003 0303 	and.w	r3, r3, #3
	pdata->pad_startup_mode__value_ro =
 8006b92:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 8006b96:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 8006b9a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->pad_startup_mode__value_ctrl =
 8006b9e:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 8006ba2:	f105 012e 	add.w	r1, r5, #46	; 0x2e
 8006ba6:	2004      	movs	r0, #4
 8006ba8:	f7ff fa8f 	bl	80060ca <VL53L1_i2c_decode_uint32_t>
 8006bac:	f3c0 0011 	ubfx	r0, r0, #0, #18
	pdata->pll_period_us =
 8006bb0:	62e0      	str	r0, [r4, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 8006bb2:	f105 0132 	add.w	r1, r5, #50	; 0x32
 8006bb6:	2004      	movs	r0, #4
 8006bb8:	f7ff fa87 	bl	80060ca <VL53L1_i2c_decode_uint32_t>
	pdata->interrupt_scheduler__data_out =
 8006bbc:	6320      	str	r0, [r4, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 8006bbe:	f895 3036 	ldrb.w	r3, [r5, #54]	; 0x36
 8006bc2:	f003 0301 	and.w	r3, r3, #1
	pdata->nvm_bist__complete =
 8006bc6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 8006bca:	f895 3037 	ldrb.w	r3, [r5, #55]	; 0x37
 8006bce:	f003 0301 	and.w	r3, r3, #1
	pdata->nvm_bist__status =
 8006bd2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 8006bd6:	2000      	movs	r0, #0
 8006bd8:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8006bda:	f06f 0009 	mvn.w	r0, #9
}
 8006bde:	bd38      	pop	{r3, r4, r5, pc}

08006be0 <VL53L1_i2c_decode_nvm_copy_data>:

	VL53L1_Error status = VL53L1_ERROR_NONE;

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 8006be0:	2830      	cmp	r0, #48	; 0x30
{
 8006be2:	b538      	push	{r3, r4, r5, lr}
 8006be4:	460d      	mov	r5, r1
 8006be6:	4614      	mov	r4, r2
	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 8006be8:	f240 809c 	bls.w	8006d24 <VL53L1_i2c_decode_nvm_copy_data+0x144>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;

	pdata->identification__model_id =
		(*(pbuffer +   0));
 8006bec:	780b      	ldrb	r3, [r1, #0]
	pdata->identification__model_id =
 8006bee:	7013      	strb	r3, [r2, #0]
	pdata->identification__module_type =
 8006bf0:	784b      	ldrb	r3, [r1, #1]
 8006bf2:	7053      	strb	r3, [r2, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 8006bf4:	788b      	ldrb	r3, [r1, #2]
 8006bf6:	7093      	strb	r3, [r2, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 8006bf8:	3103      	adds	r1, #3
 8006bfa:	2002      	movs	r0, #2
 8006bfc:	f7ff fa3c 	bl	8006078 <VL53L1_i2c_decode_uint16_t>
	pdata->identification__module_id =
 8006c00:	80a0      	strh	r0, [r4, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 8006c02:	796b      	ldrb	r3, [r5, #5]
 8006c04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->ana_config__fast_osc__trim_max =
 8006c08:	71a3      	strb	r3, [r4, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 8006c0a:	79ab      	ldrb	r3, [r5, #6]
 8006c0c:	f003 0307 	and.w	r3, r3, #7
	pdata->ana_config__fast_osc__freq_set =
 8006c10:	71e3      	strb	r3, [r4, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 8006c12:	79eb      	ldrb	r3, [r5, #7]
 8006c14:	f003 0307 	and.w	r3, r3, #7
	pdata->ana_config__vcsel_trim =
 8006c18:	7223      	strb	r3, [r4, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 8006c1a:	7a2b      	ldrb	r3, [r5, #8]
 8006c1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->ana_config__vcsel_selion =
 8006c20:	7263      	strb	r3, [r4, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 8006c22:	7a6b      	ldrb	r3, [r5, #9]
 8006c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->ana_config__vcsel_selion_max =
 8006c28:	72a3      	strb	r3, [r4, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 8006c2a:	7aab      	ldrb	r3, [r5, #10]
 8006c2c:	f003 0301 	and.w	r3, r3, #1
	pdata->protected_laser_safety__lock_bit =
 8006c30:	72e3      	strb	r3, [r4, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 8006c32:	7aeb      	ldrb	r3, [r5, #11]
 8006c34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	pdata->laser_safety__key =
 8006c38:	7323      	strb	r3, [r4, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 8006c3a:	7b2b      	ldrb	r3, [r5, #12]
 8006c3c:	f003 0301 	and.w	r3, r3, #1
	pdata->laser_safety__key_ro =
 8006c40:	7363      	strb	r3, [r4, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 8006c42:	7b6b      	ldrb	r3, [r5, #13]
 8006c44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->laser_safety__clip =
 8006c48:	73a3      	strb	r3, [r4, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 8006c4a:	7bab      	ldrb	r3, [r5, #14]
 8006c4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	pdata->laser_safety__mult =
 8006c50:	73e3      	strb	r3, [r4, #15]
	pdata->global_config__spad_enables_rtn_0 =
 8006c52:	7beb      	ldrb	r3, [r5, #15]
 8006c54:	7423      	strb	r3, [r4, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 8006c56:	7c2b      	ldrb	r3, [r5, #16]
 8006c58:	7463      	strb	r3, [r4, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 8006c5a:	7c6b      	ldrb	r3, [r5, #17]
 8006c5c:	74a3      	strb	r3, [r4, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 8006c5e:	7cab      	ldrb	r3, [r5, #18]
 8006c60:	74e3      	strb	r3, [r4, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 8006c62:	7ceb      	ldrb	r3, [r5, #19]
 8006c64:	7523      	strb	r3, [r4, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 8006c66:	7d2b      	ldrb	r3, [r5, #20]
 8006c68:	7563      	strb	r3, [r4, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 8006c6a:	7d6b      	ldrb	r3, [r5, #21]
 8006c6c:	75a3      	strb	r3, [r4, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 8006c6e:	7dab      	ldrb	r3, [r5, #22]
 8006c70:	75e3      	strb	r3, [r4, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 8006c72:	7deb      	ldrb	r3, [r5, #23]
 8006c74:	7623      	strb	r3, [r4, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 8006c76:	7e2b      	ldrb	r3, [r5, #24]
 8006c78:	7663      	strb	r3, [r4, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 8006c7a:	7e6b      	ldrb	r3, [r5, #25]
 8006c7c:	76a3      	strb	r3, [r4, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 8006c7e:	7eab      	ldrb	r3, [r5, #26]
 8006c80:	76e3      	strb	r3, [r4, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 8006c82:	7eeb      	ldrb	r3, [r5, #27]
 8006c84:	7723      	strb	r3, [r4, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 8006c86:	7f2b      	ldrb	r3, [r5, #28]
 8006c88:	7763      	strb	r3, [r4, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 8006c8a:	7f6b      	ldrb	r3, [r5, #29]
 8006c8c:	77a3      	strb	r3, [r4, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 8006c8e:	7fab      	ldrb	r3, [r5, #30]
 8006c90:	77e3      	strb	r3, [r4, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 8006c92:	7feb      	ldrb	r3, [r5, #31]
 8006c94:	f884 3020 	strb.w	r3, [r4, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 8006c98:	f895 3020 	ldrb.w	r3, [r5, #32]
 8006c9c:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 8006ca0:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 8006ca4:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 8006ca8:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 8006cac:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 8006cb0:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
 8006cb4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 8006cb8:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 8006cbc:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 8006cc0:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
 8006cc4:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 8006cc8:	f895 3026 	ldrb.w	r3, [r5, #38]	; 0x26
 8006ccc:	f884 3027 	strb.w	r3, [r4, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 8006cd0:	f895 3027 	ldrb.w	r3, [r5, #39]	; 0x27
 8006cd4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 8006cd8:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8006cdc:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 8006ce0:	f895 3029 	ldrb.w	r3, [r5, #41]	; 0x29
 8006ce4:	f884 302a 	strb.w	r3, [r4, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 8006ce8:	f895 302a 	ldrb.w	r3, [r5, #42]	; 0x2a
 8006cec:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 8006cf0:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
 8006cf4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 8006cf8:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8006cfc:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 8006d00:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 8006d04:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 8006d08:	f895 302e 	ldrb.w	r3, [r5, #46]	; 0x2e
 8006d0c:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 8006d10:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 8006d14:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 8006d18:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
 8006d1c:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 8006d20:	2000      	movs	r0, #0
 8006d22:	bd38      	pop	{r3, r4, r5, pc}
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 8006d24:	f06f 0009 	mvn.w	r0, #9
}
 8006d28:	bd38      	pop	{r3, r4, r5, pc}

08006d2a <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 8006d2a:	b510      	push	{r4, lr}
 8006d2c:	b08e      	sub	sp, #56	; 0x38
 8006d2e:	460c      	mov	r4, r1
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
		status = VL53L1_ReadMulti(
 8006d30:	2331      	movs	r3, #49	; 0x31
 8006d32:	aa01      	add	r2, sp, #4
 8006d34:	f240 110f 	movw	r1, #271	; 0x10f
 8006d38:	f000 f87c 	bl	8006e34 <VL53L1_ReadMulti>
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 8006d3c:	b920      	cbnz	r0, 8006d48 <VL53L1_get_nvm_copy_data+0x1e>
		status = VL53L1_i2c_decode_nvm_copy_data(
 8006d3e:	4622      	mov	r2, r4
 8006d40:	a901      	add	r1, sp, #4
 8006d42:	2031      	movs	r0, #49	; 0x31
 8006d44:	f7ff ff4c 	bl	8006be0 <VL53L1_i2c_decode_nvm_copy_data>
			pdata);

	LOG_FUNCTION_END(status);

	return status;
}
 8006d48:	b00e      	add	sp, #56	; 0x38
 8006d4a:	bd10      	pop	{r4, pc}

08006d4c <VL53L1_is_new_data_ready>:


VL53L1_Error VL53L1_is_new_data_ready(
	VL53L1_DEV     Dev,
	uint8_t       *pready)
{
 8006d4c:	b573      	push	{r0, r1, r4, r5, r6, lr}

	VL53L1_Error status = VL53L1_ERROR_NONE;
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  gpio__mux_active_high_hv = 0;
	uint8_t  gpio__tio_hv_status      = 0;
 8006d4e:	aa02      	add	r2, sp, #8
 8006d50:	2600      	movs	r6, #0
{
 8006d52:	460d      	mov	r5, r1
	uint8_t  gpio__tio_hv_status      = 0;
 8006d54:	f802 6d01 	strb.w	r6, [r2, #-1]!

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8006d58:	f890 4170 	ldrb.w	r4, [r0, #368]	; 0x170
	else
		interrupt_ready = 0x00;

	/* read current range interrupt state */

	status = VL53L1_RdByte(
 8006d5c:	2131      	movs	r1, #49	; 0x31
 8006d5e:	f000 f893 	bl	8006e88 <VL53L1_RdByte>
					VL53L1_GPIO__TIO_HV_STATUS,
					&gpio__tio_hv_status);

	/* set *pready = 1 if new range data ready complete zero otherwise */

	if ((gpio__tio_hv_status & 0x01) == interrupt_ready)
 8006d62:	f89d 3007 	ldrb.w	r3, [sp, #7]
	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 8006d66:	f084 0410 	eor.w	r4, r4, #16
	if ((gpio__tio_hv_status & 0x01) == interrupt_ready)
 8006d6a:	f003 0301 	and.w	r3, r3, #1
		interrupt_ready = 0x01;
 8006d6e:	f3c4 1400 	ubfx	r4, r4, #4, #1
	if ((gpio__tio_hv_status & 0x01) == interrupt_ready)
 8006d72:	42a3      	cmp	r3, r4
		*pready = 0x01;
 8006d74:	bf06      	itte	eq
 8006d76:	2301      	moveq	r3, #1
 8006d78:	702b      	strbeq	r3, [r5, #0]
	else
		*pready = 0x00;
 8006d7a:	702e      	strbne	r6, [r5, #0]

	LOG_FUNCTION_END(status);

	return status;
}
 8006d7c:	b002      	add	sp, #8
 8006d7e:	bd70      	pop	{r4, r5, r6, pc}

08006d80 <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 8006d80:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006d82:	460e      	mov	r6, r1
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 8006d84:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
{
 8006d88:	4605      	mov	r5, r0
	status = VL53L1_WaitUs(
 8006d8a:	f000 f8b3 	bl	8006ef4 <VL53L1_WaitUs>
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 8006d8e:	4604      	mov	r4, r0
 8006d90:	b968      	cbnz	r0, 8006dae <VL53L1_poll_for_boot_completion+0x2e>
		status =
 8006d92:	2301      	movs	r3, #1
 8006d94:	9301      	str	r3, [sp, #4]
 8006d96:	9300      	str	r3, [sp, #0]
 8006d98:	22e5      	movs	r2, #229	; 0xe5
 8006d9a:	4631      	mov	r1, r6
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	f000 f8b3 	bl	8006f08 <VL53L1_WaitValueMaskEx>
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 8006da2:	4604      	mov	r4, r0
 8006da4:	b918      	cbnz	r0, 8006dae <VL53L1_poll_for_boot_completion+0x2e>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 8006da6:	2103      	movs	r1, #3
 8006da8:	4628      	mov	r0, r5
 8006daa:	f7ff f849 	bl	8005e40 <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
}
 8006dae:	4620      	mov	r0, r4
 8006db0:	b002      	add	sp, #8
 8006db2:	bd70      	pop	{r4, r5, r6, pc}

08006db4 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 8006db4:	b513      	push	{r0, r1, r4, lr}
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8006db6:	f102 030a 	add.w	r3, r2, #10

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8006dba:	f890 4398 	ldrb.w	r4, [r0, #920]	; 0x398
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	f8d0 03a0 	ldr.w	r0, [r0, #928]	; 0x3a0
 8006dc4:	b293      	uxth	r3, r2
 8006dc6:	460a      	mov	r2, r1
 8006dc8:	4621      	mov	r1, r4
 8006dca:	f7f9 ff1f 	bl	8000c0c <HAL_I2C_Master_Transmit>
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
}
 8006dce:	b002      	add	sp, #8
 8006dd0:	bd10      	pop	{r4, pc}

08006dd2 <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 8006dd2:	b513      	push	{r0, r1, r4, lr}
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8006dd4:	f102 030a 	add.w	r3, r2, #10

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8006dd8:	f890 4398 	ldrb.w	r4, [r0, #920]	; 0x398
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	f8d0 03a0 	ldr.w	r0, [r0, #928]	; 0x3a0
 8006de2:	b293      	uxth	r3, r2
 8006de4:	460a      	mov	r2, r1
 8006de6:	f044 0101 	orr.w	r1, r4, #1
 8006dea:	f7f9 ffe5 	bl	8000db8 <HAL_I2C_Master_Receive>
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
}
 8006dee:	b002      	add	sp, #8
 8006df0:	bd10      	pop	{r4, pc}
	...

08006df4 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
    if (count > sizeof(_I2CBuffer) - 1) {
 8006df4:	2bff      	cmp	r3, #255	; 0xff
VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8006df6:	b570      	push	{r4, r5, r6, lr}
 8006df8:	4606      	mov	r6, r0
 8006dfa:	461d      	mov	r5, r3
 8006dfc:	4610      	mov	r0, r2
    if (count > sizeof(_I2CBuffer) - 1) {
 8006dfe:	d813      	bhi.n	8006e28 <VL53L1_WriteMulti+0x34>
        return VL53L1_ERROR_INVALID_PARAMS;
    }
    _I2CBuffer[0] = index>>8;
 8006e00:	4c0b      	ldr	r4, [pc, #44]	; (8006e30 <VL53L1_WriteMulti+0x3c>)
 8006e02:	0a0b      	lsrs	r3, r1, #8
    _I2CBuffer[1] = index&0xFF;
 8006e04:	7061      	strb	r1, [r4, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 8006e06:	462a      	mov	r2, r5
 8006e08:	4601      	mov	r1, r0
 8006e0a:	1ca0      	adds	r0, r4, #2
    _I2CBuffer[0] = index>>8;
 8006e0c:	7023      	strb	r3, [r4, #0]
    memcpy(&_I2CBuffer[2], pdata, count);
 8006e0e:	f000 f917 	bl	8007040 <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 8006e12:	1caa      	adds	r2, r5, #2
 8006e14:	4621      	mov	r1, r4
 8006e16:	4630      	mov	r0, r6
 8006e18:	f7ff ffcc 	bl	8006db4 <_I2CWrite>
    if (status_int != 0) {
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	bf0c      	ite	eq
 8006e20:	2000      	moveq	r0, #0
 8006e22:	f06f 000c 	mvnne.w	r0, #12
 8006e26:	bd70      	pop	{r4, r5, r6, pc}
        return VL53L1_ERROR_INVALID_PARAMS;
 8006e28:	f06f 0003 	mvn.w	r0, #3
    }
    VL53L1_PutI2cBus();
    return Status;
}
 8006e2c:	bd70      	pop	{r4, r5, r6, pc}
 8006e2e:	bf00      	nop
 8006e30:	200048d8 	.word	0x200048d8

08006e34 <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8006e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e36:	460c      	mov	r4, r1
    VL53L1_Error Status = VL53L1_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8006e38:	4909      	ldr	r1, [pc, #36]	; (8006e60 <VL53L1_ReadMulti+0x2c>)
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8006e3a:	4616      	mov	r6, r2
 8006e3c:	461f      	mov	r7, r3
    _I2CBuffer[1] = index&0xFF;
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8006e3e:	2202      	movs	r2, #2
    _I2CBuffer[0] = index>>8;
 8006e40:	0a23      	lsrs	r3, r4, #8
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 8006e42:	4605      	mov	r5, r0
    _I2CBuffer[0] = index>>8;
 8006e44:	700b      	strb	r3, [r1, #0]
    _I2CBuffer[1] = index&0xFF;
 8006e46:	704c      	strb	r4, [r1, #1]
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8006e48:	f7ff ffb4 	bl	8006db4 <_I2CWrite>
    if (status_int != 0) {
 8006e4c:	b928      	cbnz	r0, 8006e5a <VL53L1_ReadMulti+0x26>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    status_int = _I2CRead(Dev, pdata, count);
 8006e4e:	463a      	mov	r2, r7
 8006e50:	4631      	mov	r1, r6
 8006e52:	4628      	mov	r0, r5
 8006e54:	f7ff ffbd 	bl	8006dd2 <_I2CRead>
    if (status_int != 0) {
 8006e58:	b108      	cbz	r0, 8006e5e <VL53L1_ReadMulti+0x2a>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8006e5a:	f06f 000c 	mvn.w	r0, #12
    }
done:
    VL53L1_PutI2cBus();
    return Status;
}
 8006e5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e60:	200048d8 	.word	0x200048d8

08006e64 <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
    VL53L1_Error Status = VL53L1_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8006e64:	4b07      	ldr	r3, [pc, #28]	; (8006e84 <VL53L1_WrByte+0x20>)
VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 8006e66:	b510      	push	{r4, lr}
    _I2CBuffer[0] = index>>8;
 8006e68:	0a0c      	lsrs	r4, r1, #8
    _I2CBuffer[1] = index&0xFF;
 8006e6a:	7059      	strb	r1, [r3, #1]
    _I2CBuffer[2] = data;
 8006e6c:	709a      	strb	r2, [r3, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8006e6e:	4619      	mov	r1, r3
 8006e70:	2203      	movs	r2, #3
    _I2CBuffer[0] = index>>8;
 8006e72:	701c      	strb	r4, [r3, #0]
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8006e74:	f7ff ff9e 	bl	8006db4 <_I2CWrite>
    if (status_int != 0) {
 8006e78:	2800      	cmp	r0, #0
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
    }
    VL53L1_PutI2cBus();
    return Status;
}
 8006e7a:	bf14      	ite	ne
 8006e7c:	f06f 000c 	mvnne.w	r0, #12
 8006e80:	2000      	moveq	r0, #0
 8006e82:	bd10      	pop	{r4, pc}
 8006e84:	200048d8 	.word	0x200048d8

08006e88 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 8006e88:	b538      	push	{r3, r4, r5, lr}
    VL53L1_Error Status = VL53L1_ERROR_NONE;
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8006e8a:	4b0a      	ldr	r3, [pc, #40]	; (8006eb4 <VL53L1_RdByte+0x2c>)
VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 8006e8c:	4615      	mov	r5, r2
	_I2CBuffer[0] = index>>8;
 8006e8e:	0a0a      	lsrs	r2, r1, #8
 8006e90:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8006e92:	7059      	strb	r1, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8006e94:	2202      	movs	r2, #2
 8006e96:	4619      	mov	r1, r3
VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 8006e98:	4604      	mov	r4, r0
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8006e9a:	f7ff ff8b 	bl	8006db4 <_I2CWrite>
    if( status_int ){
 8006e9e:	b928      	cbnz	r0, 8006eac <VL53L1_RdByte+0x24>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
        goto done;
    }
    status_int = _I2CRead(Dev, data, 1);
 8006ea0:	2201      	movs	r2, #1
 8006ea2:	4629      	mov	r1, r5
 8006ea4:	4620      	mov	r0, r4
 8006ea6:	f7ff ff94 	bl	8006dd2 <_I2CRead>
    if (status_int != 0) {
 8006eaa:	b108      	cbz	r0, 8006eb0 <VL53L1_RdByte+0x28>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8006eac:	f06f 000c 	mvn.w	r0, #12
    }
done:
    VL53L1_PutI2cBus();
    return Status;
}
 8006eb0:	bd38      	pop	{r3, r4, r5, pc}
 8006eb2:	bf00      	nop
 8006eb4:	200048d8 	.word	0x200048d8

08006eb8 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 8006eb8:	b570      	push	{r4, r5, r6, lr}
    VL53L1_Error Status = VL53L1_ERROR_NONE;
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8006eba:	4c0d      	ldr	r4, [pc, #52]	; (8006ef0 <VL53L1_RdWord+0x38>)
 8006ebc:	0a0b      	lsrs	r3, r1, #8
VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 8006ebe:	4615      	mov	r5, r2
	_I2CBuffer[1] = index&0xFF;
 8006ec0:	7061      	strb	r1, [r4, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	4621      	mov	r1, r4
VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 8006ec6:	4606      	mov	r6, r0
    _I2CBuffer[0] = index>>8;
 8006ec8:	7023      	strb	r3, [r4, #0]
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8006eca:	f7ff ff73 	bl	8006db4 <_I2CWrite>

    if( status_int ){
 8006ece:	b110      	cbz	r0, 8006ed6 <VL53L1_RdWord+0x1e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8006ed0:	f06f 000c 	mvn.w	r0, #12
 8006ed4:	bd70      	pop	{r4, r5, r6, pc}
        goto done;
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	4621      	mov	r1, r4
 8006eda:	4630      	mov	r0, r6
 8006edc:	f7ff ff79 	bl	8006dd2 <_I2CRead>
    if (status_int != 0) {
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d1f5      	bne.n	8006ed0 <VL53L1_RdWord+0x18>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
        goto done;
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8006ee4:	7822      	ldrb	r2, [r4, #0]
 8006ee6:	7863      	ldrb	r3, [r4, #1]
 8006ee8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8006eec:	802b      	strh	r3, [r5, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
}
 8006eee:	bd70      	pop	{r4, r5, r6, pc}
 8006ef0:	200048d8 	.word	0x200048d8

08006ef4 <VL53L1_WaitUs>:
	(void)pdev;
	HAL_Delay(wait_ms);
    return VL53L1_ERROR_NONE;
}

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 8006ef4:	b508      	push	{r3, lr}
	(void)pdev;
	HAL_Delay(wait_us/1000);
 8006ef6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006efa:	fb91 f0f0 	sdiv	r0, r1, r0
 8006efe:	f7f9 fb9f 	bl	8000640 <HAL_Delay>
    return VL53L1_ERROR_NONE;
}
 8006f02:	2000      	movs	r0, #0
 8006f04:	bd08      	pop	{r3, pc}
	...

08006f08 <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 8006f08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f0c:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8006f10:	4606      	mov	r6, r0
 8006f12:	460f      	mov	r7, r1
 8006f14:	4690      	mov	r8, r2

	VL53L1_Error status         = VL53L1_ERROR_NONE;
	uint32_t     start_time_ms = 0;
	uint32_t     current_time_ms = 0;
	uint32_t     polling_time_ms = 0;
	uint8_t      byte_value      = 0;
 8006f16:	2400      	movs	r4, #0
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 8006f18:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006f1c:	4918      	ldr	r1, [pc, #96]	; (8006f80 <VL53L1_WaitValueMaskEx+0x78>)
{
 8006f1e:	f89d a228 	ldrb.w	sl, [sp, #552]	; 0x228
 8006f22:	9d8b      	ldr	r5, [sp, #556]	; 0x22c
	uint8_t      byte_value      = 0;
 8006f24:	f88d 4007 	strb.w	r4, [sp, #7]
	VL53L1_COPYSTRING(register_name, "");
 8006f28:	a802      	add	r0, sp, #8
{
 8006f2a:	4699      	mov	r9, r3
	VL53L1_COPYSTRING(register_name, "");
 8006f2c:	f000 f97c 	bl	8007228 <strncpy>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 8006f30:	b1ff      	cbz	r7, 8006f72 <VL53L1_WaitValueMaskEx+0x6a>
		   (polling_time_ms < timeout_ms) &&
 8006f32:	b12c      	cbz	r4, 8006f40 <VL53L1_WaitValueMaskEx+0x38>
 8006f34:	2300      	movs	r3, #0

	if (found == 0 && status == VL53L1_ERROR_NONE)
		status = VL53L1_ERROR_TIME_OUT;

	return status;
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	f50d 7d02 	add.w	sp, sp, #520	; 0x208
 8006f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			status = VL53L1_RdByte(
 8006f40:	f10d 0207 	add.w	r2, sp, #7
 8006f44:	4641      	mov	r1, r8
 8006f46:	4630      	mov	r0, r6
 8006f48:	f7ff ff9e 	bl	8006e88 <VL53L1_RdByte>
		if ((byte_value & mask) == value)
 8006f4c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8006f50:	ea0a 0202 	and.w	r2, sl, r2
 8006f54:	454a      	cmp	r2, r9
			status = VL53L1_RdByte(
 8006f56:	4603      	mov	r3, r0
		if ((byte_value & mask) == value)
 8006f58:	d103      	bne.n	8006f62 <VL53L1_WaitValueMaskEx+0x5a>
	while ((status == VL53L1_ERROR_NONE) &&
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	d1eb      	bne.n	8006f36 <VL53L1_WaitValueMaskEx+0x2e>
			found = 1;
 8006f5e:	2401      	movs	r4, #1
 8006f60:	e7e6      	b.n	8006f30 <VL53L1_WaitValueMaskEx+0x28>
		if (status == VL53L1_ERROR_NONE  &&
 8006f62:	2800      	cmp	r0, #0
 8006f64:	d1e7      	bne.n	8006f36 <VL53L1_WaitValueMaskEx+0x2e>
			found == 0 &&
 8006f66:	2d00      	cmp	r5, #0
 8006f68:	d0e2      	beq.n	8006f30 <VL53L1_WaitValueMaskEx+0x28>
	HAL_Delay(wait_ms);
 8006f6a:	4628      	mov	r0, r5
 8006f6c:	f7f9 fb68 	bl	8000640 <HAL_Delay>
 8006f70:	e7de      	b.n	8006f30 <VL53L1_WaitValueMaskEx+0x28>
		status = VL53L1_ERROR_TIME_OUT;
 8006f72:	2c00      	cmp	r4, #0
 8006f74:	bf14      	ite	ne
 8006f76:	2300      	movne	r3, #0
 8006f78:	f06f 0306 	mvneq.w	r3, #6
 8006f7c:	e7db      	b.n	8006f36 <VL53L1_WaitValueMaskEx+0x2e>
 8006f7e:	bf00      	nop
 8006f80:	08007917 	.word	0x08007917

08006f84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8006f84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006fbc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006f88:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006f8a:	e003      	b.n	8006f94 <LoopCopyDataInit>

08006f8c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006f8c:	4b0c      	ldr	r3, [pc, #48]	; (8006fc0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006f8e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006f90:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006f92:	3104      	adds	r1, #4

08006f94 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006f94:	480b      	ldr	r0, [pc, #44]	; (8006fc4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006f96:	4b0c      	ldr	r3, [pc, #48]	; (8006fc8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006f98:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006f9a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006f9c:	d3f6      	bcc.n	8006f8c <CopyDataInit>
  ldr  r2, =_sbss
 8006f9e:	4a0b      	ldr	r2, [pc, #44]	; (8006fcc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006fa0:	e002      	b.n	8006fa8 <LoopFillZerobss>

08006fa2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006fa2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006fa4:	f842 3b04 	str.w	r3, [r2], #4

08006fa8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006fa8:	4b09      	ldr	r3, [pc, #36]	; (8006fd0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006faa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006fac:	d3f9      	bcc.n	8006fa2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006fae:	f7fd f9e1 	bl	8004374 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006fb2:	f000 f811 	bl	8006fd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006fb6:	f7fc fee3 	bl	8003d80 <main>
  bx  lr    
 8006fba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8006fbc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006fc0:	08007c58 	.word	0x08007c58
  ldr  r0, =_sdata
 8006fc4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006fc8:	20000224 	.word	0x20000224
  ldr  r2, =_sbss
 8006fcc:	20000224 	.word	0x20000224
  ldr  r3, = _ebss
 8006fd0:	200049dc 	.word	0x200049dc

08006fd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006fd4:	e7fe      	b.n	8006fd4 <ADC_IRQHandler>
	...

08006fd8 <__libc_init_array>:
 8006fd8:	b570      	push	{r4, r5, r6, lr}
 8006fda:	4e0d      	ldr	r6, [pc, #52]	; (8007010 <__libc_init_array+0x38>)
 8006fdc:	4c0d      	ldr	r4, [pc, #52]	; (8007014 <__libc_init_array+0x3c>)
 8006fde:	1ba4      	subs	r4, r4, r6
 8006fe0:	10a4      	asrs	r4, r4, #2
 8006fe2:	2500      	movs	r5, #0
 8006fe4:	42a5      	cmp	r5, r4
 8006fe6:	d109      	bne.n	8006ffc <__libc_init_array+0x24>
 8006fe8:	4e0b      	ldr	r6, [pc, #44]	; (8007018 <__libc_init_array+0x40>)
 8006fea:	4c0c      	ldr	r4, [pc, #48]	; (800701c <__libc_init_array+0x44>)
 8006fec:	f000 fc70 	bl	80078d0 <_init>
 8006ff0:	1ba4      	subs	r4, r4, r6
 8006ff2:	10a4      	asrs	r4, r4, #2
 8006ff4:	2500      	movs	r5, #0
 8006ff6:	42a5      	cmp	r5, r4
 8006ff8:	d105      	bne.n	8007006 <__libc_init_array+0x2e>
 8006ffa:	bd70      	pop	{r4, r5, r6, pc}
 8006ffc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007000:	4798      	blx	r3
 8007002:	3501      	adds	r5, #1
 8007004:	e7ee      	b.n	8006fe4 <__libc_init_array+0xc>
 8007006:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800700a:	4798      	blx	r3
 800700c:	3501      	adds	r5, #1
 800700e:	e7f2      	b.n	8006ff6 <__libc_init_array+0x1e>
 8007010:	08007c50 	.word	0x08007c50
 8007014:	08007c50 	.word	0x08007c50
 8007018:	08007c50 	.word	0x08007c50
 800701c:	08007c54 	.word	0x08007c54

08007020 <malloc>:
 8007020:	4b02      	ldr	r3, [pc, #8]	; (800702c <malloc+0xc>)
 8007022:	4601      	mov	r1, r0
 8007024:	6818      	ldr	r0, [r3, #0]
 8007026:	f000 b86d 	b.w	8007104 <_malloc_r>
 800702a:	bf00      	nop
 800702c:	200001c0 	.word	0x200001c0

08007030 <free>:
 8007030:	4b02      	ldr	r3, [pc, #8]	; (800703c <free+0xc>)
 8007032:	4601      	mov	r1, r0
 8007034:	6818      	ldr	r0, [r3, #0]
 8007036:	f000 b817 	b.w	8007068 <_free_r>
 800703a:	bf00      	nop
 800703c:	200001c0 	.word	0x200001c0

08007040 <memcpy>:
 8007040:	b510      	push	{r4, lr}
 8007042:	1e43      	subs	r3, r0, #1
 8007044:	440a      	add	r2, r1
 8007046:	4291      	cmp	r1, r2
 8007048:	d100      	bne.n	800704c <memcpy+0xc>
 800704a:	bd10      	pop	{r4, pc}
 800704c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007050:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007054:	e7f7      	b.n	8007046 <memcpy+0x6>

08007056 <memset>:
 8007056:	4402      	add	r2, r0
 8007058:	4603      	mov	r3, r0
 800705a:	4293      	cmp	r3, r2
 800705c:	d100      	bne.n	8007060 <memset+0xa>
 800705e:	4770      	bx	lr
 8007060:	f803 1b01 	strb.w	r1, [r3], #1
 8007064:	e7f9      	b.n	800705a <memset+0x4>
	...

08007068 <_free_r>:
 8007068:	b538      	push	{r3, r4, r5, lr}
 800706a:	4605      	mov	r5, r0
 800706c:	2900      	cmp	r1, #0
 800706e:	d045      	beq.n	80070fc <_free_r+0x94>
 8007070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007074:	1f0c      	subs	r4, r1, #4
 8007076:	2b00      	cmp	r3, #0
 8007078:	bfb8      	it	lt
 800707a:	18e4      	addlt	r4, r4, r3
 800707c:	f000 f8e9 	bl	8007252 <__malloc_lock>
 8007080:	4a1f      	ldr	r2, [pc, #124]	; (8007100 <_free_r+0x98>)
 8007082:	6813      	ldr	r3, [r2, #0]
 8007084:	4610      	mov	r0, r2
 8007086:	b933      	cbnz	r3, 8007096 <_free_r+0x2e>
 8007088:	6063      	str	r3, [r4, #4]
 800708a:	6014      	str	r4, [r2, #0]
 800708c:	4628      	mov	r0, r5
 800708e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007092:	f000 b8df 	b.w	8007254 <__malloc_unlock>
 8007096:	42a3      	cmp	r3, r4
 8007098:	d90c      	bls.n	80070b4 <_free_r+0x4c>
 800709a:	6821      	ldr	r1, [r4, #0]
 800709c:	1862      	adds	r2, r4, r1
 800709e:	4293      	cmp	r3, r2
 80070a0:	bf04      	itt	eq
 80070a2:	681a      	ldreq	r2, [r3, #0]
 80070a4:	685b      	ldreq	r3, [r3, #4]
 80070a6:	6063      	str	r3, [r4, #4]
 80070a8:	bf04      	itt	eq
 80070aa:	1852      	addeq	r2, r2, r1
 80070ac:	6022      	streq	r2, [r4, #0]
 80070ae:	6004      	str	r4, [r0, #0]
 80070b0:	e7ec      	b.n	800708c <_free_r+0x24>
 80070b2:	4613      	mov	r3, r2
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	b10a      	cbz	r2, 80070bc <_free_r+0x54>
 80070b8:	42a2      	cmp	r2, r4
 80070ba:	d9fa      	bls.n	80070b2 <_free_r+0x4a>
 80070bc:	6819      	ldr	r1, [r3, #0]
 80070be:	1858      	adds	r0, r3, r1
 80070c0:	42a0      	cmp	r0, r4
 80070c2:	d10b      	bne.n	80070dc <_free_r+0x74>
 80070c4:	6820      	ldr	r0, [r4, #0]
 80070c6:	4401      	add	r1, r0
 80070c8:	1858      	adds	r0, r3, r1
 80070ca:	4282      	cmp	r2, r0
 80070cc:	6019      	str	r1, [r3, #0]
 80070ce:	d1dd      	bne.n	800708c <_free_r+0x24>
 80070d0:	6810      	ldr	r0, [r2, #0]
 80070d2:	6852      	ldr	r2, [r2, #4]
 80070d4:	605a      	str	r2, [r3, #4]
 80070d6:	4401      	add	r1, r0
 80070d8:	6019      	str	r1, [r3, #0]
 80070da:	e7d7      	b.n	800708c <_free_r+0x24>
 80070dc:	d902      	bls.n	80070e4 <_free_r+0x7c>
 80070de:	230c      	movs	r3, #12
 80070e0:	602b      	str	r3, [r5, #0]
 80070e2:	e7d3      	b.n	800708c <_free_r+0x24>
 80070e4:	6820      	ldr	r0, [r4, #0]
 80070e6:	1821      	adds	r1, r4, r0
 80070e8:	428a      	cmp	r2, r1
 80070ea:	bf04      	itt	eq
 80070ec:	6811      	ldreq	r1, [r2, #0]
 80070ee:	6852      	ldreq	r2, [r2, #4]
 80070f0:	6062      	str	r2, [r4, #4]
 80070f2:	bf04      	itt	eq
 80070f4:	1809      	addeq	r1, r1, r0
 80070f6:	6021      	streq	r1, [r4, #0]
 80070f8:	605c      	str	r4, [r3, #4]
 80070fa:	e7c7      	b.n	800708c <_free_r+0x24>
 80070fc:	bd38      	pop	{r3, r4, r5, pc}
 80070fe:	bf00      	nop
 8007100:	20000250 	.word	0x20000250

08007104 <_malloc_r>:
 8007104:	b570      	push	{r4, r5, r6, lr}
 8007106:	1ccd      	adds	r5, r1, #3
 8007108:	f025 0503 	bic.w	r5, r5, #3
 800710c:	3508      	adds	r5, #8
 800710e:	2d0c      	cmp	r5, #12
 8007110:	bf38      	it	cc
 8007112:	250c      	movcc	r5, #12
 8007114:	2d00      	cmp	r5, #0
 8007116:	4606      	mov	r6, r0
 8007118:	db01      	blt.n	800711e <_malloc_r+0x1a>
 800711a:	42a9      	cmp	r1, r5
 800711c:	d903      	bls.n	8007126 <_malloc_r+0x22>
 800711e:	230c      	movs	r3, #12
 8007120:	6033      	str	r3, [r6, #0]
 8007122:	2000      	movs	r0, #0
 8007124:	bd70      	pop	{r4, r5, r6, pc}
 8007126:	f000 f894 	bl	8007252 <__malloc_lock>
 800712a:	4a23      	ldr	r2, [pc, #140]	; (80071b8 <_malloc_r+0xb4>)
 800712c:	6814      	ldr	r4, [r2, #0]
 800712e:	4621      	mov	r1, r4
 8007130:	b991      	cbnz	r1, 8007158 <_malloc_r+0x54>
 8007132:	4c22      	ldr	r4, [pc, #136]	; (80071bc <_malloc_r+0xb8>)
 8007134:	6823      	ldr	r3, [r4, #0]
 8007136:	b91b      	cbnz	r3, 8007140 <_malloc_r+0x3c>
 8007138:	4630      	mov	r0, r6
 800713a:	f000 f841 	bl	80071c0 <_sbrk_r>
 800713e:	6020      	str	r0, [r4, #0]
 8007140:	4629      	mov	r1, r5
 8007142:	4630      	mov	r0, r6
 8007144:	f000 f83c 	bl	80071c0 <_sbrk_r>
 8007148:	1c43      	adds	r3, r0, #1
 800714a:	d126      	bne.n	800719a <_malloc_r+0x96>
 800714c:	230c      	movs	r3, #12
 800714e:	6033      	str	r3, [r6, #0]
 8007150:	4630      	mov	r0, r6
 8007152:	f000 f87f 	bl	8007254 <__malloc_unlock>
 8007156:	e7e4      	b.n	8007122 <_malloc_r+0x1e>
 8007158:	680b      	ldr	r3, [r1, #0]
 800715a:	1b5b      	subs	r3, r3, r5
 800715c:	d41a      	bmi.n	8007194 <_malloc_r+0x90>
 800715e:	2b0b      	cmp	r3, #11
 8007160:	d90f      	bls.n	8007182 <_malloc_r+0x7e>
 8007162:	600b      	str	r3, [r1, #0]
 8007164:	50cd      	str	r5, [r1, r3]
 8007166:	18cc      	adds	r4, r1, r3
 8007168:	4630      	mov	r0, r6
 800716a:	f000 f873 	bl	8007254 <__malloc_unlock>
 800716e:	f104 000b 	add.w	r0, r4, #11
 8007172:	1d23      	adds	r3, r4, #4
 8007174:	f020 0007 	bic.w	r0, r0, #7
 8007178:	1ac3      	subs	r3, r0, r3
 800717a:	d01b      	beq.n	80071b4 <_malloc_r+0xb0>
 800717c:	425a      	negs	r2, r3
 800717e:	50e2      	str	r2, [r4, r3]
 8007180:	bd70      	pop	{r4, r5, r6, pc}
 8007182:	428c      	cmp	r4, r1
 8007184:	bf0d      	iteet	eq
 8007186:	6863      	ldreq	r3, [r4, #4]
 8007188:	684b      	ldrne	r3, [r1, #4]
 800718a:	6063      	strne	r3, [r4, #4]
 800718c:	6013      	streq	r3, [r2, #0]
 800718e:	bf18      	it	ne
 8007190:	460c      	movne	r4, r1
 8007192:	e7e9      	b.n	8007168 <_malloc_r+0x64>
 8007194:	460c      	mov	r4, r1
 8007196:	6849      	ldr	r1, [r1, #4]
 8007198:	e7ca      	b.n	8007130 <_malloc_r+0x2c>
 800719a:	1cc4      	adds	r4, r0, #3
 800719c:	f024 0403 	bic.w	r4, r4, #3
 80071a0:	42a0      	cmp	r0, r4
 80071a2:	d005      	beq.n	80071b0 <_malloc_r+0xac>
 80071a4:	1a21      	subs	r1, r4, r0
 80071a6:	4630      	mov	r0, r6
 80071a8:	f000 f80a 	bl	80071c0 <_sbrk_r>
 80071ac:	3001      	adds	r0, #1
 80071ae:	d0cd      	beq.n	800714c <_malloc_r+0x48>
 80071b0:	6025      	str	r5, [r4, #0]
 80071b2:	e7d9      	b.n	8007168 <_malloc_r+0x64>
 80071b4:	bd70      	pop	{r4, r5, r6, pc}
 80071b6:	bf00      	nop
 80071b8:	20000250 	.word	0x20000250
 80071bc:	20000254 	.word	0x20000254

080071c0 <_sbrk_r>:
 80071c0:	b538      	push	{r3, r4, r5, lr}
 80071c2:	4c06      	ldr	r4, [pc, #24]	; (80071dc <_sbrk_r+0x1c>)
 80071c4:	2300      	movs	r3, #0
 80071c6:	4605      	mov	r5, r0
 80071c8:	4608      	mov	r0, r1
 80071ca:	6023      	str	r3, [r4, #0]
 80071cc:	f000 fb72 	bl	80078b4 <_sbrk>
 80071d0:	1c43      	adds	r3, r0, #1
 80071d2:	d102      	bne.n	80071da <_sbrk_r+0x1a>
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	b103      	cbz	r3, 80071da <_sbrk_r+0x1a>
 80071d8:	602b      	str	r3, [r5, #0]
 80071da:	bd38      	pop	{r3, r4, r5, pc}
 80071dc:	200049d8 	.word	0x200049d8

080071e0 <siprintf>:
 80071e0:	b40e      	push	{r1, r2, r3}
 80071e2:	b500      	push	{lr}
 80071e4:	b09c      	sub	sp, #112	; 0x70
 80071e6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80071ea:	ab1d      	add	r3, sp, #116	; 0x74
 80071ec:	f8ad 1014 	strh.w	r1, [sp, #20]
 80071f0:	9002      	str	r0, [sp, #8]
 80071f2:	9006      	str	r0, [sp, #24]
 80071f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80071f8:	480a      	ldr	r0, [pc, #40]	; (8007224 <siprintf+0x44>)
 80071fa:	9104      	str	r1, [sp, #16]
 80071fc:	9107      	str	r1, [sp, #28]
 80071fe:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007202:	f853 2b04 	ldr.w	r2, [r3], #4
 8007206:	f8ad 1016 	strh.w	r1, [sp, #22]
 800720a:	6800      	ldr	r0, [r0, #0]
 800720c:	9301      	str	r3, [sp, #4]
 800720e:	a902      	add	r1, sp, #8
 8007210:	f000 f87c 	bl	800730c <_svfiprintf_r>
 8007214:	9b02      	ldr	r3, [sp, #8]
 8007216:	2200      	movs	r2, #0
 8007218:	701a      	strb	r2, [r3, #0]
 800721a:	b01c      	add	sp, #112	; 0x70
 800721c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007220:	b003      	add	sp, #12
 8007222:	4770      	bx	lr
 8007224:	200001c0 	.word	0x200001c0

08007228 <strncpy>:
 8007228:	b570      	push	{r4, r5, r6, lr}
 800722a:	4604      	mov	r4, r0
 800722c:	b902      	cbnz	r2, 8007230 <strncpy+0x8>
 800722e:	bd70      	pop	{r4, r5, r6, pc}
 8007230:	4623      	mov	r3, r4
 8007232:	f811 5b01 	ldrb.w	r5, [r1], #1
 8007236:	f803 5b01 	strb.w	r5, [r3], #1
 800723a:	1e56      	subs	r6, r2, #1
 800723c:	b91d      	cbnz	r5, 8007246 <strncpy+0x1e>
 800723e:	4414      	add	r4, r2
 8007240:	42a3      	cmp	r3, r4
 8007242:	d103      	bne.n	800724c <strncpy+0x24>
 8007244:	bd70      	pop	{r4, r5, r6, pc}
 8007246:	461c      	mov	r4, r3
 8007248:	4632      	mov	r2, r6
 800724a:	e7ef      	b.n	800722c <strncpy+0x4>
 800724c:	f803 5b01 	strb.w	r5, [r3], #1
 8007250:	e7f6      	b.n	8007240 <strncpy+0x18>

08007252 <__malloc_lock>:
 8007252:	4770      	bx	lr

08007254 <__malloc_unlock>:
 8007254:	4770      	bx	lr

08007256 <__ssputs_r>:
 8007256:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800725a:	688e      	ldr	r6, [r1, #8]
 800725c:	429e      	cmp	r6, r3
 800725e:	4682      	mov	sl, r0
 8007260:	460c      	mov	r4, r1
 8007262:	4691      	mov	r9, r2
 8007264:	4698      	mov	r8, r3
 8007266:	d835      	bhi.n	80072d4 <__ssputs_r+0x7e>
 8007268:	898a      	ldrh	r2, [r1, #12]
 800726a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800726e:	d031      	beq.n	80072d4 <__ssputs_r+0x7e>
 8007270:	6825      	ldr	r5, [r4, #0]
 8007272:	6909      	ldr	r1, [r1, #16]
 8007274:	1a6f      	subs	r7, r5, r1
 8007276:	6965      	ldr	r5, [r4, #20]
 8007278:	2302      	movs	r3, #2
 800727a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800727e:	fb95 f5f3 	sdiv	r5, r5, r3
 8007282:	f108 0301 	add.w	r3, r8, #1
 8007286:	443b      	add	r3, r7
 8007288:	429d      	cmp	r5, r3
 800728a:	bf38      	it	cc
 800728c:	461d      	movcc	r5, r3
 800728e:	0553      	lsls	r3, r2, #21
 8007290:	d531      	bpl.n	80072f6 <__ssputs_r+0xa0>
 8007292:	4629      	mov	r1, r5
 8007294:	f7ff ff36 	bl	8007104 <_malloc_r>
 8007298:	4606      	mov	r6, r0
 800729a:	b950      	cbnz	r0, 80072b2 <__ssputs_r+0x5c>
 800729c:	230c      	movs	r3, #12
 800729e:	f8ca 3000 	str.w	r3, [sl]
 80072a2:	89a3      	ldrh	r3, [r4, #12]
 80072a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072a8:	81a3      	strh	r3, [r4, #12]
 80072aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b2:	463a      	mov	r2, r7
 80072b4:	6921      	ldr	r1, [r4, #16]
 80072b6:	f7ff fec3 	bl	8007040 <memcpy>
 80072ba:	89a3      	ldrh	r3, [r4, #12]
 80072bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80072c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072c4:	81a3      	strh	r3, [r4, #12]
 80072c6:	6126      	str	r6, [r4, #16]
 80072c8:	6165      	str	r5, [r4, #20]
 80072ca:	443e      	add	r6, r7
 80072cc:	1bed      	subs	r5, r5, r7
 80072ce:	6026      	str	r6, [r4, #0]
 80072d0:	60a5      	str	r5, [r4, #8]
 80072d2:	4646      	mov	r6, r8
 80072d4:	4546      	cmp	r6, r8
 80072d6:	bf28      	it	cs
 80072d8:	4646      	movcs	r6, r8
 80072da:	4632      	mov	r2, r6
 80072dc:	4649      	mov	r1, r9
 80072de:	6820      	ldr	r0, [r4, #0]
 80072e0:	f000 fa9e 	bl	8007820 <memmove>
 80072e4:	68a3      	ldr	r3, [r4, #8]
 80072e6:	1b9b      	subs	r3, r3, r6
 80072e8:	60a3      	str	r3, [r4, #8]
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	441e      	add	r6, r3
 80072ee:	6026      	str	r6, [r4, #0]
 80072f0:	2000      	movs	r0, #0
 80072f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072f6:	462a      	mov	r2, r5
 80072f8:	f000 faac 	bl	8007854 <_realloc_r>
 80072fc:	4606      	mov	r6, r0
 80072fe:	2800      	cmp	r0, #0
 8007300:	d1e1      	bne.n	80072c6 <__ssputs_r+0x70>
 8007302:	6921      	ldr	r1, [r4, #16]
 8007304:	4650      	mov	r0, sl
 8007306:	f7ff feaf 	bl	8007068 <_free_r>
 800730a:	e7c7      	b.n	800729c <__ssputs_r+0x46>

0800730c <_svfiprintf_r>:
 800730c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007310:	b09d      	sub	sp, #116	; 0x74
 8007312:	4680      	mov	r8, r0
 8007314:	9303      	str	r3, [sp, #12]
 8007316:	898b      	ldrh	r3, [r1, #12]
 8007318:	061c      	lsls	r4, r3, #24
 800731a:	460d      	mov	r5, r1
 800731c:	4616      	mov	r6, r2
 800731e:	d50f      	bpl.n	8007340 <_svfiprintf_r+0x34>
 8007320:	690b      	ldr	r3, [r1, #16]
 8007322:	b96b      	cbnz	r3, 8007340 <_svfiprintf_r+0x34>
 8007324:	2140      	movs	r1, #64	; 0x40
 8007326:	f7ff feed 	bl	8007104 <_malloc_r>
 800732a:	6028      	str	r0, [r5, #0]
 800732c:	6128      	str	r0, [r5, #16]
 800732e:	b928      	cbnz	r0, 800733c <_svfiprintf_r+0x30>
 8007330:	230c      	movs	r3, #12
 8007332:	f8c8 3000 	str.w	r3, [r8]
 8007336:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800733a:	e0c5      	b.n	80074c8 <_svfiprintf_r+0x1bc>
 800733c:	2340      	movs	r3, #64	; 0x40
 800733e:	616b      	str	r3, [r5, #20]
 8007340:	2300      	movs	r3, #0
 8007342:	9309      	str	r3, [sp, #36]	; 0x24
 8007344:	2320      	movs	r3, #32
 8007346:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800734a:	2330      	movs	r3, #48	; 0x30
 800734c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007350:	f04f 0b01 	mov.w	fp, #1
 8007354:	4637      	mov	r7, r6
 8007356:	463c      	mov	r4, r7
 8007358:	f814 3b01 	ldrb.w	r3, [r4], #1
 800735c:	2b00      	cmp	r3, #0
 800735e:	d13c      	bne.n	80073da <_svfiprintf_r+0xce>
 8007360:	ebb7 0a06 	subs.w	sl, r7, r6
 8007364:	d00b      	beq.n	800737e <_svfiprintf_r+0x72>
 8007366:	4653      	mov	r3, sl
 8007368:	4632      	mov	r2, r6
 800736a:	4629      	mov	r1, r5
 800736c:	4640      	mov	r0, r8
 800736e:	f7ff ff72 	bl	8007256 <__ssputs_r>
 8007372:	3001      	adds	r0, #1
 8007374:	f000 80a3 	beq.w	80074be <_svfiprintf_r+0x1b2>
 8007378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800737a:	4453      	add	r3, sl
 800737c:	9309      	str	r3, [sp, #36]	; 0x24
 800737e:	783b      	ldrb	r3, [r7, #0]
 8007380:	2b00      	cmp	r3, #0
 8007382:	f000 809c 	beq.w	80074be <_svfiprintf_r+0x1b2>
 8007386:	2300      	movs	r3, #0
 8007388:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800738c:	9304      	str	r3, [sp, #16]
 800738e:	9307      	str	r3, [sp, #28]
 8007390:	9205      	str	r2, [sp, #20]
 8007392:	9306      	str	r3, [sp, #24]
 8007394:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007398:	931a      	str	r3, [sp, #104]	; 0x68
 800739a:	2205      	movs	r2, #5
 800739c:	7821      	ldrb	r1, [r4, #0]
 800739e:	4850      	ldr	r0, [pc, #320]	; (80074e0 <_svfiprintf_r+0x1d4>)
 80073a0:	f7f8 ff26 	bl	80001f0 <memchr>
 80073a4:	1c67      	adds	r7, r4, #1
 80073a6:	9b04      	ldr	r3, [sp, #16]
 80073a8:	b9d8      	cbnz	r0, 80073e2 <_svfiprintf_r+0xd6>
 80073aa:	06d9      	lsls	r1, r3, #27
 80073ac:	bf44      	itt	mi
 80073ae:	2220      	movmi	r2, #32
 80073b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80073b4:	071a      	lsls	r2, r3, #28
 80073b6:	bf44      	itt	mi
 80073b8:	222b      	movmi	r2, #43	; 0x2b
 80073ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80073be:	7822      	ldrb	r2, [r4, #0]
 80073c0:	2a2a      	cmp	r2, #42	; 0x2a
 80073c2:	d016      	beq.n	80073f2 <_svfiprintf_r+0xe6>
 80073c4:	9a07      	ldr	r2, [sp, #28]
 80073c6:	2100      	movs	r1, #0
 80073c8:	200a      	movs	r0, #10
 80073ca:	4627      	mov	r7, r4
 80073cc:	3401      	adds	r4, #1
 80073ce:	783b      	ldrb	r3, [r7, #0]
 80073d0:	3b30      	subs	r3, #48	; 0x30
 80073d2:	2b09      	cmp	r3, #9
 80073d4:	d951      	bls.n	800747a <_svfiprintf_r+0x16e>
 80073d6:	b1c9      	cbz	r1, 800740c <_svfiprintf_r+0x100>
 80073d8:	e011      	b.n	80073fe <_svfiprintf_r+0xf2>
 80073da:	2b25      	cmp	r3, #37	; 0x25
 80073dc:	d0c0      	beq.n	8007360 <_svfiprintf_r+0x54>
 80073de:	4627      	mov	r7, r4
 80073e0:	e7b9      	b.n	8007356 <_svfiprintf_r+0x4a>
 80073e2:	4a3f      	ldr	r2, [pc, #252]	; (80074e0 <_svfiprintf_r+0x1d4>)
 80073e4:	1a80      	subs	r0, r0, r2
 80073e6:	fa0b f000 	lsl.w	r0, fp, r0
 80073ea:	4318      	orrs	r0, r3
 80073ec:	9004      	str	r0, [sp, #16]
 80073ee:	463c      	mov	r4, r7
 80073f0:	e7d3      	b.n	800739a <_svfiprintf_r+0x8e>
 80073f2:	9a03      	ldr	r2, [sp, #12]
 80073f4:	1d11      	adds	r1, r2, #4
 80073f6:	6812      	ldr	r2, [r2, #0]
 80073f8:	9103      	str	r1, [sp, #12]
 80073fa:	2a00      	cmp	r2, #0
 80073fc:	db01      	blt.n	8007402 <_svfiprintf_r+0xf6>
 80073fe:	9207      	str	r2, [sp, #28]
 8007400:	e004      	b.n	800740c <_svfiprintf_r+0x100>
 8007402:	4252      	negs	r2, r2
 8007404:	f043 0302 	orr.w	r3, r3, #2
 8007408:	9207      	str	r2, [sp, #28]
 800740a:	9304      	str	r3, [sp, #16]
 800740c:	783b      	ldrb	r3, [r7, #0]
 800740e:	2b2e      	cmp	r3, #46	; 0x2e
 8007410:	d10e      	bne.n	8007430 <_svfiprintf_r+0x124>
 8007412:	787b      	ldrb	r3, [r7, #1]
 8007414:	2b2a      	cmp	r3, #42	; 0x2a
 8007416:	f107 0101 	add.w	r1, r7, #1
 800741a:	d132      	bne.n	8007482 <_svfiprintf_r+0x176>
 800741c:	9b03      	ldr	r3, [sp, #12]
 800741e:	1d1a      	adds	r2, r3, #4
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	9203      	str	r2, [sp, #12]
 8007424:	2b00      	cmp	r3, #0
 8007426:	bfb8      	it	lt
 8007428:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800742c:	3702      	adds	r7, #2
 800742e:	9305      	str	r3, [sp, #20]
 8007430:	4c2c      	ldr	r4, [pc, #176]	; (80074e4 <_svfiprintf_r+0x1d8>)
 8007432:	7839      	ldrb	r1, [r7, #0]
 8007434:	2203      	movs	r2, #3
 8007436:	4620      	mov	r0, r4
 8007438:	f7f8 feda 	bl	80001f0 <memchr>
 800743c:	b138      	cbz	r0, 800744e <_svfiprintf_r+0x142>
 800743e:	2340      	movs	r3, #64	; 0x40
 8007440:	1b00      	subs	r0, r0, r4
 8007442:	fa03 f000 	lsl.w	r0, r3, r0
 8007446:	9b04      	ldr	r3, [sp, #16]
 8007448:	4303      	orrs	r3, r0
 800744a:	9304      	str	r3, [sp, #16]
 800744c:	3701      	adds	r7, #1
 800744e:	7839      	ldrb	r1, [r7, #0]
 8007450:	4825      	ldr	r0, [pc, #148]	; (80074e8 <_svfiprintf_r+0x1dc>)
 8007452:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007456:	2206      	movs	r2, #6
 8007458:	1c7e      	adds	r6, r7, #1
 800745a:	f7f8 fec9 	bl	80001f0 <memchr>
 800745e:	2800      	cmp	r0, #0
 8007460:	d035      	beq.n	80074ce <_svfiprintf_r+0x1c2>
 8007462:	4b22      	ldr	r3, [pc, #136]	; (80074ec <_svfiprintf_r+0x1e0>)
 8007464:	b9fb      	cbnz	r3, 80074a6 <_svfiprintf_r+0x19a>
 8007466:	9b03      	ldr	r3, [sp, #12]
 8007468:	3307      	adds	r3, #7
 800746a:	f023 0307 	bic.w	r3, r3, #7
 800746e:	3308      	adds	r3, #8
 8007470:	9303      	str	r3, [sp, #12]
 8007472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007474:	444b      	add	r3, r9
 8007476:	9309      	str	r3, [sp, #36]	; 0x24
 8007478:	e76c      	b.n	8007354 <_svfiprintf_r+0x48>
 800747a:	fb00 3202 	mla	r2, r0, r2, r3
 800747e:	2101      	movs	r1, #1
 8007480:	e7a3      	b.n	80073ca <_svfiprintf_r+0xbe>
 8007482:	2300      	movs	r3, #0
 8007484:	9305      	str	r3, [sp, #20]
 8007486:	4618      	mov	r0, r3
 8007488:	240a      	movs	r4, #10
 800748a:	460f      	mov	r7, r1
 800748c:	3101      	adds	r1, #1
 800748e:	783a      	ldrb	r2, [r7, #0]
 8007490:	3a30      	subs	r2, #48	; 0x30
 8007492:	2a09      	cmp	r2, #9
 8007494:	d903      	bls.n	800749e <_svfiprintf_r+0x192>
 8007496:	2b00      	cmp	r3, #0
 8007498:	d0ca      	beq.n	8007430 <_svfiprintf_r+0x124>
 800749a:	9005      	str	r0, [sp, #20]
 800749c:	e7c8      	b.n	8007430 <_svfiprintf_r+0x124>
 800749e:	fb04 2000 	mla	r0, r4, r0, r2
 80074a2:	2301      	movs	r3, #1
 80074a4:	e7f1      	b.n	800748a <_svfiprintf_r+0x17e>
 80074a6:	ab03      	add	r3, sp, #12
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	462a      	mov	r2, r5
 80074ac:	4b10      	ldr	r3, [pc, #64]	; (80074f0 <_svfiprintf_r+0x1e4>)
 80074ae:	a904      	add	r1, sp, #16
 80074b0:	4640      	mov	r0, r8
 80074b2:	f3af 8000 	nop.w
 80074b6:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80074ba:	4681      	mov	r9, r0
 80074bc:	d1d9      	bne.n	8007472 <_svfiprintf_r+0x166>
 80074be:	89ab      	ldrh	r3, [r5, #12]
 80074c0:	065b      	lsls	r3, r3, #25
 80074c2:	f53f af38 	bmi.w	8007336 <_svfiprintf_r+0x2a>
 80074c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074c8:	b01d      	add	sp, #116	; 0x74
 80074ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ce:	ab03      	add	r3, sp, #12
 80074d0:	9300      	str	r3, [sp, #0]
 80074d2:	462a      	mov	r2, r5
 80074d4:	4b06      	ldr	r3, [pc, #24]	; (80074f0 <_svfiprintf_r+0x1e4>)
 80074d6:	a904      	add	r1, sp, #16
 80074d8:	4640      	mov	r0, r8
 80074da:	f000 f881 	bl	80075e0 <_printf_i>
 80074de:	e7ea      	b.n	80074b6 <_svfiprintf_r+0x1aa>
 80074e0:	08007c12 	.word	0x08007c12
 80074e4:	08007c18 	.word	0x08007c18
 80074e8:	08007c1c 	.word	0x08007c1c
 80074ec:	00000000 	.word	0x00000000
 80074f0:	08007257 	.word	0x08007257

080074f4 <_printf_common>:
 80074f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074f8:	4691      	mov	r9, r2
 80074fa:	461f      	mov	r7, r3
 80074fc:	688a      	ldr	r2, [r1, #8]
 80074fe:	690b      	ldr	r3, [r1, #16]
 8007500:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007504:	4293      	cmp	r3, r2
 8007506:	bfb8      	it	lt
 8007508:	4613      	movlt	r3, r2
 800750a:	f8c9 3000 	str.w	r3, [r9]
 800750e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007512:	4606      	mov	r6, r0
 8007514:	460c      	mov	r4, r1
 8007516:	b112      	cbz	r2, 800751e <_printf_common+0x2a>
 8007518:	3301      	adds	r3, #1
 800751a:	f8c9 3000 	str.w	r3, [r9]
 800751e:	6823      	ldr	r3, [r4, #0]
 8007520:	0699      	lsls	r1, r3, #26
 8007522:	bf42      	ittt	mi
 8007524:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007528:	3302      	addmi	r3, #2
 800752a:	f8c9 3000 	strmi.w	r3, [r9]
 800752e:	6825      	ldr	r5, [r4, #0]
 8007530:	f015 0506 	ands.w	r5, r5, #6
 8007534:	d107      	bne.n	8007546 <_printf_common+0x52>
 8007536:	f104 0a19 	add.w	sl, r4, #25
 800753a:	68e3      	ldr	r3, [r4, #12]
 800753c:	f8d9 2000 	ldr.w	r2, [r9]
 8007540:	1a9b      	subs	r3, r3, r2
 8007542:	429d      	cmp	r5, r3
 8007544:	db29      	blt.n	800759a <_printf_common+0xa6>
 8007546:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800754a:	6822      	ldr	r2, [r4, #0]
 800754c:	3300      	adds	r3, #0
 800754e:	bf18      	it	ne
 8007550:	2301      	movne	r3, #1
 8007552:	0692      	lsls	r2, r2, #26
 8007554:	d42e      	bmi.n	80075b4 <_printf_common+0xc0>
 8007556:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800755a:	4639      	mov	r1, r7
 800755c:	4630      	mov	r0, r6
 800755e:	47c0      	blx	r8
 8007560:	3001      	adds	r0, #1
 8007562:	d021      	beq.n	80075a8 <_printf_common+0xb4>
 8007564:	6823      	ldr	r3, [r4, #0]
 8007566:	68e5      	ldr	r5, [r4, #12]
 8007568:	f8d9 2000 	ldr.w	r2, [r9]
 800756c:	f003 0306 	and.w	r3, r3, #6
 8007570:	2b04      	cmp	r3, #4
 8007572:	bf08      	it	eq
 8007574:	1aad      	subeq	r5, r5, r2
 8007576:	68a3      	ldr	r3, [r4, #8]
 8007578:	6922      	ldr	r2, [r4, #16]
 800757a:	bf0c      	ite	eq
 800757c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007580:	2500      	movne	r5, #0
 8007582:	4293      	cmp	r3, r2
 8007584:	bfc4      	itt	gt
 8007586:	1a9b      	subgt	r3, r3, r2
 8007588:	18ed      	addgt	r5, r5, r3
 800758a:	f04f 0900 	mov.w	r9, #0
 800758e:	341a      	adds	r4, #26
 8007590:	454d      	cmp	r5, r9
 8007592:	d11b      	bne.n	80075cc <_printf_common+0xd8>
 8007594:	2000      	movs	r0, #0
 8007596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800759a:	2301      	movs	r3, #1
 800759c:	4652      	mov	r2, sl
 800759e:	4639      	mov	r1, r7
 80075a0:	4630      	mov	r0, r6
 80075a2:	47c0      	blx	r8
 80075a4:	3001      	adds	r0, #1
 80075a6:	d103      	bne.n	80075b0 <_printf_common+0xbc>
 80075a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80075ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075b0:	3501      	adds	r5, #1
 80075b2:	e7c2      	b.n	800753a <_printf_common+0x46>
 80075b4:	18e1      	adds	r1, r4, r3
 80075b6:	1c5a      	adds	r2, r3, #1
 80075b8:	2030      	movs	r0, #48	; 0x30
 80075ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80075be:	4422      	add	r2, r4
 80075c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80075c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80075c8:	3302      	adds	r3, #2
 80075ca:	e7c4      	b.n	8007556 <_printf_common+0x62>
 80075cc:	2301      	movs	r3, #1
 80075ce:	4622      	mov	r2, r4
 80075d0:	4639      	mov	r1, r7
 80075d2:	4630      	mov	r0, r6
 80075d4:	47c0      	blx	r8
 80075d6:	3001      	adds	r0, #1
 80075d8:	d0e6      	beq.n	80075a8 <_printf_common+0xb4>
 80075da:	f109 0901 	add.w	r9, r9, #1
 80075de:	e7d7      	b.n	8007590 <_printf_common+0x9c>

080075e0 <_printf_i>:
 80075e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075e4:	4617      	mov	r7, r2
 80075e6:	7e0a      	ldrb	r2, [r1, #24]
 80075e8:	b085      	sub	sp, #20
 80075ea:	2a6e      	cmp	r2, #110	; 0x6e
 80075ec:	4698      	mov	r8, r3
 80075ee:	4606      	mov	r6, r0
 80075f0:	460c      	mov	r4, r1
 80075f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075f4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80075f8:	f000 80bc 	beq.w	8007774 <_printf_i+0x194>
 80075fc:	d81a      	bhi.n	8007634 <_printf_i+0x54>
 80075fe:	2a63      	cmp	r2, #99	; 0x63
 8007600:	d02e      	beq.n	8007660 <_printf_i+0x80>
 8007602:	d80a      	bhi.n	800761a <_printf_i+0x3a>
 8007604:	2a00      	cmp	r2, #0
 8007606:	f000 80c8 	beq.w	800779a <_printf_i+0x1ba>
 800760a:	2a58      	cmp	r2, #88	; 0x58
 800760c:	f000 808a 	beq.w	8007724 <_printf_i+0x144>
 8007610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007614:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007618:	e02a      	b.n	8007670 <_printf_i+0x90>
 800761a:	2a64      	cmp	r2, #100	; 0x64
 800761c:	d001      	beq.n	8007622 <_printf_i+0x42>
 800761e:	2a69      	cmp	r2, #105	; 0x69
 8007620:	d1f6      	bne.n	8007610 <_printf_i+0x30>
 8007622:	6821      	ldr	r1, [r4, #0]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	f011 0f80 	tst.w	r1, #128	; 0x80
 800762a:	d023      	beq.n	8007674 <_printf_i+0x94>
 800762c:	1d11      	adds	r1, r2, #4
 800762e:	6019      	str	r1, [r3, #0]
 8007630:	6813      	ldr	r3, [r2, #0]
 8007632:	e027      	b.n	8007684 <_printf_i+0xa4>
 8007634:	2a73      	cmp	r2, #115	; 0x73
 8007636:	f000 80b4 	beq.w	80077a2 <_printf_i+0x1c2>
 800763a:	d808      	bhi.n	800764e <_printf_i+0x6e>
 800763c:	2a6f      	cmp	r2, #111	; 0x6f
 800763e:	d02a      	beq.n	8007696 <_printf_i+0xb6>
 8007640:	2a70      	cmp	r2, #112	; 0x70
 8007642:	d1e5      	bne.n	8007610 <_printf_i+0x30>
 8007644:	680a      	ldr	r2, [r1, #0]
 8007646:	f042 0220 	orr.w	r2, r2, #32
 800764a:	600a      	str	r2, [r1, #0]
 800764c:	e003      	b.n	8007656 <_printf_i+0x76>
 800764e:	2a75      	cmp	r2, #117	; 0x75
 8007650:	d021      	beq.n	8007696 <_printf_i+0xb6>
 8007652:	2a78      	cmp	r2, #120	; 0x78
 8007654:	d1dc      	bne.n	8007610 <_printf_i+0x30>
 8007656:	2278      	movs	r2, #120	; 0x78
 8007658:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800765c:	496e      	ldr	r1, [pc, #440]	; (8007818 <_printf_i+0x238>)
 800765e:	e064      	b.n	800772a <_printf_i+0x14a>
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007666:	1d11      	adds	r1, r2, #4
 8007668:	6019      	str	r1, [r3, #0]
 800766a:	6813      	ldr	r3, [r2, #0]
 800766c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007670:	2301      	movs	r3, #1
 8007672:	e0a3      	b.n	80077bc <_printf_i+0x1dc>
 8007674:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007678:	f102 0104 	add.w	r1, r2, #4
 800767c:	6019      	str	r1, [r3, #0]
 800767e:	d0d7      	beq.n	8007630 <_printf_i+0x50>
 8007680:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007684:	2b00      	cmp	r3, #0
 8007686:	da03      	bge.n	8007690 <_printf_i+0xb0>
 8007688:	222d      	movs	r2, #45	; 0x2d
 800768a:	425b      	negs	r3, r3
 800768c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007690:	4962      	ldr	r1, [pc, #392]	; (800781c <_printf_i+0x23c>)
 8007692:	220a      	movs	r2, #10
 8007694:	e017      	b.n	80076c6 <_printf_i+0xe6>
 8007696:	6820      	ldr	r0, [r4, #0]
 8007698:	6819      	ldr	r1, [r3, #0]
 800769a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800769e:	d003      	beq.n	80076a8 <_printf_i+0xc8>
 80076a0:	1d08      	adds	r0, r1, #4
 80076a2:	6018      	str	r0, [r3, #0]
 80076a4:	680b      	ldr	r3, [r1, #0]
 80076a6:	e006      	b.n	80076b6 <_printf_i+0xd6>
 80076a8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80076ac:	f101 0004 	add.w	r0, r1, #4
 80076b0:	6018      	str	r0, [r3, #0]
 80076b2:	d0f7      	beq.n	80076a4 <_printf_i+0xc4>
 80076b4:	880b      	ldrh	r3, [r1, #0]
 80076b6:	4959      	ldr	r1, [pc, #356]	; (800781c <_printf_i+0x23c>)
 80076b8:	2a6f      	cmp	r2, #111	; 0x6f
 80076ba:	bf14      	ite	ne
 80076bc:	220a      	movne	r2, #10
 80076be:	2208      	moveq	r2, #8
 80076c0:	2000      	movs	r0, #0
 80076c2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80076c6:	6865      	ldr	r5, [r4, #4]
 80076c8:	60a5      	str	r5, [r4, #8]
 80076ca:	2d00      	cmp	r5, #0
 80076cc:	f2c0 809c 	blt.w	8007808 <_printf_i+0x228>
 80076d0:	6820      	ldr	r0, [r4, #0]
 80076d2:	f020 0004 	bic.w	r0, r0, #4
 80076d6:	6020      	str	r0, [r4, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d13f      	bne.n	800775c <_printf_i+0x17c>
 80076dc:	2d00      	cmp	r5, #0
 80076de:	f040 8095 	bne.w	800780c <_printf_i+0x22c>
 80076e2:	4675      	mov	r5, lr
 80076e4:	2a08      	cmp	r2, #8
 80076e6:	d10b      	bne.n	8007700 <_printf_i+0x120>
 80076e8:	6823      	ldr	r3, [r4, #0]
 80076ea:	07da      	lsls	r2, r3, #31
 80076ec:	d508      	bpl.n	8007700 <_printf_i+0x120>
 80076ee:	6923      	ldr	r3, [r4, #16]
 80076f0:	6862      	ldr	r2, [r4, #4]
 80076f2:	429a      	cmp	r2, r3
 80076f4:	bfde      	ittt	le
 80076f6:	2330      	movle	r3, #48	; 0x30
 80076f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076fc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007700:	ebae 0305 	sub.w	r3, lr, r5
 8007704:	6123      	str	r3, [r4, #16]
 8007706:	f8cd 8000 	str.w	r8, [sp]
 800770a:	463b      	mov	r3, r7
 800770c:	aa03      	add	r2, sp, #12
 800770e:	4621      	mov	r1, r4
 8007710:	4630      	mov	r0, r6
 8007712:	f7ff feef 	bl	80074f4 <_printf_common>
 8007716:	3001      	adds	r0, #1
 8007718:	d155      	bne.n	80077c6 <_printf_i+0x1e6>
 800771a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800771e:	b005      	add	sp, #20
 8007720:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007724:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007728:	493c      	ldr	r1, [pc, #240]	; (800781c <_printf_i+0x23c>)
 800772a:	6822      	ldr	r2, [r4, #0]
 800772c:	6818      	ldr	r0, [r3, #0]
 800772e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007732:	f100 0504 	add.w	r5, r0, #4
 8007736:	601d      	str	r5, [r3, #0]
 8007738:	d001      	beq.n	800773e <_printf_i+0x15e>
 800773a:	6803      	ldr	r3, [r0, #0]
 800773c:	e002      	b.n	8007744 <_printf_i+0x164>
 800773e:	0655      	lsls	r5, r2, #25
 8007740:	d5fb      	bpl.n	800773a <_printf_i+0x15a>
 8007742:	8803      	ldrh	r3, [r0, #0]
 8007744:	07d0      	lsls	r0, r2, #31
 8007746:	bf44      	itt	mi
 8007748:	f042 0220 	orrmi.w	r2, r2, #32
 800774c:	6022      	strmi	r2, [r4, #0]
 800774e:	b91b      	cbnz	r3, 8007758 <_printf_i+0x178>
 8007750:	6822      	ldr	r2, [r4, #0]
 8007752:	f022 0220 	bic.w	r2, r2, #32
 8007756:	6022      	str	r2, [r4, #0]
 8007758:	2210      	movs	r2, #16
 800775a:	e7b1      	b.n	80076c0 <_printf_i+0xe0>
 800775c:	4675      	mov	r5, lr
 800775e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007762:	fb02 3310 	mls	r3, r2, r0, r3
 8007766:	5ccb      	ldrb	r3, [r1, r3]
 8007768:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800776c:	4603      	mov	r3, r0
 800776e:	2800      	cmp	r0, #0
 8007770:	d1f5      	bne.n	800775e <_printf_i+0x17e>
 8007772:	e7b7      	b.n	80076e4 <_printf_i+0x104>
 8007774:	6808      	ldr	r0, [r1, #0]
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	6949      	ldr	r1, [r1, #20]
 800777a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800777e:	d004      	beq.n	800778a <_printf_i+0x1aa>
 8007780:	1d10      	adds	r0, r2, #4
 8007782:	6018      	str	r0, [r3, #0]
 8007784:	6813      	ldr	r3, [r2, #0]
 8007786:	6019      	str	r1, [r3, #0]
 8007788:	e007      	b.n	800779a <_printf_i+0x1ba>
 800778a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800778e:	f102 0004 	add.w	r0, r2, #4
 8007792:	6018      	str	r0, [r3, #0]
 8007794:	6813      	ldr	r3, [r2, #0]
 8007796:	d0f6      	beq.n	8007786 <_printf_i+0x1a6>
 8007798:	8019      	strh	r1, [r3, #0]
 800779a:	2300      	movs	r3, #0
 800779c:	6123      	str	r3, [r4, #16]
 800779e:	4675      	mov	r5, lr
 80077a0:	e7b1      	b.n	8007706 <_printf_i+0x126>
 80077a2:	681a      	ldr	r2, [r3, #0]
 80077a4:	1d11      	adds	r1, r2, #4
 80077a6:	6019      	str	r1, [r3, #0]
 80077a8:	6815      	ldr	r5, [r2, #0]
 80077aa:	6862      	ldr	r2, [r4, #4]
 80077ac:	2100      	movs	r1, #0
 80077ae:	4628      	mov	r0, r5
 80077b0:	f7f8 fd1e 	bl	80001f0 <memchr>
 80077b4:	b108      	cbz	r0, 80077ba <_printf_i+0x1da>
 80077b6:	1b40      	subs	r0, r0, r5
 80077b8:	6060      	str	r0, [r4, #4]
 80077ba:	6863      	ldr	r3, [r4, #4]
 80077bc:	6123      	str	r3, [r4, #16]
 80077be:	2300      	movs	r3, #0
 80077c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077c4:	e79f      	b.n	8007706 <_printf_i+0x126>
 80077c6:	6923      	ldr	r3, [r4, #16]
 80077c8:	462a      	mov	r2, r5
 80077ca:	4639      	mov	r1, r7
 80077cc:	4630      	mov	r0, r6
 80077ce:	47c0      	blx	r8
 80077d0:	3001      	adds	r0, #1
 80077d2:	d0a2      	beq.n	800771a <_printf_i+0x13a>
 80077d4:	6823      	ldr	r3, [r4, #0]
 80077d6:	079b      	lsls	r3, r3, #30
 80077d8:	d507      	bpl.n	80077ea <_printf_i+0x20a>
 80077da:	2500      	movs	r5, #0
 80077dc:	f104 0919 	add.w	r9, r4, #25
 80077e0:	68e3      	ldr	r3, [r4, #12]
 80077e2:	9a03      	ldr	r2, [sp, #12]
 80077e4:	1a9b      	subs	r3, r3, r2
 80077e6:	429d      	cmp	r5, r3
 80077e8:	db05      	blt.n	80077f6 <_printf_i+0x216>
 80077ea:	68e0      	ldr	r0, [r4, #12]
 80077ec:	9b03      	ldr	r3, [sp, #12]
 80077ee:	4298      	cmp	r0, r3
 80077f0:	bfb8      	it	lt
 80077f2:	4618      	movlt	r0, r3
 80077f4:	e793      	b.n	800771e <_printf_i+0x13e>
 80077f6:	2301      	movs	r3, #1
 80077f8:	464a      	mov	r2, r9
 80077fa:	4639      	mov	r1, r7
 80077fc:	4630      	mov	r0, r6
 80077fe:	47c0      	blx	r8
 8007800:	3001      	adds	r0, #1
 8007802:	d08a      	beq.n	800771a <_printf_i+0x13a>
 8007804:	3501      	adds	r5, #1
 8007806:	e7eb      	b.n	80077e0 <_printf_i+0x200>
 8007808:	2b00      	cmp	r3, #0
 800780a:	d1a7      	bne.n	800775c <_printf_i+0x17c>
 800780c:	780b      	ldrb	r3, [r1, #0]
 800780e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007812:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007816:	e765      	b.n	80076e4 <_printf_i+0x104>
 8007818:	08007c34 	.word	0x08007c34
 800781c:	08007c23 	.word	0x08007c23

08007820 <memmove>:
 8007820:	4288      	cmp	r0, r1
 8007822:	b510      	push	{r4, lr}
 8007824:	eb01 0302 	add.w	r3, r1, r2
 8007828:	d803      	bhi.n	8007832 <memmove+0x12>
 800782a:	1e42      	subs	r2, r0, #1
 800782c:	4299      	cmp	r1, r3
 800782e:	d10c      	bne.n	800784a <memmove+0x2a>
 8007830:	bd10      	pop	{r4, pc}
 8007832:	4298      	cmp	r0, r3
 8007834:	d2f9      	bcs.n	800782a <memmove+0xa>
 8007836:	1881      	adds	r1, r0, r2
 8007838:	1ad2      	subs	r2, r2, r3
 800783a:	42d3      	cmn	r3, r2
 800783c:	d100      	bne.n	8007840 <memmove+0x20>
 800783e:	bd10      	pop	{r4, pc}
 8007840:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007844:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007848:	e7f7      	b.n	800783a <memmove+0x1a>
 800784a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800784e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007852:	e7eb      	b.n	800782c <memmove+0xc>

08007854 <_realloc_r>:
 8007854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007856:	4607      	mov	r7, r0
 8007858:	4614      	mov	r4, r2
 800785a:	460e      	mov	r6, r1
 800785c:	b921      	cbnz	r1, 8007868 <_realloc_r+0x14>
 800785e:	4611      	mov	r1, r2
 8007860:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007864:	f7ff bc4e 	b.w	8007104 <_malloc_r>
 8007868:	b922      	cbnz	r2, 8007874 <_realloc_r+0x20>
 800786a:	f7ff fbfd 	bl	8007068 <_free_r>
 800786e:	4625      	mov	r5, r4
 8007870:	4628      	mov	r0, r5
 8007872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007874:	f000 f814 	bl	80078a0 <_malloc_usable_size_r>
 8007878:	4284      	cmp	r4, r0
 800787a:	d90f      	bls.n	800789c <_realloc_r+0x48>
 800787c:	4621      	mov	r1, r4
 800787e:	4638      	mov	r0, r7
 8007880:	f7ff fc40 	bl	8007104 <_malloc_r>
 8007884:	4605      	mov	r5, r0
 8007886:	2800      	cmp	r0, #0
 8007888:	d0f2      	beq.n	8007870 <_realloc_r+0x1c>
 800788a:	4631      	mov	r1, r6
 800788c:	4622      	mov	r2, r4
 800788e:	f7ff fbd7 	bl	8007040 <memcpy>
 8007892:	4631      	mov	r1, r6
 8007894:	4638      	mov	r0, r7
 8007896:	f7ff fbe7 	bl	8007068 <_free_r>
 800789a:	e7e9      	b.n	8007870 <_realloc_r+0x1c>
 800789c:	4635      	mov	r5, r6
 800789e:	e7e7      	b.n	8007870 <_realloc_r+0x1c>

080078a0 <_malloc_usable_size_r>:
 80078a0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80078a4:	2800      	cmp	r0, #0
 80078a6:	f1a0 0004 	sub.w	r0, r0, #4
 80078aa:	bfbc      	itt	lt
 80078ac:	580b      	ldrlt	r3, [r1, r0]
 80078ae:	18c0      	addlt	r0, r0, r3
 80078b0:	4770      	bx	lr
	...

080078b4 <_sbrk>:
 80078b4:	4b04      	ldr	r3, [pc, #16]	; (80078c8 <_sbrk+0x14>)
 80078b6:	6819      	ldr	r1, [r3, #0]
 80078b8:	4602      	mov	r2, r0
 80078ba:	b909      	cbnz	r1, 80078c0 <_sbrk+0xc>
 80078bc:	4903      	ldr	r1, [pc, #12]	; (80078cc <_sbrk+0x18>)
 80078be:	6019      	str	r1, [r3, #0]
 80078c0:	6818      	ldr	r0, [r3, #0]
 80078c2:	4402      	add	r2, r0
 80078c4:	601a      	str	r2, [r3, #0]
 80078c6:	4770      	bx	lr
 80078c8:	20000258 	.word	0x20000258
 80078cc:	200049dc 	.word	0x200049dc

080078d0 <_init>:
 80078d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078d2:	bf00      	nop
 80078d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078d6:	bc08      	pop	{r3}
 80078d8:	469e      	mov	lr, r3
 80078da:	4770      	bx	lr

080078dc <_fini>:
 80078dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078de:	bf00      	nop
 80078e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078e2:	bc08      	pop	{r3}
 80078e4:	469e      	mov	lr, r3
 80078e6:	4770      	bx	lr
