

================================================================
== Vitis HLS Report for 'stencil_2d_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Thu Apr 27 10:23:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.627 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3932|     3932|  19.660 us|  19.660 us|  3932|  3932|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |     3930|     3930|        16|          5|          1|   784|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 5, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.75>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi = alloca i32 1"   --->   Operation 19 'alloca' 'add21_lcssa_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 20 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 21 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filter_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_8"   --->   Operation 25 'read' 'filter_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%filter_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_7"   --->   Operation 26 'read' 'filter_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filter_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_6"   --->   Operation 27 'read' 'filter_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%filter_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_5"   --->   Operation 28 'read' 'filter_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filter_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_4"   --->   Operation 29 'read' 'filter_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filter_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_3"   --->   Operation 30 'read' 'filter_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filter_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_2"   --->   Operation 31 'read' 'filter_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filter_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_1"   --->   Operation 32 'read' 'filter_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filter_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load"   --->   Operation 33 'read' 'filter_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.02ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 0, i5 %c"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_10_3"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 38 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_1, i5 0"   --->   Operation 40 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %r_1, i1 0"   --->   Operation 41 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1"   --->   Operation 42 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.41ns)   --->   "%empty = sub i10 %p_shl, i10 %p_shl1_cast"   --->   Operation 43 'sub' 'empty' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.33ns)   --->   "%empty_6 = add i5 %r_1, i5 1"   --->   Operation 44 'add' 'empty_6' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_6, i5 0"   --->   Operation 45 'bitconcatenate' 'p_shl2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl3_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_6, i1 0"   --->   Operation 46 'bitconcatenate' 'p_shl3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl3_1_cast = zext i6 %p_shl3_1"   --->   Operation 47 'zext' 'p_shl3_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.41ns)   --->   "%empty_7 = sub i10 %p_shl2_1, i10 %p_shl3_1_cast"   --->   Operation 48 'sub' 'empty_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.33ns)   --->   "%empty_8 = add i5 %r_1, i5 2"   --->   Operation 49 'add' 'empty_8' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%icmp_ln7 = icmp_eq  i10 %indvar_flatten_load, i10 784" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 50 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.29> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.41ns)   --->   "%add_ln7 = add i10 %indvar_flatten_load, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 51 'add' 'add_ln7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc32, void %for.end34.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 52 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 53 'load' 'c_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.11ns)   --->   "%icmp_ln8 = icmp_eq  i5 %c_load, i5 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 54 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.33ns)   --->   "%p_mid110 = add i5 %r_1, i5 3"   --->   Operation 55 'add' 'p_mid110' <Predicate = (!icmp_ln7)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.02ns)   --->   "%store_ln8 = store i10 %add_ln7, i10 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 56 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_8, i5 0"   --->   Operation 57 'bitconcatenate' 'p_shl2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl3_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_8, i1 0"   --->   Operation 58 'bitconcatenate' 'p_shl3_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl3_2_cast = zext i6 %p_shl3_2"   --->   Operation 59 'zext' 'p_shl3_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.41ns)   --->   "%empty_9 = sub i10 %p_shl2_2, i10 %p_shl3_2_cast"   --->   Operation 60 'sub' 'empty_9' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.79ns)   --->   "%select_ln7 = select i1 %icmp_ln8, i5 0, i5 %c_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 62 'select' 'select_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln12)   --->   "%select_ln7_1 = select i1 %icmp_ln8, i10 %empty_7, i10 %empty" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 63 'select' 'select_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_3)   --->   "%select_ln7_2 = select i1 %icmp_ln8, i10 %empty_9, i10 %empty_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 64 'select' 'select_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl2_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid110, i5 0"   --->   Operation 65 'bitconcatenate' 'p_shl2_2_mid1' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl3_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid110, i1 0"   --->   Operation 66 'bitconcatenate' 'p_shl3_2_mid1' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_shl3_2_cast_mid1 = zext i6 %p_shl3_2_mid1"   --->   Operation 67 'zext' 'p_shl3_2_cast_mid1' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.41ns)   --->   "%p_mid112 = sub i10 %p_shl2_2_mid1, i10 %p_shl3_2_cast_mid1"   --->   Operation 68 'sub' 'p_mid112' <Predicate = (!icmp_ln7 & icmp_ln8)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_6)   --->   "%select_ln7_3 = select i1 %icmp_ln8, i10 %p_mid112, i10 %empty_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 69 'select' 'select_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.79ns)   --->   "%select_ln7_4 = select i1 %icmp_ln8, i5 %empty_6, i5 %r_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7]   --->   Operation 70 'select' 'select_ln7_4' <Predicate = (!icmp_ln7)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i5 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 71 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.41ns) (out node of the LUT)   --->   "%add_ln12 = add i10 %select_ln7_1, i10 %zext_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 72 'add' 'add_ln12' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.41ns)   --->   "%add_ln12_2 = add i10 %add_ln12, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 73 'add' 'add_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.41ns) (out node of the LUT)   --->   "%add_ln12_3 = add i10 %select_ln7_2, i10 %zext_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 74 'add' 'add_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.41ns) (out node of the LUT)   --->   "%add_ln12_6 = add i10 %select_ln7_3, i10 %zext_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 75 'add' 'add_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.33ns)   --->   "%add_ln8 = add i5 %select_ln7, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 76 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.02ns)   --->   "%store_ln8 = store i5 %select_ln7_4, i5 %r" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 77 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.02>
ST_2 : Operation 78 [1/1] (1.02ns)   --->   "%store_ln8 = store i5 %add_ln8, i5 %c" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 78 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i10 %add_ln12_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 79 'zext' 'zext_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 80 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.66ns)   --->   "%orig_load_2 = load i10 %orig_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 81 'load' 'orig_load_2' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i10 %add_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 82 'zext' 'zext_ln12_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 83 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.66ns)   --->   "%orig_load_3 = load i10 %orig_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 84 'load' 'orig_load_3' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 85 [1/1] (1.41ns)   --->   "%add_ln12_8 = add i10 %add_ln12_6, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 85 'add' 'add_ln12_8' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i10 %add_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 86 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 87 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (2.66ns)   --->   "%orig_load = load i10 %orig_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 88 'load' 'orig_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 89 [1/1] (1.41ns)   --->   "%add_ln12_1 = add i10 %add_ln12, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 89 'add' 'add_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (2.66ns)   --->   "%orig_load_2 = load i10 %orig_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 90 'load' 'orig_load_2' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 91 [1/2] (2.66ns)   --->   "%orig_load_3 = load i10 %orig_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 91 'load' 'orig_load_3' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 92 [1/1] (1.41ns)   --->   "%add_ln12_4 = add i10 %add_ln12_3, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 92 'add' 'add_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i10 %add_ln12_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 93 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 94 'getelementptr' 'orig_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (2.66ns)   --->   "%orig_load_8 = load i10 %orig_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 95 'load' 'orig_load_8' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 96 [1/2] (2.66ns)   --->   "%orig_load = load i10 %orig_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 96 'load' 'orig_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i10 %add_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 97 'zext' 'zext_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 98 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (2.66ns)   --->   "%orig_load_1 = load i10 %orig_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 99 'load' 'orig_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 100 [5/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 100 'mul' 'mul_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [5/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 101 'mul' 'mul_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln12_8 = zext i10 %add_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 102 'zext' 'zext_ln12_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 103 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (2.66ns)   --->   "%orig_load_4 = load i10 %orig_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 104 'load' 'orig_load_4' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 105 [1/1] (1.41ns)   --->   "%add_ln12_5 = add i10 %add_ln12_3, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 105 'add' 'add_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (2.66ns)   --->   "%orig_load_8 = load i10 %orig_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 106 'load' 'orig_load_8' <Predicate = (!icmp_ln7)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 107 [5/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 107 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/2] (2.66ns)   --->   "%orig_load_1 = load i10 %orig_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 108 'load' 'orig_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 109 [4/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 109 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [4/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 110 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/2] (2.66ns)   --->   "%orig_load_4 = load i10 %orig_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 111 'load' 'orig_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln12_9 = zext i10 %add_ln12_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 112 'zext' 'zext_ln12_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 113 'getelementptr' 'orig_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (2.66ns)   --->   "%orig_load_5 = load i10 %orig_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 114 'load' 'orig_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i10 %add_ln12_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 115 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 116 'getelementptr' 'orig_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [2/2] (2.66ns)   --->   "%orig_load_6 = load i10 %orig_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 117 'load' 'orig_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 118 [1/1] (1.41ns)   --->   "%add_ln12_7 = add i10 %add_ln12_6, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 118 'add' 'add_ln12_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [5/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 119 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 120 [4/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 120 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [5/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 121 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [3/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 122 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [3/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 123 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [5/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 124 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/2] (2.66ns)   --->   "%orig_load_5 = load i10 %orig_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 125 'load' 'orig_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 126 [1/2] (2.66ns)   --->   "%orig_load_6 = load i10 %orig_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 126 'load' 'orig_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i10 %add_ln12_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 127 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 128 'getelementptr' 'orig_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (2.66ns)   --->   "%orig_load_7 = load i10 %orig_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 129 'load' 'orig_load_7' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 130 [4/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 130 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 131 [3/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 131 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [4/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 132 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [2/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 133 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [2/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 134 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [4/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 135 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [5/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 136 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [5/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 137 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/2] (2.66ns)   --->   "%orig_load_7 = load i10 %orig_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 138 'load' 'orig_load_7' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 139 [3/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 139 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 140 [2/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 140 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [3/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 141 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/5] (3.34ns)   --->   "%mul_ln12_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 142 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/5] (3.34ns)   --->   "%mul_ln12_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 143 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [3/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 144 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [4/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 145 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [4/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 146 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [5/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 147 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [2/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 148 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 149 [1/5] (3.34ns)   --->   "%mul_ln12 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 149 'mul' 'mul_ln12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [2/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 150 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [2/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 151 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [3/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 152 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [3/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 153 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [4/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 154 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/5] (3.34ns)   --->   "%mul_ln12_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 155 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 156 [1/5] (3.34ns)   --->   "%mul_ln12_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 156 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/5] (3.34ns)   --->   "%mul_ln12_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 157 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [2/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 158 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [2/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 159 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [3/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 160 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_4 = add i32 %mul_ln12_2, i32 %mul_ln12_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 161 'add' 'add_ln13_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 162 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln13_5 = add i32 %add_ln13_4, i32 %mul_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 162 'add' 'add_ln13_5' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi_load = load i32 %add21_lcssa_lcssa_phi"   --->   Operation 181 'load' 'add21_lcssa_lcssa_phi_load' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add21_lcssa_lcssa_phi_out, i32 %add21_lcssa_lcssa_phi_load"   --->   Operation 182 'write' 'write_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 163 [1/5] (3.34ns)   --->   "%mul_ln12_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 163 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/5] (3.34ns)   --->   "%mul_ln12_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 164 'mul' 'mul_ln12_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [2/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 165 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_3 = add i32 %mul_ln12, i32 %mul_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 166 'add' 'add_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 167 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln13_6 = add i32 %add_ln13_5, i32 %add_ln13_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 167 'add' 'add_ln13_6' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 168 [1/5] (3.34ns)   --->   "%mul_ln12_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12]   --->   Operation 168 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (1.78ns)   --->   "%add_ln13_1 = add i32 %mul_ln12_5, i32 %mul_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 169 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.78>
ST_14 : Operation 170 [1/1] (1.78ns)   --->   "%add_ln13 = add i32 %mul_ln12_6, i32 %mul_ln12_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 170 'add' 'add_ln13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.77>
ST_15 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_2 = add i32 %add_ln13_1, i32 %add_ln13" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 171 'add' 'add_ln13_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 172 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln13_7 = add i32 %add_ln13_6, i32 %add_ln13_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13]   --->   Operation 172 'add' 'add_ln13_7' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %add_ln13_7, i32 %add21_lcssa_lcssa_phi" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 173 'store' 'store_ln8' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"   --->   Operation 174 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 175 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 176 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:4]   --->   Operation 177 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:16]   --->   Operation 178 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (2.66ns)   --->   "%store_ln16 = store i32 %add_ln13_7, i10 %sol_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:16]   --->   Operation 179 'store' 'store_ln16' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_10_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:8]   --->   Operation 180 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.75ns
The critical path consists of the following:
	'alloca' operation ('r') [15]  (0 ns)
	'load' operation ('r') on local variable 'r' [33]  (0 ns)
	'add' operation ('empty_6') [39]  (1.34 ns)
	'sub' operation ('empty_7') [43]  (1.42 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	'select' operation ('select_ln7', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:7) [58]  (0.795 ns)
	'add' operation ('add_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [71]  (1.42 ns)
	'add' operation ('add_ln12_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [81]  (1.42 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('orig_addr_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [83]  (0 ns)
	'load' operation ('orig_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' [84]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('orig_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [73]  (0 ns)
	'load' operation ('orig_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) on array 'orig' [74]  (2.66 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [85]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [75]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [75]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [75]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [75]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [75]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [80]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [100]  (3.35 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln12_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:12) [110]  (3.35 ns)

 <State 14>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln13', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13) [116]  (1.78 ns)

 <State 15>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln13_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13) [118]  (0 ns)
	'add' operation ('add_ln13_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13) [123]  (2.78 ns)

 <State 16>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('sol_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:16) [124]  (0 ns)
	'store' operation ('store_ln16', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:16) of variable 'add_ln13_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/stencil2d/src/stencil_2d.cpp:13 on array 'sol' [125]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
