[2025-09-18 08:38:09] START suite=qualcomm_srv trace=srv445_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv445_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2612584 heartbeat IPC: 3.828 cumulative IPC: 3.828 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5028751 cumulative IPC: 3.977 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5028751 cumulative IPC: 3.977 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5028752 heartbeat IPC: 4.139 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14251940 heartbeat IPC: 1.084 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 23337820 heartbeat IPC: 1.101 cumulative IPC: 1.092 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 32507100 heartbeat IPC: 1.091 cumulative IPC: 1.092 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 41623811 heartbeat IPC: 1.097 cumulative IPC: 1.093 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 50775318 heartbeat IPC: 1.093 cumulative IPC: 1.093 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 59896746 heartbeat IPC: 1.096 cumulative IPC: 1.094 (Simulation time: 00 hr 08 min 21 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 69154924 heartbeat IPC: 1.08 cumulative IPC: 1.092 (Simulation time: 00 hr 09 min 34 sec)
Heartbeat CPU 0 instructions: 100000024 cycles: 78278569 heartbeat IPC: 1.096 cumulative IPC: 1.092 (Simulation time: 00 hr 10 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv445_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000027 cycles: 87378083 heartbeat IPC: 1.099 cumulative IPC: 1.093 (Simulation time: 00 hr 11 min 59 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91429501 cumulative IPC: 1.094 (Simulation time: 00 hr 13 min 13 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91429501 cumulative IPC: 1.094 (Simulation time: 00 hr 13 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv445_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.094 instructions: 100000000 cycles: 91429501
CPU 0 Branch Prediction Accuracy: 90.97% MPKI: 15.88 Average ROB Occupancy at Mispredict: 25.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3776
BRANCH_INDIRECT: 0.4183
BRANCH_CONDITIONAL: 12.96
BRANCH_DIRECT_CALL: 0.9141
BRANCH_INDIRECT_CALL: 0.6018
BRANCH_RETURN: 0.614


====Backend Stall Breakdown====
ROB_STALL: 64486
LQ_STALL: 0
SQ_STALL: 526093


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 120.10811
REPLAY_LOAD: 53.827587
NON_REPLAY_LOAD: 14.183903

== Total ==
ADDR_TRANS: 4444
REPLAY_LOAD: 3122
NON_REPLAY_LOAD: 56920

== Counts ==
ADDR_TRANS: 37
REPLAY_LOAD: 58
NON_REPLAY_LOAD: 4013

cpu0->cpu0_STLB TOTAL        ACCESS:    1863195 HIT:    1859012 MISS:       4183 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1863195 HIT:    1859012 MISS:       4183 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 249.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8573051 HIT:    7308911 MISS:    1264140 MSHR_MERGE:      50877
cpu0->cpu0_L2C LOAD         ACCESS:    6749324 HIT:    5764238 MISS:     985086 MSHR_MERGE:       6151
cpu0->cpu0_L2C RFO          ACCESS:     558084 HIT:     401896 MISS:     156188 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     262392 HIT:     175460 MISS:      86932 MSHR_MERGE:      44726
cpu0->cpu0_L2C WRITE        ACCESS:     995656 HIT:     966822 MISS:      28834 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7595 HIT:        495 MISS:       7100 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     192855 ISSUED:     175841 USEFUL:       8583 USELESS:      10590
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15036334 HIT:    8050525 MISS:    6985809 MSHR_MERGE:    1660381
cpu0->cpu0_L1I LOAD         ACCESS:   15036334 HIT:    8050525 MISS:    6985809 MSHR_MERGE:    1660381
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30958977 HIT:   27305707 MISS:    3653270 MSHR_MERGE:    1570946
cpu0->cpu0_L1D LOAD         ACCESS:   17138408 HIT:   15330809 MISS:    1807599 MSHR_MERGE:     383703
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     470720 HIT:     304511 MISS:     166209 MSHR_MERGE:      73470
cpu0->cpu0_L1D WRITE        ACCESS:   13341351 HIT:   11669585 MISS:    1671766 MSHR_MERGE:    1113673
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8498 HIT:        802 MISS:       7696 MSHR_MERGE:        100
cpu0->cpu0_L1D PREFETCH REQUESTED:     666211 ISSUED:     470712 USEFUL:      24813 USELESS:      44406
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12475092 HIT:   10567851 MISS:    1907241 MSHR_MERGE:     954557
cpu0->cpu0_ITLB LOAD         ACCESS:   12475092 HIT:   10567851 MISS:    1907241 MSHR_MERGE:     954557
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.102 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28920095 HIT:   27697213 MISS:    1222882 MSHR_MERGE:     312371
cpu0->cpu0_DTLB LOAD         ACCESS:   28920095 HIT:   27697213 MISS:    1222882 MSHR_MERGE:     312371
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.045 cycles
cpu0->LLC TOTAL        ACCESS:    1431750 HIT:    1374395 MISS:      57355 MSHR_MERGE:       1604
cpu0->LLC LOAD         ACCESS:     978934 HIT:     961828 MISS:      17106 MSHR_MERGE:        197
cpu0->LLC RFO          ACCESS:     156182 HIT:     130976 MISS:      25206 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      42206 HIT:      31385 MISS:      10821 MSHR_MERGE:       1407
cpu0->LLC WRITE        ACCESS:     247328 HIT:     247096 MISS:        232 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7100 HIT:       3110 MISS:       3990 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3732
  ROW_BUFFER_MISS:      51779
  AVG DBUS CONGESTED CYCLE: 3.426
Channel 0 WQ ROW_BUFFER_HIT:        755
  ROW_BUFFER_MISS:      18199
  FULL:          0
Channel 0 REFRESHES ISSUED:       7619

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       507334       431786        91335         2262
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          154          352          261
  STLB miss resolved @ L2C                0           78          145          239           64
  STLB miss resolved @ LLC                0          124          285         1589          572
  STLB miss resolved @ MEM                0            3          308         2188         2132

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163915        49705      1229729       172882          358
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           60           85           38
  STLB miss resolved @ L2C                0           22           38           31            6
  STLB miss resolved @ LLC                0           68          210          446           67
  STLB miss resolved @ MEM                0            1           51          206          120
[2025-09-18 08:51:23] END   suite=qualcomm_srv trace=srv445_ap (rc=0)
