<!-- Copyright (C) 2023-2025 by Arm Limited (or its affiliates). All rights reserved. -->

<counter_set count="6" name="ARMv9_Cortex_A520_cnt"/>
<category counter_set="ARMv9_Cortex_A520_cnt" name="Cortex-A520" per_cpu="yes" supports_event_based_sampling="yes">
    <event counter="ARMv9_Cortex_A520_ccnt" event="0x11" title="Cycles" name="CPU Cycles" description="The counter increments on every cycle" units="cycles"/>
    <event event="0x00" title="Instructions (Executed)" name="Increment PMSWINC Register" description="The counter increments on writes to the PMSWINC register" units="instructions"/>
    <event event="0x01" title="L1 Instruction Cache" name="Refill" description="Counts any instruction fetch which misses in the cache. This does not count; cache maintenance instructions and non-cacheable accesses."/>
    <event event="0x02" title="L1 Instruction TLB" name="Refill" description="This event counts any refill of the L1 instruction TLB from the MMU Translation Cache (MMUTC). This includes refills that result in a translation fault. TLB maintenance instructions are not counted. This event counts regardless of whether the MMU is enabled."/>
    <event event="0x03" title="L1 Data Cache" name="Refill" description="This event counts any load or store operation or translation table walk access which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted; Cache maintenance instructions and prefetches, Stores of an entire cache line, even if they make a coherency request outside the L1, Partial cache line writes which do not allocate into the L1 cache and Non-cacheable accesses. This event counts the sum of &apos;L1 Data Cache: Refill (due to read)&apos; and &apos;L1 Data Cache: Refill (due to write)&apos;."/>
    <event event="0x04" title="L1 Data Cache" name="Access" description="This event counts any load or store operation or translation table walk access which looks up in the L1 data cache. In particular, any access which could count the &apos;L1 Data Cache: Refill&apos; event causes this event to count. The following instructions are not counted; Cache maintenance instructions and prefetches and Non-cacheable accesses. This event counts the sum of &apos;L1 Data Cache: Access (due to read)&apos; and &apos;L1 Data Cache: Access (due to write)&apos;."/>
    <event event="0x05" title="L1 Data TLB" name="Refill" description="This event counts any refill of the data L1 TLB from the MMUTC. This includes refills that result in a translation fault. TLB maintenance instructions are not counted. This event counts regardless of whether the MMU is enabled."/>
    <event event="0x06" title="Instructions (Executed)" name="Load" description="The counter increments for every executed memory-reading instruction" units="instructions"/>
    <event event="0x07" title="Instructions (Executed)" name="Store" description="The counter counts each architecturally-executed memory-writing instruction. DC ZVA is counted as a store. The counter does not count a Store-Exclusive instruction that fails." units="instructions"/>
    <event event="0x08" title="Instructions (Executed)" name="All" description="The counter increments for every architecturally executed instruction" units="instructions"/>
    <event event="0x09" title="Exceptions" name="Taken" description="The counter increments for each exception taken" units="exceptions"/>
    <event event="0x0a" title="Instructions (Executed)" name="Exception Returns" description="The counter increments for each executed exception return instruction" units="instructions"/>
    <event event="0x0b" title="Instructions (Executed)" name="Write to CONTEXTIDR" description="The counter increments for every write to the CONTEXTIDR" units="instructions"/>
    <event event="0x0c" title="Instructions (Executed)" name="Write to PC" description="The counter increments for every software change of the PC. This includes all: Branch instructions, memory reading instructions that explicitly write to the PC, Data processing instructions that explicitly write to the PC, and Exception return instructions." units="instructions"/>
    <event event="0x0d" title="Instructions (Executed)" name="Branch (Immediate)" description="The counter counts all immediate branch instructions that are architecturally executed" units="instructions"/>
    <event event="0x0e" title="Instructions (Executed)" name="Branch (Return)" description="The counter counts all procedure return instructions that are architecturally executed" units="instructions"/>
    <event event="0x10" title="Branch Predictor" name="Mispredictions" description="The counter counts each correction to the predicted program flow that occurs because of a misprediction from, or no prediction from, a change in control flow that the branch prediction resources are capable of predicting"/>
    <event event="0x12" title="Branch Predictor" name="Possible Predictions" description="The counter counts every branch or other change in the program flow that the branch prediction resources are capable of predicting"/>
    <event event="0x13" title="Memory" name="Access" description="This event counts memory accesses due to load or store instructions. The following instructions are not counted; Instruction fetches, Cache maintenance instructions, Translation table walks or prefetches. This event counts the sum of &apos;Memory: Access (due to read)&apos; and &apos;Memory: Access (due to write)&apos;."/>
    <event event="0x14" title="L1 Instruction Cache" name="Access" description="This event counts any instruction fetch which accesses the L1 instruction cache or MOP cache. The following instructions are not counted; cache maintenance instructions, non-cacheable accesses."/>
    <event event="0x15" title="L1 Data Cache" name="Write-back" description="The counter counts every write-back of data from the Level 1 data or unified cache. The counter counts each write-back that causes data to be written from the Level 1 cache to outside of the Level 1 cache."/>
    <event event="0x16" title="L2 Data Cache" name="Access" description="This event counts any transaction from L1 which looks up in the L2 cache, and any writeback from the L1 to the L2. Snoops from outside the core and cache maintenance operations are not counted."/>
    <event event="0x17" title="L2 Data Cache" name="Refill" description="This event counts any cacheable transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 are not counted."/>
    <event event="0x18" title="L2 Data Cache" name="Write-back" description="This event counts any write-back of data from the L2 cache to outside the core. This includes snoops to the L2 which return data, regardless of whether they cause an invalidation. Invalidations from the L2 which do not write data outside of the core and snoops which return data from the L1 are not counted."/>
    <event event="0x19" title="Bus" name="Access" description="This event counts for every beat of data transferred over the data channels between the core and the Snoop Control Unit (SCU). If both read and write data beats are transferred on a given cycle, this event is counted twice on that cycle. This event counts the sum of &apos;Bus: Access (due to read)&apos;, &apos;Bus: Access (due to write)&apos;, and any snoop data responses."/>
    <event event="0x1a" title="Errors" name="Memory" description="Local memory error This event counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs"/>
    <event event="0x1b" title="Instructions (Speculated)" name="All" description="Operation speculatively executed" units="instructions"/>
    <event event="0x1c" title="Instructions (Executed)" name="Write to TTBR" description="The counter counts writes to the translation table base registers, TTBR0 and TTBR1" units="instructions"/>
    <event event="0x1d" title="Cycles" name="Bus Cycles" description="Bus cycles This event duplicates &apos;Cycles: CPU Cycles&apos;" units="cycles"/>
    <event event="0x20" title="L2 Data Cache" name="Allocation" description="L2 data cache allocation without refill. This event counts any full cache line write into the L2 cache which does not cause a linefill, including write-backs from L1 to L2 and full-line writes which do not allocate into L1."/>
    <event event="0x21" title="Instructions (Executed)" name="Branch (Any)" description="Instruction architecturally executed, branch This event counts all branches, taken or not. This excludes exception entries, debug entries and CCFAIL branches." units="instructions"/>
    <event event="0x22" title="Instructions (Executed)" name="Branch (Mispredicted)" description="Instruction architecturally executed, mispredicted branch This event counts any branch counted by &apos;Instructions (Executed): Branch (Any)&apos; which is not correctly predicted and causes a pipeline flush" units="instructions"/>
    <event event="0x23" title="Stalls" name="Frontend" description="No operation issued because of the frontend. The counter counts on any cycle when there are no fetched instructions available to dispatch." units="cycles"/>
    <event event="0x24" title="Stalls" name="Backend" description="No operation issued because of the backend The counter counts on any cycle fetched instructions are not dispatched due to resource constraints" units="cycles"/>
    <event event="0x25" title="L1 Data TLB" name="Access" description="Level 1 data TLB access This event counts any load or store operation which accesses the data L1 TLB. If both a load and a store are executed on a cycle, this event counts twice. This event counts regardless of whether the MMU is enabled."/>
    <event event="0x26" title="L1 Instruction TLB" name="Access" description="Level 1 instruction TLB access This event counts any instruction fetch which accesses the instruction L1 TLB. This event counts regardless of whether the MMU is enabled."/>
    <event event="0x2b" title="L3 Data Cache" name="Access" description="Attributable L3 cache access This event counts for any cacheable read transaction returning data from the SCU, or for any cacheable write to the SCU"/>
    <event event="0x2d" title="L2 Data TLB" name="Refill" description="Attributable L2 TLB refill This event counts on any refill of the MMUTC, caused by either an instruction or data access. This event does not count if the MMU is disabled."/>
    <event event="0x2f" title="L2 Data TLB" name="Access" description="Attributable L2 TLB access This event counts on any access to the MMUTC (caused by a refill of any of the L1 TLBs). This event does not count if the MMU is disabled."/>
    <event event="0x34" title="Data TLB" name="Translation table walk" description="Access to data TLB that caused a page table walk This event counts on any data access which causes &apos;L2 Data TLB: Refill&apos; to count"/>
    <event event="0x35" title="Instruction TLB" name="Translation table walk" description="Access to instruction TLB that caused a translation table walk. This event counts on any instruction access which causes &apos;L2 Data TLB: Refill&apos; to count."/>
    <event event="0x36" title="Last Level Cache" name="Access (due to read)" description="Last level cache access, read If CPUECTLR. EXTLLC is set, then this event counts any cacheable read transaction which returns a data source of interconnect cache. If CPUECTLR. EXTLLC is not set, then this event is a duplicate of the L*D_CACHE_RD event corresponding to the last level of cache implemented &apos;L2 Data Cache: Access (due to read)&apos; if only one is implemented, or &apos;L1 Data Cache: Access (due to read)&apos; if neither is implemented."/>
    <event event="0x37" title="Last Level Cache" name="Miss (due to read)" description="Last level cache miss, read If CPUECTLR. EXTLLC is set, then this event counts any cacheable read transaction which returns a data source of DRAM, remote, or inter-cluster peer. If CPUECTLR. EXTLLC is not set, then this event is a duplicate of the L*D_CACHE_REFILL_RD event corresponding to the last level of cache implemented &apos;L2 Data Cache: Refill (due to read)&apos; if only one is implemented, or &apos;L1 Data Cache: Refill (due to read)&apos; if neither is implemented."/>
    <event event="0x38" title="Multi-socket Remote Access" name="Access (due to read)" description="The counter counts each access counted by &apos;Multi-socket Remote Access: Access&apos; that is a memory-read operation"/>
    <event event="0x39" title="L1 Data Cache" name="Miss (due to long-latency read)" description="Level 1 data cache long-latency miss"/>
    <event event="0x3a" title="Operations" name="Executed" description="Micro-operation architecturally executed"/>
    <event event="0x3b" title="Operations" name="Speculated" description="Micro-operation speculatively executed"/>
    <event event="0x3c" title="Stalls" name="All" description="No operation sent for execution"/>
    <event event="0x3d" title="Stalls (Slots)" name="Backend" description="No operation sent for execution on a slot due to the backend" units="slots"/>
    <event event="0x3e" title="Stalls (Slots)" name="Frontend" description="No operation sent for execution on a slot due to the frontend" units="slots"/>
    <event event="0x3f" title="Stalls (Slots)" name="All" description="No operation sent for execution on a slot" units="slots"/>
    <event event="0x40" title="L1 Data Cache" name="Access (due to read)" description="This event counts any load operation or page table walk access which looks up in the L1 data cache. In particular, any access which could count the &apos;L1 Data Cache: Refill (due to read)&apos; event causes this event to count. The following instructions are not counted; cache maintenance instructions and prefetches, non-cacheable accesses."/>
    <event event="0x41" title="L1 Data Cache" name="Access (due to write)" description="This event counts any store operation which looks up in the L1 data cache. In particular, any access which could count the &apos;L1 Data Cache: Refill (due to write)&apos; event causes this event to count. The following instructions are not counted; cache maintenance instructions and prefetches, non-cacheable accesses."/>
    <event event="0x42" title="L1 Data Cache" name="Refill (due to read)" description="This event counts any load operation or page table walk access which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted; xache maintenance instructions and prefetches, non-cacheable accesses."/>
    <event event="0x43" title="L1 Data Cache" name="Refill (due to write)" description="This event counts any store operation which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted; cache maintenance instructions and prefetches, stores of an entire cache line, even if they make a coherency request outside the L1, partial cache line writes which do not allocate into the L1 cache, non-cacheable accesses."/>
    <event event="0x44" title="L1 Data Cache" name="Refill (from inside cluster)" description="As &apos;L1 Data Cache: Refill&apos;, but counts only memory operations that generate refills satisfied by transfer from another cache inside of the immediate cluster"/>
    <event event="0x45" title="L1 Data Cache" name="Refill (from outside cluster)" description="As &apos;L1 Data Cache: Refill&apos;, but counts only memory operations that generate refills satisfied by transfer from another cache outside of the immediate cluster"/>
    <event event="0x50" title="L2 Data Cache" name="Access (due to read)" description="L2 cache access, read. This event counts any read transaction from L1 which looks up in the L2 cache. Snoops from outside the core are not counted."/>
    <event event="0x51" title="L2 Data Cache" name="Access (due to write)" description="L2 cache access, write. This event counts any write transaction from L1 which looks up in the L2 cache or any write-back from L1 which allocates into the L2 cache. Snoops from outside the core are not counted."/>
    <event event="0x52" title="L2 Data Cache" name="Refill (due to read)" description="This event counts any cacheable read transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. Transactions such as ReadUnique are counted as read transactions, even though they can be generated by store instructions."/>
    <event event="0x53" title="L2 Data Cache" name="Refill (due to write)" description="This event counts any write transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. Transactions such as ReadUnique are not counted as write transactions."/>
    <event event="0x60" title="Bus" name="Access (due to read)" description="This event counts for every beat of data transferred over the read data channel between the core and the SCU"/>
    <event event="0x61" title="Bus" name="Access (due to write)" description="Bus access write This event counts for every beat of data transferred over the write data channel between the core and the SCU"/>
    <event event="0x66" title="Memory" name="Access (due to read)" description="This event counts memory accesses due to load instructions. The following instructions are not counted; instruction fetches, cache maintenance instructions, translation table walks, prefetches."/>
    <event event="0x67" title="Memory" name="Access (due to write)" description="This event counts memory accesses due to store instructions. The following instructions are not counted; instruction fetches, cache maintenance instructions, translation table walks, prefetches."/>
    <event event="0x6e" title="Instructions (Speculated)" name="Store-Exclusive (Failures)" description="The counter counts Store-Exclusive instructions speculatively executed that fail to complete a write. It is within the IMPLEMENTATION DEFINED definition of speculatively executed whether this includes conditional instructions that fail the condition code check." units="instructions"/>
    <event event="0x6f" title="Instructions (Speculated)" name="Store-Exclusive" description="The counter counts Store-Exclusive instructions speculatively executed" units="instructions"/>
    <event event="0x70" title="Instructions (Speculated)" name="Load" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-reading instructions, as defined by the &apos;Instructions (Executed): Load&apos; event" units="instructions"/>
    <event event="0x71" title="Instructions (Speculated)" name="Store" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-writing instructions, as defined by the &apos;Instructions (Executed): Store&apos; event" units="instructions"/>
    <event event="0x72" title="Instructions (Speculated)" name="Load/Store" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only memory-reading and memory-writing instructions, as defined by the &apos;Instructions (Executed): Load&apos; and &apos;Instructions (Executed): Store&apos; events" units="instructions"/>
    <event event="0x73" title="Instructions (Speculated)" name="Data Processing (Integer)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only integer data-processing instructions" units="instructions"/>
    <event event="0x74" title="Instructions (Speculated)" name="Data Processing (Advanced SIMD)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only Advanced SIMD data-processing instructions" units="instructions"/>
    <event event="0x75" title="Instructions (Speculated)" name="Data Processing (Floating-point)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only floating-point data-processing instructions" units="instructions"/>
    <event event="0x76" title="Instructions (Speculated)" name="Branch (software PC writes)" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only software changes of the PC" units="instructions"/>
    <event event="0x77" title="Instructions (Speculated)" name="Crypto" description="As &apos;Instructions (Speculated): All&apos;, but the counter counts only Cryptographic instructions, except PMULL and VMULL" units="instructions"/>
    <event event="0x78" title="Instructions (Speculated)" name="Branch (immediate)" description="The counter counts immediate branch instructions speculatively executed" units="instructions"/>
    <event event="0x79" title="Instructions (Speculated)" name="Branch (return)" description="The counter counts procedure return instructions speculatively executed" units="instructions"/>
    <event event="0x7a" title="Instructions (Speculated)" name="Branch (indirect)" description="The counter counts indirect branch instructions speculatively executed. This includes software change of the PC other than exception-generating instructions and immediate branch instructions." units="instructions"/>
    <event event="0x86" title="Exceptions" name="IRQ" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are IRQ or Virtual IRQ exceptions" units="exceptions"/>
    <event event="0x87" title="Exceptions" name="FIQ" description="As &apos;Exceptions: Taken&apos;, but counts only those exceptions taken locally that are FIQ or Virtual FIQ exceptions" units="exceptions"/>
    <event event="0xa0" title="L3 Data Cache" name="Access (due to read)" description="As &apos;L3 Data Cache: Access&apos;, but counts only attributable memory-read operations that cause a cache access to at least the Level 3 data or unified cache"/>
    <event event="0xa2" title="L3 Data Cache" name="Refill (due to read)" description="As &apos;L3 Data Cache: Refill&apos;, but counts only attributable memory-read operations that cause a refill of at least the Level 3 data or unified cache from outside the Level 3 cache"/>
    <event event="0xc3" title="L2 Data Cache" name="Write Streaming Mode" description="Level 2 cache write streaming mode"/>
    <event event="0xc4" title="L1 Data Cache" name="Enter Write Streaming Mode" description="Level 1 data cache entering write streaming mode"/>
    <event event="0xc5" title="L1 Data Cache" name="Write Streaming Mode" description="Level 1 data cache write streaming mode"/>
    <event event="0xc7" title="L3 Data Cache" name="Write Streaming Mode" description="Level 3 cache write streaming mode"/>
    <event event="0xc8" title="Last Level Cache" name="Write Streaming Mode" description="Last level cache write streaming mode"/>
    <event event="0xd0" title="L2 Data TLB" name="Access (Last Level walk)" description="Level 2 TLB last-level walk cache access"/>
    <event event="0xd1" title="L2 Data TLB" name="Refill (Last Level walk)" description="Level 2 TLB last-level walk cache refill"/>
    <event event="0xd4" title="L2 Data TLB" name="Access (IPA)" description="Level 2 TLB IPA cache access"/>
    <event event="0xd5" title="L2 Data TLB" name="Refill (IPA)" description="Level 2 TLB IPA cache refill"/>
    <event event="0xd6" title="L2 Data Cache" name="Stash dropped" description="Level 2 cache stash dropped"/>
    <event event="0xd7" title="L1 Data TLB" name="Refill (due to ETS replay)" description="L1D TLB refill due to ETS replay. This event counts any refill counted by &apos;L1 Data TLB: Refill&apos; due to ETS replay."/>
    <event event="0xda" title="L2 Data Cache" name="Refill (by spatial HW prefetcher)" description="This event counts any refill counted by &apos;L2 Data Cache: Refill (by HW prefetcher)&apos; caused by L2 spatial prefetcher"/>
    <event event="0xdb" title="L2 Data Cache" name="Refill (by offset HW prefetcher)" description="This event counts any refill counted by &apos;L2 Data Cache: Refill (by HW prefetcher)&apos; caused by L2 offset prefetcher"/>
    <event event="0xdc" title="L2 Data Cache" name="Refill (by pattern HW prefetcher)" description="This event counts any refill counted by &apos;L2 Data Cache: Refill (by HW prefetcher)&apos; caused by the L2 pattern prefetcher"/>
    <event event="0xdd" title="L2 Data Cache" name="Refill (by TLB descriptor HW prefetcher)" description="This event counts any refill counted by &apos;L2 Data Cache: Refill (by HW prefetcher)&apos; caused by the L2 TLB prefetcher"/>
    <event event="0xde" title="L3 Data Cache" name="Access (by stride HW prefetcher)" description="This event counts any access counted by &apos;L3 Data Cache: Access (by HW prefetcher)&apos; caused by the L3 stride prefetcher"/>
    <event event="0xdf" title="L3 Data Cache" name="Access (by offset HW prefetcher)" description="This event counts any access counted by &apos;L3 Data Cache: Access (by HW prefetcher)&apos; caused by the L3 offset prefetcher"/>
    <event event="0xe5" title="Stalls" name="Backend (Interlock, AGU)" description="No operation issued due to the backend, input dependency, address This event counts every cycle counted by &apos;Stalls: Backend (Interlock)&apos;, where there is an input dependency on an address operand. This type of interlock is caused by a load/store instruction waiting for data to calculate the address." units="cycles"/>
    <event event="0xe6" title="Stalls" name="Backend (Interlock, VPU)" description="No operation issued due to the backend, interlock, VPU" units="cycles"/>
    <event event="0xed" title="Stalls" name="Backend (VPU Hazard)" description="No operation issued due to the backend, VPU hazard. This event counts cycles where the core stalls due to contention for the VPU with the other core." units="cycles"/>
    <event event="0xee" title="Stalls (Slots)" name="Backend (Interlock, Issue Slot)" description="Issue slot not issued due to interlock" units="slots"/>
    <event event="0xf0" title="Instructions (Executed)" name="Re-executed (due to read-after-read hazard)" description="This event counts each instruction which re-executes due to read-after-read hazard"/>
    <event event="0x4005" title="Stalls" name="Backend (Memory Stall Cycles)" description="No operation sent due to the backend and memory stalls" units="cycles"/>
    <event event="0x4006" title="L1 Instruction Cache" name="Miss (long-latency)" description="L1 instruction cache long latency miss"/>
    <event event="0x4009" title="L2 Data Cache" name="Miss (due to long-latency read)" description="L2 cache long latency miss"/>
    <event event="0x400b" title="L3 Data Cache" name="Miss (due to long-latency read)" description="L3 cache long latency miss"/>
    <event event="0x400d" title="PMU" name="Overflows (EL1, EL0)" description="PMU overﬂow, counters accessible to EL1 and EL0"/>
    <event event="0x400e" title="Trace buﬀer" name="Trigger Event" description="The event is generated when a Trace Buﬀer Extension Trigger Event occurs"/>
    <event event="0x400f" title="PMU" name="Overflows (EL2)" description="PMU overﬂow, counters reserved for use by EL2"/>
    <event event="0x4020" title="Latency" name="Access with additional latency from alignment" description="Access with additional latency from alignment" units="accesses"/>
    <event event="0x4021" title="Latency" name="Load with additional latency from alignment" description="Load with additional latency from alignment" units="accesses"/>
    <event event="0x4022" title="Latency" name="Store with additional latency from alignment" description="Store with additional latency from alignment" units="accesses"/>
    <event event="0x4024" title="MTE" name="Checked data memory access" description="Checked data memory access" units="accesses"/>
    <event event="0x4025" title="MTE" name="Checked data memory access, read" description="Checked data memory access, read" units="accesses"/>
    <event event="0x4026" title="MTE" name="Checked data memory access, write" description="Checked data memory access, write" units="accesses"/>
    <event event="0x8002" title="Instructions (Executed)" name="SVE" description="The counter counts each Instruction architecturally executed SVE instruction" units="instructions"/>
    <event event="0x8006" title="Instructions (Speculated)" name="SVE" description="SVE operations speculatively executed" units="instructions"/>
    <event event="0x8014" title="Instructions (Speculated)" name="Floating Point, Half-Precision (all)" description="Half-precision floating-point operation speculatively executed" units="instructions"/>
    <event event="0x8018" title="Instructions (Speculated)" name="Floating Point, Single-Precision (all)" description="Single-precision floating-point operation speculatively executed" units="instructions"/>
    <event event="0x801c" title="Instructions (Speculated)" name="Floating Point, Double-Precision (all)" description="Double-precision floating-point operation speculatively executed" units="instructions"/>
    <event event="0x80e3" title="Instructions (Speculated)" name="Integer, 8-bit (Advanced SIMD and SVE)" description="Operation counted by &apos;Instructions (Speculated): Integer (Advanced SIMD and SVE)&apos; where the largest type is 8-bit integer" units="instructions"/>
    <event event="0x80e7" title="Instructions (Speculated)" name="Integer, 16-bit (Advanced SIMD and SVE)" description="Operation counted by &apos;Instructions (Speculated): Integer (Advanced SIMD and SVE)&apos; where the largest type is 16-bit integer" units="instructions"/>
    <event event="0x80eb" title="Instructions (Speculated)" name="Integer, 32-bit (Advanced SIMD and SVE)" description="Operation counted by &apos;Instructions (Speculated): Integer (Advanced SIMD and SVE)&apos; where the largest type is 32-bit integer" units="instructions"/>
    <event event="0x80ef" title="Instructions (Speculated)" name="Integer, 64-bit (Advanced SIMD and SVE)" description="The counter counts each operation counted by &apos;Instructions (Speculated): Integer (Advanced SIMD and SVE)&apos; where the largest type is an 64-bit integer" units="instructions"/>
    <event event="0x810c" title="Instructions (Executed)" name="Branch (indirect branch taken excluding returns)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (indirect branch)&apos; and &apos;Instructions (Executed): Write to PC&apos;, that is not counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all indirect branch instructions, excluding return instructions, on the architecturally executed path, where the branch is taken." units="instructions"/>
    <event event="0x8110" title="Instructions (Executed)" name="Branch (predicted immediate branch)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (Immediate)&apos; and &apos;Instructions (Executed): Branch (predicted branch)&apos;. These are all direct branch instructions on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x8111" title="Instructions (Executed)" name="Branch (mispredicted immediate branch)" description="The counter counts each instruction counted by both &apos;Instructions (Executed): Branch (Immediate)&apos; and &apos;Instructions (Executed): Branch (Mispredicted)&apos;. These are all direct branch instructions on the architecturally executed path, where the branch is mispredicted." units="instructions"/>
    <event event="0x8114" title="Instructions (Executed)" name="Branch (predicted procedure return)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (predicted indirect branch)&apos; where if taken, the branch would be counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all return instructions on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x8115" title="Instructions (Executed)" name="Branch (mispredicted procedure return)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (mispredicted indirect branch)&apos; where if taken, the branch would also be counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all return instructions on the architecturally executed path, where the branch is mispredicted." units="instructions"/>
    <event event="0x8116" title="Instructions (Executed)" name="Branch (predicted indirect branch, excluding return)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (predicted indirect branch)&apos; where if taken, the branch would not be counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all indirect branch instructions, excluding return instructions, on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x8117" title="Instructions (Executed)" name="Branch (mispredicted indirect branch, excluding return)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (mispredicted indirect branch)&apos; where if taken, the branch would not be counted by &apos;Instructions (Executed): Branch (Return)&apos;. These are all indirect branch instructions, excluding return instructions, on the architecturally executed path, where the branch is mispredicted." units="instructions"/>
    <event event="0x811c" title="Instructions (Executed)" name="Branch (predicted branch)" description="The counter counts each instruction counted by &apos;Instructions (Executed): Branch (Any)&apos; that is not counted by &apos;Instructions (Executed): Branch (Mispredicted)&apos;. These are all branch instructions on the architecturally executed path, where the branch is correctly predicted." units="instructions"/>
    <event event="0x811d" title="Instructions (Executed)" name="Branch (indirect branch)" description="The counter counts each Software change of the PC that is not counted by &apos;Instructions (Executed): Branch (Immediate)&apos;. Software change of the PC has the same definition as for the &apos;Instructions (Executed): Write to PC&apos; and &apos;Instructions (Executed): Branch (branch not taken)&apos; events. Note: conditional branches are always counted, regardless of whether the branch is taken." units="instructions"/>
    <event event="0x8120" title="Event Latency" name="Instruction Fetch" description="Event in progress, &apos;Memory: Access (due to instruction fetch)&apos;" units="cycles"/>
    <event event="0x8121" title="Event Latency" name="Memory (Read)" description="Event in progress, &apos;Memory: Access (due to read)&apos;" units="cycles"/>
    <event event="0x8124" title="Memory" name="Access (due to instruction fetch)" description="Instruction memory access" units="instructions"/>
    <event event="0x8125" title="Event Latency" name="Bus (Read)" description="Bus read transactions in progress" units="cycles"/>
    <event event="0x8128" title="Event Latency" name="DTLB Walk" description="Event in progress, &apos;Data TLB: Translation table walk&apos;" units="cycles"/>
    <event event="0x8129" title="Event Latency" name="ITLB Walk" description="Event in progress, &apos;Instruction TLB: Translation table walk&apos;" units="cycles"/>
    <event event="0x8134" title="Data TLB" name="Hardware update of translation table" description="The counter counts each access counted by &apos;L1 Data TLB: Access&apos; that causes a hardware update of a translation table entry"/>
    <event event="0x8135" title="Instruction TLB" name="Hardware update of translation table" description="The counter counts each access counted by &apos;L1 Instruction TLB: Access&apos; that causes a hardware update of a translation table entry"/>
    <event event="0x8136" title="Data TLB" name="Translation table walk, step" description="The counter counts each translation table walk access made by a refill of the data or unified TLB"/>
    <event event="0x8137" title="Instruction TLB" name="Translation table walk, step" description="The counter counts each translation table walk access made by a refill of the instruction TLB"/>
    <event event="0x8138" title="Data TLB" name="Large page translation table walk" description="The counter counts each translation table walk counted by &apos;Data TLB: Translation table walk&apos; where the result of the walk yields a large page size"/>
    <event event="0x8139" title="Instruction TLB" name="Large page translation table walk" description="The counter counts each translation table walk counted by &apos;Instruction TLB: Translation table walk&apos; where the result of the walk yields a large page size"/>
    <event event="0x813a" title="Data TLB" name="Small page translation table walk" description="The counter counts each translation table walk counted by &apos;Data TLB: Translation table walk&apos; where the result of the walk yields a small page size"/>
    <event event="0x813b" title="Instruction TLB" name="Small page translation table walk" description="The counter counts each translation table walk counted by &apos;Instruction TLB: Translation table walk&apos; where the result of the walk yields a small page size"/>
    <event event="0x813c" title="Data TLB" name="Demand access, at least one table walk" description="Data TLB demand access with at least one translation table walk. The counter counts each demand access counted by &apos;L1 Data TLB: Access (due to read/write)&apos; that causes a refill or update of a data or unified TLB involving at least one translation table walk access."/>
    <event event="0x8154" title="L1 Data Cache" name="Access (by HW prefetcher)" description="The counter counts each access counted by &apos;L1 Data Cache: Access&apos; that is due to a hardware prefetch. The hardware prefetch is generated by a hardware prefetcher at the Level 1 data or unified cache."/>
    <event event="0x8155" title="L2 Data Cache" name="Access (by HW prefetcher)" description="The counter counts each access counted by &apos;L2 Data Cache: Access&apos; that is due to a hardware prefetch. The hardware prefetch is generated by a hardware prefetcher at the Level 2 data or unified cache."/>
    <event event="0x8156" title="L3 Data Cache" name="Access (by HW prefetcher)" description="The counter counts each access counted by &apos;L3 Data Cache: Access&apos; that is due to a hardware prefetch. The hardware prefetch is generated by a hardware prefetcher at the Level 3 data or unified cache."/>
    <event event="0x8158" title="Stalls" name="Frontend (Memory Bound)" description="The counter counts each cycle counted by &apos;Stalls: Frontend&apos; when no instructions are delivered from the memory system. This includes the cycles counted by &apos;Stalls: Frontend (Level 1 instruction cache)&apos;, &apos;Stalls: Frontend (Last level PE cache or memory)&apos; and &apos;Stalls: Frontend (TLB miss)&apos;." units="cycles"/>
    <event event="0x8159" title="Stalls" name="Frontend (Level 1 instruction cache)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Memory Bound)&apos; when there is a demand instruction miss in the L1 instruction cache. If the complex is configured with a per-complex L2 cache, this event does not count if &apos;Stalls: Frontend (Last level PE cache or memory)&apos; counts. If the complex is not configured with a per-complex L2 cache, this event is not implemented." units="cycles"/>
    <event event="0x815b" title="Stalls" name="Frontend (Last level PE cache or memory)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Memory Bound)&apos; when there is a demand instruction miss in the last level of cache within the PE clock domain or a non- cacheable instruction fetch in progress. If the complex is configured with a per-complex L2 cache, this event is based on L2 cache misses. If the complex is not configured with a per-complex L2 cache, this event is based on L1 instruction cache misses." units="cycles"/>
    <event event="0x815c" title="Stalls" name="Frontend (TLB miss)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Memory Bound)&apos; when there is a demand instruction miss in the instruction or unified TLB" units="cycles"/>
    <event event="0x8160" title="Stalls" name="Frontend (Processor bound)" description="The counter counts each cycle counted by &apos;Stalls: Frontend&apos; when the frontend is stalled on a frontend processor resource, not including memory. This includes the cycles counted by &apos;Stalls: Frontend (Flow control)&apos; and &apos;Stalls: Frontend (Flush recovery)&apos;." units="cycles"/>
    <event event="0x8161" title="Stalls" name="Frontend (Flow control)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Processor bound)&apos; when the frontend is recovering from a ﬂush" units="cycles"/>
    <event event="0x8162" title="Stalls" name="Frontend (Flush recovery)" description="The counter counts each cycle counted by &apos;Stalls: Frontend (Processor bound)&apos; when the frontend is recovering from a ﬂush" units="cycles"/>
    <event event="0x8164" title="Stalls" name="Backend (Memory bound)" description="The counter counts each cycle counted by &apos;Stalls: Backend&apos; when the backend is waiting for a memory access to complete. This includes the cycles counted by &apos;Stalls: Backend (Level 1 data cache)&apos;, &apos;Stalls: Backend (Memory Stall Cycles)&apos;, &apos;Stalls: Backend (Interlock, Store)&apos; and &apos;Stalls: Backend (TLB)&apos;." units="cycles"/>
    <event event="0x8165" title="Stalls" name="Backend (Level 1 data cache)" description="The counter counts each cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when there is a demand data miss in the L1 data cache. If the complex is configured with a per-complex L2 cache, this event does not count if &apos;Stalls: Backend (Memory Stall Cycles)&apos; counts. If the complex is not configured with a per-complex L2 cache, this event is not implemented." units="cycles"/>
    <event event="0x8167" title="Stalls" name="Backend (TLB)" description="The counter counts each cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when there is a demand data miss in the L1 data TLB" units="cycles"/>
    <event event="0x8168" title="Stalls" name="Backend (Interlock, Store)" description="The counter counts each cycle counted by &apos;Stalls: Backend (Memory bound)&apos; when the backend is stalled waiting for a store" units="cycles"/>
    <event event="0x816b" title="Stalls" name="Backend (Backend busy)" description="The counter counts each cycle counted by &apos;Stalls: Backend&apos; when operations are available from the frontend but the backend is not able to accept an operation because an execution unit is busy" units="cycles"/>
    <event event="0x816c" title="Stalls" name="Backend (Interlock)" description="The counter counts each cycle counted by &apos;Stalls: Backend&apos; when operations are available from the frontend but at least one is not ready to be sent to the backend because of an input dependency" units="cycles"/>
    <event event="0x818d" title="Bus" name="Bus request, read" description="The counter counts each transaction counted by &apos;Bus: Bus request&apos; that is a memory read operation"/>
    <event event="0x81bc" title="L1 Data Cache" name="Refill (by HW prefetcher)" description="The counter counts each hardware prefetch counted by &apos;L1 Data Cache: Access (by HW prefetcher)&apos; that causes a refill of the Level 1 data or unified cache from outside of the Level 1 data or unified cache"/>
    <event event="0x81bd" title="L2 Data Cache" name="Refill (by HW prefetcher)" description="The counter counts each hardware prefetch counted by &apos;L2 Data Cache: Access (by HW prefetcher)&apos; that causes a refill of the Level 2 data or unified cache, or any Level 1 data, instruction, or unified cache of this PE, from outside of those caches"/>
    <event event="0x82fa" title="Data TLB" name="Translation table walk (due to hardware prefetch)" description="This event counts any access counted by &apos;Data TLB: Translation table walk&apos; that is due to a hardware prefetch"/>
</category>
