INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/DblBufSwitch/DblBufSwitch.srcs/sources_1/new/dblbufswitch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dblbufswitch
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matthew/SkyDrive/_school/spring 2017 UF/EEL4720 09BC Reconfig/project/EEL4720-Neural-Network-Project/test_projects/DblBufSwitch/DblBufSwitch.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
