$date
	Tue Jan 16 17:52:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fbitsyncudtb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ enable $end
$var reg 1 % load $end
$var reg 1 & rst $end
$var reg 1 ' upordown $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 4 ( data_in [3:0] $end
$var wire 1 $ enable $end
$var wire 1 % load $end
$var wire 1 & rst $end
$var wire 1 ' upordown $end
$var reg 4 ) count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
x'
1&
0%
0$
b0 #
0"
b0 !
$end
#5
0&
1"
#10
1'
1$
0"
#15
b1 !
b1 )
1"
#20
0"
#25
b10 !
b10 )
1"
#30
0"
#35
b11 !
b11 )
1"
#40
0"
#45
b100 !
b100 )
1"
#50
0"
#55
b101 !
b101 )
1"
#60
0"
0$
#65
b0 !
b0 )
1"
1&
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
0&
#95
1"
#100
0"
1$
#105
b1010 !
b1010 )
1"
b1010 #
b1010 (
0'
1%
#110
0"
0%
#115
b1001 !
b1001 )
1"
#120
0"
#125
b1000 !
b1000 )
1"
#130
0"
1'
#135
b1001 !
b1001 )
1"
#140
0"
#145
b1010 !
b1010 )
1"
#150
0"
#155
b1011 !
b1011 )
1"
#160
0"
#165
b1100 !
b1100 )
1"
#170
0"
#175
b1101 !
b1101 )
1"
#180
0"
0$
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
