f10ba086f7e3 ("mlxsw: reg: Add Port Module Memory Map Properties register")
ed403777f653 ("mlxsw: reg: Add Port Local port to Label Port mapping Register")
1bd06938dfcc ("mlxsw: reg: Port Diagnostics Database Register")
a513b1a5910b ("mlxsw: reg: Add Port Module Type Mapping Register")
a0c25387eb22 ("mlxsw: reg: Add Port Physical Loopback Register")
8e9658d56718 ("mlxsw: reg: Generare register names automatically")
21978dcfc8d8 ("mlxsw: reg: Use helper macro to define registers")
230190548b75 ("mlxsw: reg: Add the Monitoring Port Analyzer register")
43a468562030 ("mlxsw: reg: Add Monitoring Port Analyzer Table register")
51ae8cc66244 ("mlxsw: reg: Add Shared Buffer Internal Buffer register")
a59f0b312a19 ("mlxsw: reg: Add Router Algorithmic LPM ECMP Update Register")
089f981683f8 ("mlxsw: reg: Add Router Adjacency Table register")
7cf2c205d703 ("mlxsw: reg: Add Router Algorithmic LPM Unicast Host Table Dump register")
4457b3df3fb9 ("mlxsw: reg: Add Router Algorithmic LPM Unicast Host Table register")
d5a1c749d22c ("mlxsw: reg: Add Router Algorithmic LPM Unicast Entry Register definition")
20ae4053e9ba ("mlxsw: reg: Add Router Algorithmic LPM Tree Binding Register definition")
a9823359c6fd ("mlxsw: reg: Add Router Algorithmic LPM Structure Tree Register definition")
6f9fc3cee4f1 ("mlxsw: reg: Add Router Algorithmic LPM Tree Allocation Register definition")
3dc266896d75 ("mlxsw: reg: Add Router Interface Table Register")
69c407aaf902 ("mlxsw: reg: Add Router General Configuration Register")
