
*** Running vivado
    with args -log ram_cell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_cell.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ram_cell.tcl -notrace
Command: synth_design -top ram_cell -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8993 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1268.750 ; gain = 84.875 ; free physical = 8872 ; free virtual = 27764
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ram_cell' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:31]
	Parameter data_width bound to: 8 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:85]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:28]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dual_port_ram' (1#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:28]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter addr_width bound to: 4 - type: integer 
	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'dual_port_ram' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/new/bram_module.vhd:9' bound to instance 'bram_instance' of component 'dual_port_ram' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:85]
	Parameter data_width bound to: 8 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mm_unit' declared at '/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:18' bound to instance 'mm_unit_instance' of component 'mm_unit' [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:106]
INFO: [Synth 8-638] synthesizing module 'mm_unit' [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:37]
	Parameter data_width bound to: 8 - type: integer 
	Parameter H bound to: 4 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'mul0' of component 'simple_multiplier' [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:80]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'mul0' of component 'simple_multiplier' [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:80]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'mul0' of component 'simple_multiplier' [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:80]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-637] synthesizing blackbox instance 'mul0' of component 'simple_multiplier' [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element single_loop_counter_reg was removed.  [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'mm_unit' (2#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/imports/sources_1/imports/new/mm_unit.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ram_cell' (3#1) [/home/vighnesh/project_4/project_4.srcs/sources_1/new/cell.vhd:31]
WARNING: [Synth 8-3331] design ram_cell has unconnected port start_bram_read
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.359 ; gain = 130.484 ; free physical = 8883 ; free virtual = 27775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.359 ; gain = 130.484 ; free physical = 8883 ; free virtual = 27775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1322.363 ; gain = 138.488 ; free physical = 8882 ; free virtual = 27774
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "done_signal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "port_en_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1339.387 ; gain = 155.512 ; free physical = 8873 ; free virtual = 27765
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              120 Bit         RAMs := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_cell 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module mm_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dual_port_ram 
Detailed RTL Component Info : 
+---RAMs : 
	              120 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ram_cell has unconnected port start_bram_read
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8672 ; free virtual = 27565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------------------------------------+-----------+----------------------+----------------+
|ram_cell    | generate_BRAM_module[0].bram_instance/ram_reg | Implied   | 16 x 8               | RAM16X1D x 8   | 
|ram_cell    | generate_BRAM_module[1].bram_instance/ram_reg | Implied   | 16 x 8               | RAM16X1D x 8   | 
|ram_cell    | generate_BRAM_module[2].bram_instance/ram_reg | Implied   | 16 x 8               | RAM16X1D x 8   | 
|ram_cell    | generate_BRAM_module[3].bram_instance/ram_reg | Implied   | 16 x 8               | RAM16X1D x 8   | 
+------------+-----------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8672 ; free virtual = 27565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------------------------------------+-----------+----------------------+----------------+
|ram_cell    | generate_BRAM_module[0].bram_instance/ram_reg | Implied   | 16 x 8               | RAM16X1D x 8   | 
|ram_cell    | generate_BRAM_module[1].bram_instance/ram_reg | Implied   | 16 x 8               | RAM16X1D x 8   | 
|ram_cell    | generate_BRAM_module[2].bram_instance/ram_reg | Implied   | 16 x 8               | RAM16X1D x 8   | 
|ram_cell    | generate_BRAM_module[3].bram_instance/ram_reg | Implied   | 16 x 8               | RAM16X1D x 8   | 
+------------+-----------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8670 ; free virtual = 27564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8671 ; free virtual = 27564
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8671 ; free virtual = 27564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8671 ; free virtual = 27564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8671 ; free virtual = 27564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8671 ; free virtual = 27564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8671 ; free virtual = 27564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |simple_multiplier |         4|
+------+------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |simple_multiplier_bbox_3 |     1|
|2     |simple_multiplier_bbox_4 |     1|
|3     |simple_multiplier_bbox_5 |     1|
|4     |simple_multiplier_bbox_6 |     1|
|5     |BUFG                     |     1|
|6     |CARRY4                   |    22|
|7     |LUT1                     |     3|
|8     |LUT2                     |    36|
|9     |LUT3                     |    24|
|10    |LUT4                     |     5|
|11    |LUT5                     |     1|
|12    |LUT6                     |    18|
|13    |MUXF7                    |     8|
|14    |RAM16X1D                 |    32|
|15    |FDRE                     |    80|
|16    |IBUF                     |   100|
|17    |OBUF                     |    75|
|18    |OBUFT                    |    32|
+------+-------------------------+------+

Report Instance Areas: 
+------+------------------------------------------+----------------+------+
|      |Instance                                  |Module          |Cells |
+------+------------------------------------------+----------------+------+
|1     |top                                       |                |   505|
|2     |  \generate_BRAM_module[0].bram_instance  |dual_port_ram   |    16|
|3     |  \generate_BRAM_module[1].bram_instance  |dual_port_ram_0 |    16|
|4     |  \generate_BRAM_module[2].bram_instance  |dual_port_ram_1 |    16|
|5     |  \generate_BRAM_module[3].bram_instance  |dual_port_ram_2 |    17|
|6     |  mm_unit_instance                        |mm_unit         |   116|
+------+------------------------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8671 ; free virtual = 27564
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.051 ; gain = 310.176 ; free physical = 8673 ; free virtual = 27567
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 1494.059 ; gain = 310.176 ; free physical = 8673 ; free virtual = 27567
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 162 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1630.078 ; gain = 452.055 ; free physical = 8638 ; free virtual = 27531
INFO: [Common 17-1381] The checkpoint '/home/vighnesh/project_4/project_4.runs/synth_1/ram_cell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ram_cell_utilization_synth.rpt -pb ram_cell_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1654.090 ; gain = 0.000 ; free physical = 8638 ; free virtual = 27531
INFO: [Common 17-206] Exiting Vivado at Mon Jul 16 11:57:32 2018...
