Simulator report for clock_24
Fri May 26 14:01:58 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1270 nodes   ;
; Simulation Coverage         ;      40.87 % ;
; Total Number of Transitions ; 476507       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      40.87 % ;
; Total nodes checked                                 ; 1270         ;
; Total output ports checked                          ; 1270         ;
; Total output ports with complete 1/0-value coverage ; 519          ;
; Total output ports with no 1/0-value coverage       ; 730          ;
; Total output ports with no 1-value coverage         ; 734          ;
; Total output ports with no 0-value coverage         ; 747          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                 ; Output Port Name                                                                          ; Output Port Type ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |clock_24|comb~5                                                                          ; |clock_24|comb~5                                                                          ; out0             ;
; |clock_24|comb~6                                                                          ; |clock_24|comb~6                                                                          ; out0             ;
; |clock_24|comb~7                                                                          ; |clock_24|comb~7                                                                          ; out0             ;
; |clock_24|clk                                                                             ; |clock_24|clk                                                                             ; out              ;
; |clock_24|set[0]                                                                          ; |clock_24|set[0]                                                                          ; out              ;
; |clock_24|set_vector[0]                                                                   ; |clock_24|set_vector[0]                                                                   ; out              ;
; |clock_24|set_vector[3]                                                                   ; |clock_24|set_vector[3]                                                                   ; out              ;
; |clock_24|set_vector[4]                                                                   ; |clock_24|set_vector[4]                                                                   ; out              ;
; |clock_24|set_vector[6]                                                                   ; |clock_24|set_vector[6]                                                                   ; out              ;
; |clock_24|cp_in                                                                           ; |clock_24|cp_in                                                                           ; out              ;
; |clock_24|ledout1[0]                                                                      ; |clock_24|ledout1[0]                                                                      ; pin_out          ;
; |clock_24|ledout1[1]                                                                      ; |clock_24|ledout1[1]                                                                      ; pin_out          ;
; |clock_24|ledout1[2]                                                                      ; |clock_24|ledout1[2]                                                                      ; pin_out          ;
; |clock_24|ledout1[3]                                                                      ; |clock_24|ledout1[3]                                                                      ; pin_out          ;
; |clock_24|ledout1[4]                                                                      ; |clock_24|ledout1[4]                                                                      ; pin_out          ;
; |clock_24|ledout1[5]                                                                      ; |clock_24|ledout1[5]                                                                      ; pin_out          ;
; |clock_24|ledout1[6]                                                                      ; |clock_24|ledout1[6]                                                                      ; pin_out          ;
; |clock_24|ledout2[0]                                                                      ; |clock_24|ledout2[0]                                                                      ; pin_out          ;
; |clock_24|ledout2[1]                                                                      ; |clock_24|ledout2[1]                                                                      ; pin_out          ;
; |clock_24|ledout2[2]                                                                      ; |clock_24|ledout2[2]                                                                      ; pin_out          ;
; |clock_24|loudspeaker:u6|count1~0                                                         ; |clock_24|loudspeaker:u6|count1~0                                                         ; out              ;
; |clock_24|loudspeaker:u6|count1~1                                                         ; |clock_24|loudspeaker:u6|count1~1                                                         ; out              ;
; |clock_24|loudspeaker:u6|count1~2                                                         ; |clock_24|loudspeaker:u6|count1~2                                                         ; out              ;
; |clock_24|loudspeaker:u6|count1~3                                                         ; |clock_24|loudspeaker:u6|count1~3                                                         ; out              ;
; |clock_24|loudspeaker:u6|count1~4                                                         ; |clock_24|loudspeaker:u6|count1~4                                                         ; out              ;
; |clock_24|loudspeaker:u6|count1~5                                                         ; |clock_24|loudspeaker:u6|count1~5                                                         ; out              ;
; |clock_24|div100:u5|count[3]                                                              ; |clock_24|div100:u5|count[3]                                                              ; regout           ;
; |clock_24|div100:u5|count[2]                                                              ; |clock_24|div100:u5|count[2]                                                              ; regout           ;
; |clock_24|div100:u5|count[1]                                                              ; |clock_24|div100:u5|count[1]                                                              ; regout           ;
; |clock_24|div100:u5|count[0]                                                              ; |clock_24|div100:u5|count[0]                                                              ; regout           ;
; |clock_24|div100:u5|count~7                                                               ; |clock_24|div100:u5|count~7                                                               ; out              ;
; |clock_24|div100:u5|count~8                                                               ; |clock_24|div100:u5|count~8                                                               ; out              ;
; |clock_24|div100:u5|count~9                                                               ; |clock_24|div100:u5|count~9                                                               ; out              ;
; |clock_24|div100:u5|count~10                                                              ; |clock_24|div100:u5|count~10                                                              ; out              ;
; |clock_24|div100:u5|count~11                                                              ; |clock_24|div100:u5|count~11                                                              ; out              ;
; |clock_24|div100:u5|count~12                                                              ; |clock_24|div100:u5|count~12                                                              ; out              ;
; |clock_24|div100:u5|count~13                                                              ; |clock_24|div100:u5|count~13                                                              ; out              ;
; |clock_24|div100:u5|count[4]                                                              ; |clock_24|div100:u5|count[4]                                                              ; regout           ;
; |clock_24|div100:u5|count[5]                                                              ; |clock_24|div100:u5|count[5]                                                              ; regout           ;
; |clock_24|div100:u5|count[6]                                                              ; |clock_24|div100:u5|count[6]                                                              ; regout           ;
; |clock_24|counter2:u3|check                                                               ; |clock_24|counter2:u3|check                                                               ; out0             ;
; |clock_24|counter2:u3|time2[2]~2                                                          ; |clock_24|counter2:u3|time2[2]~2                                                          ; out0             ;
; |clock_24|counter1:u2|counter_time2[1]                                                    ; |clock_24|counter1:u2|counter_time2[1]                                                    ; out              ;
; |clock_24|counter1:u2|counter_time2[0]                                                    ; |clock_24|counter1:u2|counter_time2[0]                                                    ; out              ;
; |clock_24|counter1:u2|time2~3                                                             ; |clock_24|counter1:u2|time2~3                                                             ; out              ;
; |clock_24|counter1:u2|time2~4                                                             ; |clock_24|counter1:u2|time2~4                                                             ; out              ;
; |clock_24|counter1:u2|time2~5                                                             ; |clock_24|counter1:u2|time2~5                                                             ; out              ;
; |clock_24|counter1:u2|time1~0                                                             ; |clock_24|counter1:u2|time1~0                                                             ; out              ;
; |clock_24|counter1:u2|time1~1                                                             ; |clock_24|counter1:u2|time1~1                                                             ; out              ;
; |clock_24|counter1:u2|time1~2                                                             ; |clock_24|counter1:u2|time1~2                                                             ; out              ;
; |clock_24|counter1:u2|time1~3                                                             ; |clock_24|counter1:u2|time1~3                                                             ; out              ;
; |clock_24|counter1:u2|time2~6                                                             ; |clock_24|counter1:u2|time2~6                                                             ; out              ;
; |clock_24|counter1:u2|time2~7                                                             ; |clock_24|counter1:u2|time2~7                                                             ; out              ;
; |clock_24|counter1:u2|time2~8                                                             ; |clock_24|counter1:u2|time2~8                                                             ; out              ;
; |clock_24|counter1:u2|time2~9                                                             ; |clock_24|counter1:u2|time2~9                                                             ; out              ;
; |clock_24|counter1:u2|time2~10                                                            ; |clock_24|counter1:u2|time2~10                                                            ; out              ;
; |clock_24|counter1:u2|time2~11                                                            ; |clock_24|counter1:u2|time2~11                                                            ; out              ;
; |clock_24|counter1:u2|time2[2]                                                            ; |clock_24|counter1:u2|time2[2]                                                            ; regout           ;
; |clock_24|counter1:u2|time2[1]                                                            ; |clock_24|counter1:u2|time2[1]                                                            ; regout           ;
; |clock_24|counter1:u2|time1~4                                                             ; |clock_24|counter1:u2|time1~4                                                             ; out              ;
; |clock_24|counter1:u2|time1~5                                                             ; |clock_24|counter1:u2|time1~5                                                             ; out              ;
; |clock_24|counter1:u2|time1~6                                                             ; |clock_24|counter1:u2|time1~6                                                             ; out              ;
; |clock_24|counter1:u2|time1~7                                                             ; |clock_24|counter1:u2|time1~7                                                             ; out              ;
; |clock_24|counter1:u2|time2[0]                                                            ; |clock_24|counter1:u2|time2[0]                                                            ; regout           ;
; |clock_24|counter1:u2|time1[3]                                                            ; |clock_24|counter1:u2|time1[3]                                                            ; regout           ;
; |clock_24|counter1:u2|time1[2]                                                            ; |clock_24|counter1:u2|time1[2]                                                            ; regout           ;
; |clock_24|counter1:u2|time1[1]                                                            ; |clock_24|counter1:u2|time1[1]                                                            ; regout           ;
; |clock_24|counter1:u2|counter_time1[2]                                                    ; |clock_24|counter1:u2|counter_time1[2]                                                    ; out              ;
; |clock_24|counter1:u2|counter_time1[1]                                                    ; |clock_24|counter1:u2|counter_time1[1]                                                    ; out              ;
; |clock_24|counter1:u2|counter_time1[0]                                                    ; |clock_24|counter1:u2|counter_time1[0]                                                    ; out              ;
; |clock_24|counter1:u2|time1[0]                                                            ; |clock_24|counter1:u2|time1[0]                                                            ; regout           ;
; |clock_24|counter1:u2|co1~0                                                               ; |clock_24|counter1:u2|co1~0                                                               ; out0             ;
; |clock_24|counter1:u2|co1                                                                 ; |clock_24|counter1:u2|co1                                                                 ; out0             ;
; |clock_24|counter1:u2|check                                                               ; |clock_24|counter1:u2|check                                                               ; out0             ;
; |clock_24|counter1:u2|counter_time2[2]                                                    ; |clock_24|counter1:u2|counter_time2[2]                                                    ; out              ;
; |clock_24|counter1:u2|counter_time2[3]                                                    ; |clock_24|counter1:u2|counter_time2[3]                                                    ; out              ;
; |clock_24|counter1:u2|counter_time2[4]                                                    ; |clock_24|counter1:u2|counter_time2[4]                                                    ; out              ;
; |clock_24|counter1:u2|counter_time2[5]                                                    ; |clock_24|counter1:u2|counter_time2[5]                                                    ; out              ;
; |clock_24|counter1:u2|counter_time2[6]                                                    ; |clock_24|counter1:u2|counter_time2[6]                                                    ; out              ;
; |clock_24|div100:u5|LessThan0~0                                                           ; |clock_24|div100:u5|LessThan0~0                                                           ; out0             ;
; |clock_24|div100:u5|LessThan0~1                                                           ; |clock_24|div100:u5|LessThan0~1                                                           ; out0             ;
; |clock_24|div100:u5|LessThan0~2                                                           ; |clock_24|div100:u5|LessThan0~2                                                           ; out0             ;
; |clock_24|div100:u5|LessThan0~3                                                           ; |clock_24|div100:u5|LessThan0~3                                                           ; out0             ;
; |clock_24|div100:u5|LessThan0~4                                                           ; |clock_24|div100:u5|LessThan0~4                                                           ; out0             ;
; |clock_24|div100:u5|LessThan0~5                                                           ; |clock_24|div100:u5|LessThan0~5                                                           ; out0             ;
; |clock_24|div100:u5|LessThan0~6                                                           ; |clock_24|div100:u5|LessThan0~6                                                           ; out0             ;
; |clock_24|div100:u5|Equal0~0                                                              ; |clock_24|div100:u5|Equal0~0                                                              ; out0             ;
; |clock_24|counter1:u2|Equal0~0                                                            ; |clock_24|counter1:u2|Equal0~0                                                            ; out0             ;
; |clock_24|counter1:u2|Equal1~0                                                            ; |clock_24|counter1:u2|Equal1~0                                                            ; out0             ;
; |clock_24|counter1:u2|Equal2~0                                                            ; |clock_24|counter1:u2|Equal2~0                                                            ; out0             ;
; |clock_24|counter1:u2|Equal3~0                                                            ; |clock_24|counter1:u2|Equal3~0                                                            ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~3                                       ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~3                                       ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~5                                       ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~5                                       ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~6                                       ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~6                                       ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~7                                       ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~7                                       ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|result_node~1                             ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|result_node~1                             ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|result_node                               ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|result_node                               ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~1                                       ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~1                                       ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~3                                       ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~3                                       ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~7                                       ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~7                                       ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|sel_node[2]                                            ; |clock_24|counter1:u2|lpm_mux:Mux6|sel_node[2]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|sel_node[3]                                            ; |clock_24|counter1:u2|lpm_mux:Mux6|sel_node[3]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|sel_node[2]                                            ; |clock_24|counter1:u2|lpm_mux:Mux5|sel_node[2]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|sel_node[3]                                            ; |clock_24|counter1:u2|lpm_mux:Mux5|sel_node[3]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|sel_node[2]                                            ; |clock_24|counter1:u2|lpm_mux:Mux4|sel_node[2]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|sel_node[3]                                            ; |clock_24|counter1:u2|lpm_mux:Mux4|sel_node[3]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|sel_node[2]                                            ; |clock_24|counter1:u2|lpm_mux:Mux3|sel_node[2]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|sel_node[3]                                            ; |clock_24|counter1:u2|lpm_mux:Mux3|sel_node[3]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|sel_node[2]                                            ; |clock_24|counter1:u2|lpm_mux:Mux2|sel_node[2]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|sel_node[3]                                            ; |clock_24|counter1:u2|lpm_mux:Mux2|sel_node[3]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|sel_node[2]                                            ; |clock_24|counter1:u2|lpm_mux:Mux1|sel_node[2]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|sel_node[3]                                            ; |clock_24|counter1:u2|lpm_mux:Mux1|sel_node[3]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|sel_node[2]                                            ; |clock_24|counter1:u2|lpm_mux:Mux0|sel_node[2]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|sel_node[3]                                            ; |clock_24|counter1:u2|lpm_mux:Mux0|sel_node[3]                                            ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[4]~4               ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[4]~4               ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[4]                ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[4]                ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[5]~5               ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[5]~5               ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[5]                ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[5]                ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[6]~6               ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[6]~6               ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[6]                ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[6]                ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~0                   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~0                   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g4~0                  ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g4~0                  ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[0]                ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[0]                ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[1]                ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[1]                ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[3]       ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[3]       ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]       ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]       ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]       ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]       ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]     ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]     ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[6]~4   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[6]~4   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[6]     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[6]     ; out0             ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |clock_24|comb~0                                                                             ; |clock_24|comb~0                                                                             ; out0             ;
; |clock_24|comb~1                                                                             ; |clock_24|comb~1                                                                             ; out0             ;
; |clock_24|comb~2                                                                             ; |clock_24|comb~2                                                                             ; out0             ;
; |clock_24|comb~3                                                                             ; |clock_24|comb~3                                                                             ; out0             ;
; |clock_24|comb~4                                                                             ; |clock_24|comb~4                                                                             ; out0             ;
; |clock_24|clr                                                                                ; |clock_24|clr                                                                                ; out              ;
; |clock_24|mode[0]                                                                            ; |clock_24|mode[0]                                                                            ; out              ;
; |clock_24|mode[1]                                                                            ; |clock_24|mode[1]                                                                            ; out              ;
; |clock_24|set[1]                                                                             ; |clock_24|set[1]                                                                             ; out              ;
; |clock_24|set_vector[1]                                                                      ; |clock_24|set_vector[1]                                                                      ; out              ;
; |clock_24|set_vector[2]                                                                      ; |clock_24|set_vector[2]                                                                      ; out              ;
; |clock_24|set_vector[5]                                                                      ; |clock_24|set_vector[5]                                                                      ; out              ;
; |clock_24|cp_out                                                                             ; |clock_24|cp_out                                                                             ; pin_out          ;
; |clock_24|ledout2[3]                                                                         ; |clock_24|ledout2[3]                                                                         ; pin_out          ;
; |clock_24|ledout2[5]                                                                         ; |clock_24|ledout2[5]                                                                         ; pin_out          ;
; |clock_24|ledout2[6]                                                                         ; |clock_24|ledout2[6]                                                                         ; pin_out          ;
; |clock_24|ledout2[7]                                                                         ; |clock_24|ledout2[7]                                                                         ; pin_out          ;
; |clock_24|ledout2[8]                                                                         ; |clock_24|ledout2[8]                                                                         ; pin_out          ;
; |clock_24|ledout2[9]                                                                         ; |clock_24|ledout2[9]                                                                         ; pin_out          ;
; |clock_24|ledout2[10]                                                                        ; |clock_24|ledout2[10]                                                                        ; pin_out          ;
; |clock_24|ledout2[11]                                                                        ; |clock_24|ledout2[11]                                                                        ; pin_out          ;
; |clock_24|ledout2[12]                                                                        ; |clock_24|ledout2[12]                                                                        ; pin_out          ;
; |clock_24|ledout2[13]                                                                        ; |clock_24|ledout2[13]                                                                        ; pin_out          ;
; |clock_24|ledout2[14]                                                                        ; |clock_24|ledout2[14]                                                                        ; pin_out          ;
; |clock_24|ledout2[15]                                                                        ; |clock_24|ledout2[15]                                                                        ; pin_out          ;
; |clock_24|ledout2[16]                                                                        ; |clock_24|ledout2[16]                                                                        ; pin_out          ;
; |clock_24|ledout2[17]                                                                        ; |clock_24|ledout2[17]                                                                        ; pin_out          ;
; |clock_24|ledout2[18]                                                                        ; |clock_24|ledout2[18]                                                                        ; pin_out          ;
; |clock_24|ledout2[19]                                                                        ; |clock_24|ledout2[19]                                                                        ; pin_out          ;
; |clock_24|loudspeaker:u6|count2[0]~0                                                         ; |clock_24|loudspeaker:u6|count2[0]~0                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[0]                                                           ; |clock_24|loudspeaker:u6|count2[0]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2~6                                                            ; |clock_24|loudspeaker:u6|count2~6                                                            ; out              ;
; |clock_24|loudspeaker:u6|count2~7                                                            ; |clock_24|loudspeaker:u6|count2~7                                                            ; out              ;
; |clock_24|loudspeaker:u6|count2~8                                                            ; |clock_24|loudspeaker:u6|count2~8                                                            ; out              ;
; |clock_24|loudspeaker:u6|count2~9                                                            ; |clock_24|loudspeaker:u6|count2~9                                                            ; out              ;
; |clock_24|loudspeaker:u6|count2~10                                                           ; |clock_24|loudspeaker:u6|count2~10                                                           ; out              ;
; |clock_24|loudspeaker:u6|count2~11                                                           ; |clock_24|loudspeaker:u6|count2~11                                                           ; out              ;
; |clock_24|loudspeaker:u6|div[1]                                                              ; |clock_24|loudspeaker:u6|div[1]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|count2[5]                                                           ; |clock_24|loudspeaker:u6|count2[5]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2[4]                                                           ; |clock_24|loudspeaker:u6|count2[4]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2[3]                                                           ; |clock_24|loudspeaker:u6|count2[3]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2[2]                                                           ; |clock_24|loudspeaker:u6|count2[2]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2[1]                                                           ; |clock_24|loudspeaker:u6|count2[1]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|clk_o                                                               ; |clock_24|loudspeaker:u6|clk_o                                                               ; out0             ;
; |clock_24|loudspeaker:u6|count2[1]~1                                                         ; |clock_24|loudspeaker:u6|count2[1]~1                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[2]~2                                                         ; |clock_24|loudspeaker:u6|count2[2]~2                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[3]~3                                                         ; |clock_24|loudspeaker:u6|count2[3]~3                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[4]~4                                                         ; |clock_24|loudspeaker:u6|count2[4]~4                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[5]~5                                                         ; |clock_24|loudspeaker:u6|count2[5]~5                                                         ; out              ;
; |clock_24|loudspeaker:u6|div[2]                                                              ; |clock_24|loudspeaker:u6|div[2]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|div[3]                                                              ; |clock_24|loudspeaker:u6|div[3]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|div[4]                                                              ; |clock_24|loudspeaker:u6|div[4]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|div[5]                                                              ; |clock_24|loudspeaker:u6|div[5]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|count1[0]                                                           ; |clock_24|loudspeaker:u6|count1[0]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count1[1]                                                           ; |clock_24|loudspeaker:u6|count1[1]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count1[2]                                                           ; |clock_24|loudspeaker:u6|count1[2]                                                           ; regout           ;
; |clock_24|counter2:u4|time2~3                                                                ; |clock_24|counter2:u4|time2~3                                                                ; out              ;
; |clock_24|counter2:u4|time2~4                                                                ; |clock_24|counter2:u4|time2~4                                                                ; out              ;
; |clock_24|counter2:u4|time2~5                                                                ; |clock_24|counter2:u4|time2~5                                                                ; out              ;
; |clock_24|counter2:u4|time1~0                                                                ; |clock_24|counter2:u4|time1~0                                                                ; out              ;
; |clock_24|counter2:u4|time1~1                                                                ; |clock_24|counter2:u4|time1~1                                                                ; out              ;
; |clock_24|counter2:u4|time1~2                                                                ; |clock_24|counter2:u4|time1~2                                                                ; out              ;
; |clock_24|counter2:u4|time1~3                                                                ; |clock_24|counter2:u4|time1~3                                                                ; out              ;
; |clock_24|counter2:u4|time2~6                                                                ; |clock_24|counter2:u4|time2~6                                                                ; out              ;
; |clock_24|counter2:u4|time2~7                                                                ; |clock_24|counter2:u4|time2~7                                                                ; out              ;
; |clock_24|counter2:u4|time2~8                                                                ; |clock_24|counter2:u4|time2~8                                                                ; out              ;
; |clock_24|counter2:u4|time2~9                                                                ; |clock_24|counter2:u4|time2~9                                                                ; out              ;
; |clock_24|counter2:u4|time2~10                                                               ; |clock_24|counter2:u4|time2~10                                                               ; out              ;
; |clock_24|counter2:u4|time2~11                                                               ; |clock_24|counter2:u4|time2~11                                                               ; out              ;
; |clock_24|counter2:u4|time2[2]                                                               ; |clock_24|counter2:u4|time2[2]                                                               ; regout           ;
; |clock_24|counter2:u4|time2[1]                                                               ; |clock_24|counter2:u4|time2[1]                                                               ; regout           ;
; |clock_24|counter2:u4|time1~4                                                                ; |clock_24|counter2:u4|time1~4                                                                ; out              ;
; |clock_24|counter2:u4|time1~5                                                                ; |clock_24|counter2:u4|time1~5                                                                ; out              ;
; |clock_24|counter2:u4|time1~6                                                                ; |clock_24|counter2:u4|time1~6                                                                ; out              ;
; |clock_24|counter2:u4|time1~7                                                                ; |clock_24|counter2:u4|time1~7                                                                ; out              ;
; |clock_24|counter2:u4|time2[0]                                                               ; |clock_24|counter2:u4|time2[0]                                                               ; regout           ;
; |clock_24|counter2:u4|time1[3]                                                               ; |clock_24|counter2:u4|time1[3]                                                               ; regout           ;
; |clock_24|counter2:u4|time1[2]                                                               ; |clock_24|counter2:u4|time1[2]                                                               ; regout           ;
; |clock_24|counter2:u4|time1[1]                                                               ; |clock_24|counter2:u4|time1[1]                                                               ; regout           ;
; |clock_24|counter2:u4|time1[0]                                                               ; |clock_24|counter2:u4|time1[0]                                                               ; regout           ;
; |clock_24|counter2:u4|counter_time~1                                                         ; |clock_24|counter2:u4|counter_time~1                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~2                                                         ; |clock_24|counter2:u4|counter_time~2                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~3                                                         ; |clock_24|counter2:u4|counter_time~3                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~4                                                         ; |clock_24|counter2:u4|counter_time~4                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~5                                                         ; |clock_24|counter2:u4|counter_time~5                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~6                                                         ; |clock_24|counter2:u4|counter_time~6                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~7                                                         ; |clock_24|counter2:u4|counter_time~7                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~8                                                         ; |clock_24|counter2:u4|counter_time~8                                                         ; out0             ;
; |clock_24|counter2:u4|counter_time[7]                                                        ; |clock_24|counter2:u4|counter_time[7]                                                        ; out0             ;
; |clock_24|counter2:u4|counter_time[6]                                                        ; |clock_24|counter2:u4|counter_time[6]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[5]                                                        ; |clock_24|counter2:u4|counter_time[5]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[4]                                                        ; |clock_24|counter2:u4|counter_time[4]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[3]                                                        ; |clock_24|counter2:u4|counter_time[3]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[2]                                                        ; |clock_24|counter2:u4|counter_time[2]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[1]                                                        ; |clock_24|counter2:u4|counter_time[1]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[0]                                                        ; |clock_24|counter2:u4|counter_time[0]                                                        ; out              ;
; |clock_24|counter2:u4|alarm2[2]                                                              ; |clock_24|counter2:u4|alarm2[2]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm2[1]                                                              ; |clock_24|counter2:u4|alarm2[1]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm2[0]                                                              ; |clock_24|counter2:u4|alarm2[0]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm1[3]                                                              ; |clock_24|counter2:u4|alarm1[3]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm1[2]                                                              ; |clock_24|counter2:u4|alarm1[2]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm1[1]                                                              ; |clock_24|counter2:u4|alarm1[1]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm1[0]                                                              ; |clock_24|counter2:u4|alarm1[0]                                                              ; regout           ;
; |clock_24|counter2:u3|time2~3                                                                ; |clock_24|counter2:u3|time2~3                                                                ; out              ;
; |clock_24|counter2:u3|time2~4                                                                ; |clock_24|counter2:u3|time2~4                                                                ; out              ;
; |clock_24|counter2:u3|time2~5                                                                ; |clock_24|counter2:u3|time2~5                                                                ; out              ;
; |clock_24|counter2:u3|time1~0                                                                ; |clock_24|counter2:u3|time1~0                                                                ; out              ;
; |clock_24|counter2:u3|time1~1                                                                ; |clock_24|counter2:u3|time1~1                                                                ; out              ;
; |clock_24|counter2:u3|time1~3                                                                ; |clock_24|counter2:u3|time1~3                                                                ; out              ;
; |clock_24|counter2:u3|time2~6                                                                ; |clock_24|counter2:u3|time2~6                                                                ; out              ;
; |clock_24|counter2:u3|time2~7                                                                ; |clock_24|counter2:u3|time2~7                                                                ; out              ;
; |clock_24|counter2:u3|time2~8                                                                ; |clock_24|counter2:u3|time2~8                                                                ; out              ;
; |clock_24|counter2:u3|time2~9                                                                ; |clock_24|counter2:u3|time2~9                                                                ; out              ;
; |clock_24|counter2:u3|time2~10                                                               ; |clock_24|counter2:u3|time2~10                                                               ; out              ;
; |clock_24|counter2:u3|time2~11                                                               ; |clock_24|counter2:u3|time2~11                                                               ; out              ;
; |clock_24|counter2:u3|time2[2]                                                               ; |clock_24|counter2:u3|time2[2]                                                               ; regout           ;
; |clock_24|counter2:u3|time2[1]                                                               ; |clock_24|counter2:u3|time2[1]                                                               ; regout           ;
; |clock_24|counter2:u3|time1~4                                                                ; |clock_24|counter2:u3|time1~4                                                                ; out              ;
; |clock_24|counter2:u3|time1~5                                                                ; |clock_24|counter2:u3|time1~5                                                                ; out              ;
; |clock_24|counter2:u3|time1~6                                                                ; |clock_24|counter2:u3|time1~6                                                                ; out              ;
; |clock_24|counter2:u3|time2[0]                                                               ; |clock_24|counter2:u3|time2[0]                                                               ; regout           ;
; |clock_24|counter2:u3|time1[3]                                                               ; |clock_24|counter2:u3|time1[3]                                                               ; regout           ;
; |clock_24|counter2:u3|time1[2]                                                               ; |clock_24|counter2:u3|time1[2]                                                               ; regout           ;
; |clock_24|counter2:u3|time1[1]                                                               ; |clock_24|counter2:u3|time1[1]                                                               ; regout           ;
; |clock_24|counter2:u3|counter_time~1                                                         ; |clock_24|counter2:u3|counter_time~1                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~2                                                         ; |clock_24|counter2:u3|counter_time~2                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~3                                                         ; |clock_24|counter2:u3|counter_time~3                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~4                                                         ; |clock_24|counter2:u3|counter_time~4                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~5                                                         ; |clock_24|counter2:u3|counter_time~5                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~6                                                         ; |clock_24|counter2:u3|counter_time~6                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~8                                                         ; |clock_24|counter2:u3|counter_time~8                                                         ; out0             ;
; |clock_24|counter2:u3|counter_time[7]                                                        ; |clock_24|counter2:u3|counter_time[7]                                                        ; out0             ;
; |clock_24|counter2:u3|counter_time[6]                                                        ; |clock_24|counter2:u3|counter_time[6]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[5]                                                        ; |clock_24|counter2:u3|counter_time[5]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[4]                                                        ; |clock_24|counter2:u3|counter_time[4]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[3]                                                        ; |clock_24|counter2:u3|counter_time[3]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[2]                                                        ; |clock_24|counter2:u3|counter_time[2]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[1]                                                        ; |clock_24|counter2:u3|counter_time[1]                                                        ; out              ;
; |clock_24|counter2:u3|alarm2[2]                                                              ; |clock_24|counter2:u3|alarm2[2]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm2[1]                                                              ; |clock_24|counter2:u3|alarm2[1]                                                              ; regout           ;
; |clock_24|counter2:u3|co1~0                                                                  ; |clock_24|counter2:u3|co1~0                                                                  ; out0             ;
; |clock_24|counter2:u3|co1                                                                    ; |clock_24|counter2:u3|co1                                                                    ; out0             ;
; |clock_24|counter2:u3|alarm2[0]                                                              ; |clock_24|counter2:u3|alarm2[0]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm1[3]                                                              ; |clock_24|counter2:u3|alarm1[3]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm1[2]                                                              ; |clock_24|counter2:u3|alarm1[2]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm1[1]                                                              ; |clock_24|counter2:u3|alarm1[1]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm1[0]                                                              ; |clock_24|counter2:u3|alarm1[0]                                                              ; regout           ;
; |clock_24|counter1:u2|counter_time1[3]                                                       ; |clock_24|counter1:u2|counter_time1[3]                                                       ; out0             ;
; |clock_24|counter1:u2|time2[2]~2                                                             ; |clock_24|counter1:u2|time2[2]~2                                                             ; out0             ;
; |clock_24|loudspeaker:u6|LessThan0~0                                                         ; |clock_24|loudspeaker:u6|LessThan0~0                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan0~1                                                         ; |clock_24|loudspeaker:u6|LessThan0~1                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan0~2                                                         ; |clock_24|loudspeaker:u6|LessThan0~2                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~0                                                         ; |clock_24|loudspeaker:u6|LessThan1~0                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~1                                                         ; |clock_24|loudspeaker:u6|LessThan1~1                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~2                                                         ; |clock_24|loudspeaker:u6|LessThan1~2                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~3                                                         ; |clock_24|loudspeaker:u6|LessThan1~3                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~4                                                         ; |clock_24|loudspeaker:u6|LessThan1~4                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~5                                                         ; |clock_24|loudspeaker:u6|LessThan1~5                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~6                                                         ; |clock_24|loudspeaker:u6|LessThan1~6                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~7                                                         ; |clock_24|loudspeaker:u6|LessThan1~7                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~8                                                         ; |clock_24|loudspeaker:u6|LessThan1~8                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~9                                                         ; |clock_24|loudspeaker:u6|LessThan1~9                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~10                                                        ; |clock_24|loudspeaker:u6|LessThan1~10                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~11                                                        ; |clock_24|loudspeaker:u6|LessThan1~11                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~12                                                        ; |clock_24|loudspeaker:u6|LessThan1~12                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~13                                                        ; |clock_24|loudspeaker:u6|LessThan1~13                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~14                                                        ; |clock_24|loudspeaker:u6|LessThan1~14                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~15                                                        ; |clock_24|loudspeaker:u6|LessThan1~15                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~16                                                        ; |clock_24|loudspeaker:u6|LessThan1~16                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~17                                                        ; |clock_24|loudspeaker:u6|LessThan1~17                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~0                                                         ; |clock_24|loudspeaker:u6|LessThan2~0                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~1                                                         ; |clock_24|loudspeaker:u6|LessThan2~1                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~2                                                         ; |clock_24|loudspeaker:u6|LessThan2~2                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~3                                                         ; |clock_24|loudspeaker:u6|LessThan2~3                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~4                                                         ; |clock_24|loudspeaker:u6|LessThan2~4                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~5                                                         ; |clock_24|loudspeaker:u6|LessThan2~5                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~6                                                         ; |clock_24|loudspeaker:u6|LessThan2~6                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~7                                                         ; |clock_24|loudspeaker:u6|LessThan2~7                                                         ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~0                                                            ; |clock_24|loudspeaker:u6|Equal0~0                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~1                                                            ; |clock_24|loudspeaker:u6|Equal0~1                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~2                                                            ; |clock_24|loudspeaker:u6|Equal0~2                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~3                                                            ; |clock_24|loudspeaker:u6|Equal0~3                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~4                                                            ; |clock_24|loudspeaker:u6|Equal0~4                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~5                                                            ; |clock_24|loudspeaker:u6|Equal0~5                                                            ; out0             ;
; |clock_24|counter2:u4|Equal0~0                                                               ; |clock_24|counter2:u4|Equal0~0                                                               ; out0             ;
; |clock_24|counter2:u4|Equal1~0                                                               ; |clock_24|counter2:u4|Equal1~0                                                               ; out0             ;
; |clock_24|counter2:u4|Equal2~0                                                               ; |clock_24|counter2:u4|Equal2~0                                                               ; out0             ;
; |clock_24|counter2:u4|Equal2~1                                                               ; |clock_24|counter2:u4|Equal2~1                                                               ; out0             ;
; |clock_24|counter2:u4|Equal2~2                                                               ; |clock_24|counter2:u4|Equal2~2                                                               ; out0             ;
; |clock_24|counter2:u4|Equal2~3                                                               ; |clock_24|counter2:u4|Equal2~3                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~0                                                               ; |clock_24|counter2:u4|Equal3~0                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~1                                                               ; |clock_24|counter2:u4|Equal3~1                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~2                                                               ; |clock_24|counter2:u4|Equal3~2                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~3                                                               ; |clock_24|counter2:u4|Equal3~3                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~4                                                               ; |clock_24|counter2:u4|Equal3~4                                                               ; out0             ;
; |clock_24|counter2:u3|Equal0~0                                                               ; |clock_24|counter2:u3|Equal0~0                                                               ; out0             ;
; |clock_24|counter2:u3|Equal1~0                                                               ; |clock_24|counter2:u3|Equal1~0                                                               ; out0             ;
; |clock_24|counter2:u3|Equal2~0                                                               ; |clock_24|counter2:u3|Equal2~0                                                               ; out0             ;
; |clock_24|counter2:u3|Equal2~1                                                               ; |clock_24|counter2:u3|Equal2~1                                                               ; out0             ;
; |clock_24|counter2:u3|Equal2~2                                                               ; |clock_24|counter2:u3|Equal2~2                                                               ; out0             ;
; |clock_24|counter2:u3|Equal2~3                                                               ; |clock_24|counter2:u3|Equal2~3                                                               ; out0             ;
; |clock_24|counter2:u3|Equal3~1                                                               ; |clock_24|counter2:u3|Equal3~1                                                               ; out0             ;
; |clock_24|counter2:u3|Equal3~2                                                               ; |clock_24|counter2:u3|Equal3~2                                                               ; out0             ;
; |clock_24|counter2:u3|Equal3~3                                                               ; |clock_24|counter2:u3|Equal3~3                                                               ; out0             ;
; |clock_24|counter2:u3|Equal3~4                                                               ; |clock_24|counter2:u3|Equal3~4                                                               ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~0                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~0                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~1                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~1                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~2                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~2                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~4                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~4                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|result_node~0                                ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|result_node~0                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~8                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~8                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~0                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~0                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~2                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~2                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~4                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~4                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node~0                                ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node~0                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~5                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~5                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~6                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~6                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~8                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~8                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node~1                                ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node~1                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node                                  ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node                                  ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~0                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~0                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~1                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~1                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~2                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~2                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~3                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~3                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~4                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~4                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node~0                                ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node~0                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~5                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~5                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~6                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~6                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~7                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~7                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~8                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~8                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node~1                                ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node~1                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node                                  ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node                                  ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~0                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~0                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~1                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~1                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~2                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~2                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~3                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~3                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~4                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~4                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node~0                                ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node~0                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~5                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~5                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~6                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~6                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~7                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~7                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~8                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~8                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node~1                                ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node~1                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node                                  ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node                                  ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[6]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[6]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[6]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[6]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[5]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[5]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]~0                 ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]~0                 ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]                   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]                   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0        ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0        ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]~1        ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]~1        ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~6                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~6                      ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[5]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[5]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[4]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[4]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[4]~4             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[4]~4             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[4]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[4]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[4]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[4]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[5]~5             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[5]~5             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[5]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[5]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[5]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[5]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[3]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[3]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[4]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[4]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~0                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~0                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g4~0                ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g4~0                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|p2c[0]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|p2c[0]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[3]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[3]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[4]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[4]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~4                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~4                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~5                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~5                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[5]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[5]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|sel_node[2]                                            ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|sel_node[2]                                            ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|sel_node[2]                                            ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|sel_node[2]                                            ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|sel_node[2]                                            ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|sel_node[2]                                            ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|sel_node[2]                                            ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|sel_node[2]                                            ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |clock_24|comb~0                                                                             ; |clock_24|comb~0                                                                             ; out0             ;
; |clock_24|comb~1                                                                             ; |clock_24|comb~1                                                                             ; out0             ;
; |clock_24|comb~2                                                                             ; |clock_24|comb~2                                                                             ; out0             ;
; |clock_24|comb~3                                                                             ; |clock_24|comb~3                                                                             ; out0             ;
; |clock_24|comb~4                                                                             ; |clock_24|comb~4                                                                             ; out0             ;
; |clock_24|alarm_state                                                                        ; |clock_24|alarm_state                                                                        ; out              ;
; |clock_24|mode[0]                                                                            ; |clock_24|mode[0]                                                                            ; out              ;
; |clock_24|mode[1]                                                                            ; |clock_24|mode[1]                                                                            ; out              ;
; |clock_24|set[1]                                                                             ; |clock_24|set[1]                                                                             ; out              ;
; |clock_24|set_vector[1]                                                                      ; |clock_24|set_vector[1]                                                                      ; out              ;
; |clock_24|set_vector[2]                                                                      ; |clock_24|set_vector[2]                                                                      ; out              ;
; |clock_24|set_vector[5]                                                                      ; |clock_24|set_vector[5]                                                                      ; out              ;
; |clock_24|cp_out                                                                             ; |clock_24|cp_out                                                                             ; pin_out          ;
; |clock_24|ledout2[3]                                                                         ; |clock_24|ledout2[3]                                                                         ; pin_out          ;
; |clock_24|ledout2[4]                                                                         ; |clock_24|ledout2[4]                                                                         ; pin_out          ;
; |clock_24|ledout2[5]                                                                         ; |clock_24|ledout2[5]                                                                         ; pin_out          ;
; |clock_24|ledout2[6]                                                                         ; |clock_24|ledout2[6]                                                                         ; pin_out          ;
; |clock_24|ledout2[7]                                                                         ; |clock_24|ledout2[7]                                                                         ; pin_out          ;
; |clock_24|ledout2[8]                                                                         ; |clock_24|ledout2[8]                                                                         ; pin_out          ;
; |clock_24|ledout2[9]                                                                         ; |clock_24|ledout2[9]                                                                         ; pin_out          ;
; |clock_24|ledout2[10]                                                                        ; |clock_24|ledout2[10]                                                                        ; pin_out          ;
; |clock_24|ledout2[11]                                                                        ; |clock_24|ledout2[11]                                                                        ; pin_out          ;
; |clock_24|ledout2[12]                                                                        ; |clock_24|ledout2[12]                                                                        ; pin_out          ;
; |clock_24|ledout2[13]                                                                        ; |clock_24|ledout2[13]                                                                        ; pin_out          ;
; |clock_24|ledout2[14]                                                                        ; |clock_24|ledout2[14]                                                                        ; pin_out          ;
; |clock_24|ledout2[15]                                                                        ; |clock_24|ledout2[15]                                                                        ; pin_out          ;
; |clock_24|ledout2[16]                                                                        ; |clock_24|ledout2[16]                                                                        ; pin_out          ;
; |clock_24|ledout2[17]                                                                        ; |clock_24|ledout2[17]                                                                        ; pin_out          ;
; |clock_24|ledout2[18]                                                                        ; |clock_24|ledout2[18]                                                                        ; pin_out          ;
; |clock_24|ledout2[19]                                                                        ; |clock_24|ledout2[19]                                                                        ; pin_out          ;
; |clock_24|loudspeaker:u6|count2[0]~0                                                         ; |clock_24|loudspeaker:u6|count2[0]~0                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[0]                                                           ; |clock_24|loudspeaker:u6|count2[0]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2~6                                                            ; |clock_24|loudspeaker:u6|count2~6                                                            ; out              ;
; |clock_24|loudspeaker:u6|count2~7                                                            ; |clock_24|loudspeaker:u6|count2~7                                                            ; out              ;
; |clock_24|loudspeaker:u6|count2~8                                                            ; |clock_24|loudspeaker:u6|count2~8                                                            ; out              ;
; |clock_24|loudspeaker:u6|count2~9                                                            ; |clock_24|loudspeaker:u6|count2~9                                                            ; out              ;
; |clock_24|loudspeaker:u6|count2~10                                                           ; |clock_24|loudspeaker:u6|count2~10                                                           ; out              ;
; |clock_24|loudspeaker:u6|count2~11                                                           ; |clock_24|loudspeaker:u6|count2~11                                                           ; out              ;
; |clock_24|loudspeaker:u6|div[1]                                                              ; |clock_24|loudspeaker:u6|div[1]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|count2[5]                                                           ; |clock_24|loudspeaker:u6|count2[5]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2[4]                                                           ; |clock_24|loudspeaker:u6|count2[4]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2[3]                                                           ; |clock_24|loudspeaker:u6|count2[3]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2[2]                                                           ; |clock_24|loudspeaker:u6|count2[2]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count2[1]                                                           ; |clock_24|loudspeaker:u6|count2[1]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|clk_o                                                               ; |clock_24|loudspeaker:u6|clk_o                                                               ; out0             ;
; |clock_24|loudspeaker:u6|count2[1]~1                                                         ; |clock_24|loudspeaker:u6|count2[1]~1                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[2]~2                                                         ; |clock_24|loudspeaker:u6|count2[2]~2                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[3]~3                                                         ; |clock_24|loudspeaker:u6|count2[3]~3                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[4]~4                                                         ; |clock_24|loudspeaker:u6|count2[4]~4                                                         ; out              ;
; |clock_24|loudspeaker:u6|count2[5]~5                                                         ; |clock_24|loudspeaker:u6|count2[5]~5                                                         ; out              ;
; |clock_24|loudspeaker:u6|div[2]                                                              ; |clock_24|loudspeaker:u6|div[2]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|div[3]                                                              ; |clock_24|loudspeaker:u6|div[3]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|div[4]                                                              ; |clock_24|loudspeaker:u6|div[4]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|div[5]                                                              ; |clock_24|loudspeaker:u6|div[5]                                                              ; regout           ;
; |clock_24|loudspeaker:u6|count1[0]                                                           ; |clock_24|loudspeaker:u6|count1[0]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count1[1]                                                           ; |clock_24|loudspeaker:u6|count1[1]                                                           ; regout           ;
; |clock_24|loudspeaker:u6|count1[2]                                                           ; |clock_24|loudspeaker:u6|count1[2]                                                           ; regout           ;
; |clock_24|counter2:u4|time2~3                                                                ; |clock_24|counter2:u4|time2~3                                                                ; out              ;
; |clock_24|counter2:u4|time2~4                                                                ; |clock_24|counter2:u4|time2~4                                                                ; out              ;
; |clock_24|counter2:u4|time2~5                                                                ; |clock_24|counter2:u4|time2~5                                                                ; out              ;
; |clock_24|counter2:u4|time1~0                                                                ; |clock_24|counter2:u4|time1~0                                                                ; out              ;
; |clock_24|counter2:u4|time1~1                                                                ; |clock_24|counter2:u4|time1~1                                                                ; out              ;
; |clock_24|counter2:u4|time1~2                                                                ; |clock_24|counter2:u4|time1~2                                                                ; out              ;
; |clock_24|counter2:u4|time1~3                                                                ; |clock_24|counter2:u4|time1~3                                                                ; out              ;
; |clock_24|counter2:u4|time2~6                                                                ; |clock_24|counter2:u4|time2~6                                                                ; out              ;
; |clock_24|counter2:u4|time2~7                                                                ; |clock_24|counter2:u4|time2~7                                                                ; out              ;
; |clock_24|counter2:u4|time2~8                                                                ; |clock_24|counter2:u4|time2~8                                                                ; out              ;
; |clock_24|counter2:u4|time2~9                                                                ; |clock_24|counter2:u4|time2~9                                                                ; out              ;
; |clock_24|counter2:u4|time2~10                                                               ; |clock_24|counter2:u4|time2~10                                                               ; out              ;
; |clock_24|counter2:u4|time2~11                                                               ; |clock_24|counter2:u4|time2~11                                                               ; out              ;
; |clock_24|counter2:u4|time2[2]                                                               ; |clock_24|counter2:u4|time2[2]                                                               ; regout           ;
; |clock_24|counter2:u4|time2[1]                                                               ; |clock_24|counter2:u4|time2[1]                                                               ; regout           ;
; |clock_24|counter2:u4|time1~4                                                                ; |clock_24|counter2:u4|time1~4                                                                ; out              ;
; |clock_24|counter2:u4|time1~5                                                                ; |clock_24|counter2:u4|time1~5                                                                ; out              ;
; |clock_24|counter2:u4|time1~6                                                                ; |clock_24|counter2:u4|time1~6                                                                ; out              ;
; |clock_24|counter2:u4|time1~7                                                                ; |clock_24|counter2:u4|time1~7                                                                ; out              ;
; |clock_24|counter2:u4|time2[0]                                                               ; |clock_24|counter2:u4|time2[0]                                                               ; regout           ;
; |clock_24|counter2:u4|time1[3]                                                               ; |clock_24|counter2:u4|time1[3]                                                               ; regout           ;
; |clock_24|counter2:u4|time1[2]                                                               ; |clock_24|counter2:u4|time1[2]                                                               ; regout           ;
; |clock_24|counter2:u4|time1[1]                                                               ; |clock_24|counter2:u4|time1[1]                                                               ; regout           ;
; |clock_24|counter2:u4|time1[0]                                                               ; |clock_24|counter2:u4|time1[0]                                                               ; regout           ;
; |clock_24|counter2:u4|counter_time~1                                                         ; |clock_24|counter2:u4|counter_time~1                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~2                                                         ; |clock_24|counter2:u4|counter_time~2                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~3                                                         ; |clock_24|counter2:u4|counter_time~3                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~4                                                         ; |clock_24|counter2:u4|counter_time~4                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~5                                                         ; |clock_24|counter2:u4|counter_time~5                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~6                                                         ; |clock_24|counter2:u4|counter_time~6                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~7                                                         ; |clock_24|counter2:u4|counter_time~7                                                         ; out              ;
; |clock_24|counter2:u4|counter_time~8                                                         ; |clock_24|counter2:u4|counter_time~8                                                         ; out0             ;
; |clock_24|counter2:u4|counter_time[7]                                                        ; |clock_24|counter2:u4|counter_time[7]                                                        ; out0             ;
; |clock_24|counter2:u4|counter_time[6]                                                        ; |clock_24|counter2:u4|counter_time[6]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[5]                                                        ; |clock_24|counter2:u4|counter_time[5]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[4]                                                        ; |clock_24|counter2:u4|counter_time[4]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[3]                                                        ; |clock_24|counter2:u4|counter_time[3]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[2]                                                        ; |clock_24|counter2:u4|counter_time[2]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[1]                                                        ; |clock_24|counter2:u4|counter_time[1]                                                        ; out              ;
; |clock_24|counter2:u4|counter_time[0]                                                        ; |clock_24|counter2:u4|counter_time[0]                                                        ; out              ;
; |clock_24|counter2:u4|alarm2[2]                                                              ; |clock_24|counter2:u4|alarm2[2]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm2[1]                                                              ; |clock_24|counter2:u4|alarm2[1]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm2[0]                                                              ; |clock_24|counter2:u4|alarm2[0]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm1[3]                                                              ; |clock_24|counter2:u4|alarm1[3]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm1[2]                                                              ; |clock_24|counter2:u4|alarm1[2]                                                              ; regout           ;
; |clock_24|counter2:u4|check~0                                                                ; |clock_24|counter2:u4|check~0                                                                ; out0             ;
; |clock_24|counter2:u4|alarm1[1]                                                              ; |clock_24|counter2:u4|alarm1[1]                                                              ; regout           ;
; |clock_24|counter2:u4|alarm1[0]                                                              ; |clock_24|counter2:u4|alarm1[0]                                                              ; regout           ;
; |clock_24|counter2:u4|check                                                                  ; |clock_24|counter2:u4|check                                                                  ; out0             ;
; |clock_24|counter2:u4|time2[2]~2                                                             ; |clock_24|counter2:u4|time2[2]~2                                                             ; out0             ;
; |clock_24|counter2:u3|time2~3                                                                ; |clock_24|counter2:u3|time2~3                                                                ; out              ;
; |clock_24|counter2:u3|time2~4                                                                ; |clock_24|counter2:u3|time2~4                                                                ; out              ;
; |clock_24|counter2:u3|time2~5                                                                ; |clock_24|counter2:u3|time2~5                                                                ; out              ;
; |clock_24|counter2:u3|time1~0                                                                ; |clock_24|counter2:u3|time1~0                                                                ; out              ;
; |clock_24|counter2:u3|time1~1                                                                ; |clock_24|counter2:u3|time1~1                                                                ; out              ;
; |clock_24|counter2:u3|time1~2                                                                ; |clock_24|counter2:u3|time1~2                                                                ; out              ;
; |clock_24|counter2:u3|time2~6                                                                ; |clock_24|counter2:u3|time2~6                                                                ; out              ;
; |clock_24|counter2:u3|time2~7                                                                ; |clock_24|counter2:u3|time2~7                                                                ; out              ;
; |clock_24|counter2:u3|time2~8                                                                ; |clock_24|counter2:u3|time2~8                                                                ; out              ;
; |clock_24|counter2:u3|time2~9                                                                ; |clock_24|counter2:u3|time2~9                                                                ; out              ;
; |clock_24|counter2:u3|time2~10                                                               ; |clock_24|counter2:u3|time2~10                                                               ; out              ;
; |clock_24|counter2:u3|time2~11                                                               ; |clock_24|counter2:u3|time2~11                                                               ; out              ;
; |clock_24|counter2:u3|time2[2]                                                               ; |clock_24|counter2:u3|time2[2]                                                               ; regout           ;
; |clock_24|counter2:u3|time2[1]                                                               ; |clock_24|counter2:u3|time2[1]                                                               ; regout           ;
; |clock_24|counter2:u3|time1~4                                                                ; |clock_24|counter2:u3|time1~4                                                                ; out              ;
; |clock_24|counter2:u3|time1~5                                                                ; |clock_24|counter2:u3|time1~5                                                                ; out              ;
; |clock_24|counter2:u3|time1~6                                                                ; |clock_24|counter2:u3|time1~6                                                                ; out              ;
; |clock_24|counter2:u3|time1~7                                                                ; |clock_24|counter2:u3|time1~7                                                                ; out              ;
; |clock_24|counter2:u3|time2[0]                                                               ; |clock_24|counter2:u3|time2[0]                                                               ; regout           ;
; |clock_24|counter2:u3|time1[3]                                                               ; |clock_24|counter2:u3|time1[3]                                                               ; regout           ;
; |clock_24|counter2:u3|time1[2]                                                               ; |clock_24|counter2:u3|time1[2]                                                               ; regout           ;
; |clock_24|counter2:u3|time1[1]                                                               ; |clock_24|counter2:u3|time1[1]                                                               ; regout           ;
; |clock_24|counter2:u3|time1[0]                                                               ; |clock_24|counter2:u3|time1[0]                                                               ; regout           ;
; |clock_24|counter2:u3|counter_time~1                                                         ; |clock_24|counter2:u3|counter_time~1                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~2                                                         ; |clock_24|counter2:u3|counter_time~2                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~3                                                         ; |clock_24|counter2:u3|counter_time~3                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~4                                                         ; |clock_24|counter2:u3|counter_time~4                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~5                                                         ; |clock_24|counter2:u3|counter_time~5                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~6                                                         ; |clock_24|counter2:u3|counter_time~6                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~7                                                         ; |clock_24|counter2:u3|counter_time~7                                                         ; out              ;
; |clock_24|counter2:u3|counter_time~8                                                         ; |clock_24|counter2:u3|counter_time~8                                                         ; out0             ;
; |clock_24|counter2:u3|counter_time[7]                                                        ; |clock_24|counter2:u3|counter_time[7]                                                        ; out0             ;
; |clock_24|counter2:u3|counter_time[6]                                                        ; |clock_24|counter2:u3|counter_time[6]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[5]                                                        ; |clock_24|counter2:u3|counter_time[5]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[4]                                                        ; |clock_24|counter2:u3|counter_time[4]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[3]                                                        ; |clock_24|counter2:u3|counter_time[3]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[2]                                                        ; |clock_24|counter2:u3|counter_time[2]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[1]                                                        ; |clock_24|counter2:u3|counter_time[1]                                                        ; out              ;
; |clock_24|counter2:u3|counter_time[0]                                                        ; |clock_24|counter2:u3|counter_time[0]                                                        ; out              ;
; |clock_24|counter2:u3|alarm2[2]                                                              ; |clock_24|counter2:u3|alarm2[2]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm2[1]                                                              ; |clock_24|counter2:u3|alarm2[1]                                                              ; regout           ;
; |clock_24|counter2:u3|co1~0                                                                  ; |clock_24|counter2:u3|co1~0                                                                  ; out0             ;
; |clock_24|counter2:u3|co1                                                                    ; |clock_24|counter2:u3|co1                                                                    ; out0             ;
; |clock_24|counter2:u3|alarm2[0]                                                              ; |clock_24|counter2:u3|alarm2[0]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm1[3]                                                              ; |clock_24|counter2:u3|alarm1[3]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm1[2]                                                              ; |clock_24|counter2:u3|alarm1[2]                                                              ; regout           ;
; |clock_24|counter2:u3|check~0                                                                ; |clock_24|counter2:u3|check~0                                                                ; out0             ;
; |clock_24|counter2:u3|alarm1[1]                                                              ; |clock_24|counter2:u3|alarm1[1]                                                              ; regout           ;
; |clock_24|counter2:u3|alarm1[0]                                                              ; |clock_24|counter2:u3|alarm1[0]                                                              ; regout           ;
; |clock_24|counter1:u2|counter_time1[3]                                                       ; |clock_24|counter1:u2|counter_time1[3]                                                       ; out0             ;
; |clock_24|counter1:u2|time2[2]~2                                                             ; |clock_24|counter1:u2|time2[2]~2                                                             ; out0             ;
; |clock_24|loudspeaker:u6|LessThan0~0                                                         ; |clock_24|loudspeaker:u6|LessThan0~0                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan0~1                                                         ; |clock_24|loudspeaker:u6|LessThan0~1                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan0~2                                                         ; |clock_24|loudspeaker:u6|LessThan0~2                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~0                                                         ; |clock_24|loudspeaker:u6|LessThan1~0                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~1                                                         ; |clock_24|loudspeaker:u6|LessThan1~1                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~2                                                         ; |clock_24|loudspeaker:u6|LessThan1~2                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~3                                                         ; |clock_24|loudspeaker:u6|LessThan1~3                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~4                                                         ; |clock_24|loudspeaker:u6|LessThan1~4                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~5                                                         ; |clock_24|loudspeaker:u6|LessThan1~5                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~6                                                         ; |clock_24|loudspeaker:u6|LessThan1~6                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~7                                                         ; |clock_24|loudspeaker:u6|LessThan1~7                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~8                                                         ; |clock_24|loudspeaker:u6|LessThan1~8                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~9                                                         ; |clock_24|loudspeaker:u6|LessThan1~9                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~10                                                        ; |clock_24|loudspeaker:u6|LessThan1~10                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~11                                                        ; |clock_24|loudspeaker:u6|LessThan1~11                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~12                                                        ; |clock_24|loudspeaker:u6|LessThan1~12                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~13                                                        ; |clock_24|loudspeaker:u6|LessThan1~13                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~14                                                        ; |clock_24|loudspeaker:u6|LessThan1~14                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~15                                                        ; |clock_24|loudspeaker:u6|LessThan1~15                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~16                                                        ; |clock_24|loudspeaker:u6|LessThan1~16                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan1~17                                                        ; |clock_24|loudspeaker:u6|LessThan1~17                                                        ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~0                                                         ; |clock_24|loudspeaker:u6|LessThan2~0                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~1                                                         ; |clock_24|loudspeaker:u6|LessThan2~1                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~2                                                         ; |clock_24|loudspeaker:u6|LessThan2~2                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~3                                                         ; |clock_24|loudspeaker:u6|LessThan2~3                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~4                                                         ; |clock_24|loudspeaker:u6|LessThan2~4                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~5                                                         ; |clock_24|loudspeaker:u6|LessThan2~5                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~6                                                         ; |clock_24|loudspeaker:u6|LessThan2~6                                                         ; out0             ;
; |clock_24|loudspeaker:u6|LessThan2~7                                                         ; |clock_24|loudspeaker:u6|LessThan2~7                                                         ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~0                                                            ; |clock_24|loudspeaker:u6|Equal0~0                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~1                                                            ; |clock_24|loudspeaker:u6|Equal0~1                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~2                                                            ; |clock_24|loudspeaker:u6|Equal0~2                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~3                                                            ; |clock_24|loudspeaker:u6|Equal0~3                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~4                                                            ; |clock_24|loudspeaker:u6|Equal0~4                                                            ; out0             ;
; |clock_24|loudspeaker:u6|Equal0~5                                                            ; |clock_24|loudspeaker:u6|Equal0~5                                                            ; out0             ;
; |clock_24|counter2:u4|Equal0~0                                                               ; |clock_24|counter2:u4|Equal0~0                                                               ; out0             ;
; |clock_24|counter2:u4|Equal1~0                                                               ; |clock_24|counter2:u4|Equal1~0                                                               ; out0             ;
; |clock_24|counter2:u4|Equal2~0                                                               ; |clock_24|counter2:u4|Equal2~0                                                               ; out0             ;
; |clock_24|counter2:u4|Equal2~1                                                               ; |clock_24|counter2:u4|Equal2~1                                                               ; out0             ;
; |clock_24|counter2:u4|Equal2~2                                                               ; |clock_24|counter2:u4|Equal2~2                                                               ; out0             ;
; |clock_24|counter2:u4|Equal2~3                                                               ; |clock_24|counter2:u4|Equal2~3                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~0                                                               ; |clock_24|counter2:u4|Equal3~0                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~1                                                               ; |clock_24|counter2:u4|Equal3~1                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~2                                                               ; |clock_24|counter2:u4|Equal3~2                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~3                                                               ; |clock_24|counter2:u4|Equal3~3                                                               ; out0             ;
; |clock_24|counter2:u4|Equal3~4                                                               ; |clock_24|counter2:u4|Equal3~4                                                               ; out0             ;
; |clock_24|counter2:u3|Equal0~0                                                               ; |clock_24|counter2:u3|Equal0~0                                                               ; out0             ;
; |clock_24|counter2:u3|Equal1~0                                                               ; |clock_24|counter2:u3|Equal1~0                                                               ; out0             ;
; |clock_24|counter2:u3|Equal2~0                                                               ; |clock_24|counter2:u3|Equal2~0                                                               ; out0             ;
; |clock_24|counter2:u3|Equal2~1                                                               ; |clock_24|counter2:u3|Equal2~1                                                               ; out0             ;
; |clock_24|counter2:u3|Equal2~2                                                               ; |clock_24|counter2:u3|Equal2~2                                                               ; out0             ;
; |clock_24|counter2:u3|Equal2~3                                                               ; |clock_24|counter2:u3|Equal2~3                                                               ; out0             ;
; |clock_24|counter2:u3|Equal3~0                                                               ; |clock_24|counter2:u3|Equal3~0                                                               ; out0             ;
; |clock_24|counter2:u3|Equal3~1                                                               ; |clock_24|counter2:u3|Equal3~1                                                               ; out0             ;
; |clock_24|counter2:u3|Equal3~2                                                               ; |clock_24|counter2:u3|Equal3~2                                                               ; out0             ;
; |clock_24|counter2:u3|Equal3~3                                                               ; |clock_24|counter2:u3|Equal3~3                                                               ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~0                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~0                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~1                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~1                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~2                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~2                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~4                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~4                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|result_node~0                                ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|result_node~0                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~8                                          ; |clock_24|control:u1|lpm_mux:Mux3|muxlut:$00009|_~8                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~0                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~0                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~2                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~2                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~4                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~4                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node~0                                ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node~0                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~5                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~5                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~6                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~6                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~8                                          ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|_~8                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node~1                                ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node~1                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node                                  ; |clock_24|control:u1|lpm_mux:Mux2|muxlut:$00009|result_node                                  ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~0                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~0                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~1                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~1                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~2                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~2                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~3                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~3                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~4                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~4                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node~0                                ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node~0                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~5                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~5                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~6                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~6                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~7                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~7                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~8                                          ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|_~8                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node~1                                ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node~1                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node                                  ; |clock_24|control:u1|lpm_mux:Mux1|muxlut:$00009|result_node                                  ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~0                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~0                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~1                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~1                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~2                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~2                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~3                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~3                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~4                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~4                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node~0                                ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node~0                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~5                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~5                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~6                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~6                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~7                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~7                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~8                                          ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|_~8                                          ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node~1                                ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node~1                                ; out0             ;
; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node                                  ; |clock_24|control:u1|lpm_mux:Mux0|muxlut:$00009|result_node                                  ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                   ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                 ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                 ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                           ; |clock_24|counter1:u2|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter1:u2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter1:u2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; |clock_24|counter2:u3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |clock_24|counter2:u3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; |clock_24|counter2:u4|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |clock_24|counter2:u4|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0          ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[6]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[6]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]            ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                  ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[6]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[6]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[5]                    ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[5]                    ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                     ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]~0                 ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]~0                 ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]                   ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g2c[1]                   ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0        ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0        ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]~1        ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[5]~1        ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                      ; out0             ;
; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~6                      ; |clock_24|div100:u5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~6                      ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[5]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[5]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[4]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[4]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[4]~4             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[4]~4             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[4]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[4]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[4]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[4]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[5]~5             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[5]~5             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[5]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[5]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[5]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[5]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[3]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[3]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[4]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[4]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~0                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~0                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g4~0                ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g4~0                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|p2c[0]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|p2c[0]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[3]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[3]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[4]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[4]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~4                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~4                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~5                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~5                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[5]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[5]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|sel_node[2]                                            ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|sel_node[2]                                            ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|sel_node[2]                                            ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|sel_node[2]                                            ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|sel_node[2]                                            ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|sel_node[2]                                            ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|sel_node[2]                                            ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|sel_node[2]                                            ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                        ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; |clock_24|loudspeaker:u6|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |clock_24|loudspeaker:u6|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 26 14:01:53 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off clock_24 -c clock_24
Info: Using vector source file "D:/Users/SteveZL/Desktop/clock_final_2/clock/clock_24.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      40.87 %
Info: Number of transitions in simulation is 476507
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Fri May 26 14:01:58 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


