Reading OpenROAD database at '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-05-09_16-58-12/39-openroad-repairantennas/1-diodeinsertion/comp32.odb'…
Reading library file at '/home/erwann/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/hwxq78ix5dm1zxacgmyfrlkgn2vq15hz-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   comp32
Die area:                 ( 0 0 ) ( 90870 81630 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     297
Number of terminals:      68
Number of snets:          2
Number of nets:           245

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 75.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4150.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 648.
[INFO DRT-0033] via shape region query size = 115.
[INFO DRT-0033] met2 shape region query size = 133.
[INFO DRT-0033] via2 shape region query size = 92.
[INFO DRT-0033] met3 shape region query size = 71.
[INFO DRT-0033] via3 shape region query size = 92.
[INFO DRT-0033] met4 shape region query size = 27.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 263 pins.
[INFO DRT-0081]   Complete 69 unique inst patterns.
[INFO DRT-0084]   Complete 116 groups.
#scanned instances     = 297
#unique  instances     = 75
#stdCellGenAp          = 1912
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1593
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 545
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 119.73 (MB), peak = 119.73 (MB)

Number of guides:     1261

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 436.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 338.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 200.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 636 vertical wires in 1 frboxes and 340 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 43 vertical wires in 1 frboxes and 67 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.69 (MB), peak = 121.69 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.69 (MB), peak = 121.69 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 126.96 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 130.10 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 134.42 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 134.42 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1   met2
Metal Spacing        4      0
Recheck              0      1
Short                5      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 496.21 (MB), peak = 496.21 (MB)
Total wire length = 3734 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 953 um.
Total wire length on LAYER met2 = 2737 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1049.
Up-via summary (total 1049):.

-----------------------
 FR_MASTERSLICE       0
            li1     547
           met1     500
           met2       2
           met3       0
           met4       0
-----------------------
                   1049


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 496.21 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 496.21 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 501.04 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 503.88 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 513.61 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 521.21 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 522.27 (MB), peak = 522.27 (MB)
Total wire length = 3691 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 924 um.
Total wire length on LAYER met2 = 2723 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1036.
Up-via summary (total 1036):.

-----------------------
 FR_MASTERSLICE       0
            li1     546
           met1     488
           met2       2
           met3       0
           met4       0
-----------------------
                   1036


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 522.27 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 525.11 (MB), peak = 525.11 (MB)
Total wire length = 3687 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 919 um.
Total wire length on LAYER met2 = 2723 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1034.
Up-via summary (total 1034):.

-----------------------
 FR_MASTERSLICE       0
            li1     546
           met1     486
           met2       2
           met3       0
           met4       0
-----------------------
                   1034


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 530.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 530.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 530.38 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 530.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 530.38 (MB), peak = 539.09 (MB)
Total wire length = 3687 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 919 um.
Total wire length on LAYER met2 = 2723 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1034.
Up-via summary (total 1034):.

-----------------------
 FR_MASTERSLICE       0
            li1     546
           met1     486
           met2       2
           met3       0
           met4       0
-----------------------
                   1034


[INFO DRT-0198] Complete detail routing.
Total wire length = 3687 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 919 um.
Total wire length on LAYER met2 = 2723 um.
Total wire length on LAYER met3 = 43 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1034.
Up-via summary (total 1034):.

-----------------------
 FR_MASTERSLICE       0
            li1     546
           met1     486
           met2       2
           met3       0
           met4       0
-----------------------
                   1034


[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:02, memory = 530.38 (MB), peak = 539.09 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-05-09_16-58-12/41-openroad-detailedrouting/comp32.odb'…
Writing netlist to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-05-09_16-58-12/41-openroad-detailedrouting/comp32.nl.v'…
Writing powered netlist to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-05-09_16-58-12/41-openroad-detailedrouting/comp32.pnl.v'…
Writing layout to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-05-09_16-58-12/41-openroad-detailedrouting/comp32.def'…
Writing timing constraints to '/home/erwann/design_workspace/sky130A/HelloWorld/digital/comp32/runs/RUN_2024-05-09_16-58-12/41-openroad-detailedrouting/comp32.sdc'…
