Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 29 15:50:21 2017
| Host         : Fred-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Project_top_control_sets_placed.rpt
| Design       : Project_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1365 |
| Unused register locations in slices containing registers |  3820 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8260 |         2390 |
| No           | No                    | Yes                    |            1303 |          411 |
| No           | Yes                   | No                     |            3200 |         1187 |
| Yes          | No                    | No                     |            7235 |         2090 |
| Yes          | No                    | Yes                    |            2331 |          670 |
| Yes          | Yes                   | No                     |            3603 |         1129 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                                                                                                   Enable Signal                                                                                                                                   |                                                                                                                    Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[12]_C                                                                                                                                                                                                        |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                          |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[7]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[7]_C                                                                                                                                                                                                         |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[8]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[8]_C                                                                                                                                                                                                         |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/trans_buf_out_r_reg[2][0]                                                                                                                            |                                                                                                                                                                                                                                                       |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bvalid_i_reg                                                                                                                                             | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                  |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[9]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[9]_C                                                                                                                                                                                                         |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_CRCGENRX/crcokdelay                                                                                                                                                                 |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                           |                1 |              1 |
|  ddr3_block_inst/wr_ddr3_ctrl_block/user_rd_data_en_A_reg_i_1_n_0                             |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                1 |              1 |
|  ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/fifo_rd_time_code_en_reg_i_1_n_0           |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                1 |              1 |
|  ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/rden_sel_w                                 |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                     | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                           |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[10]_P                                                                                                                                                                                                        |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                  | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                             |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                       |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[10]_C                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[11]_C                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_series_param/wreg_series_start_ddraddr_d106_w32/outreg[31]_i_2__6_n_0                                                                                                                                                             |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[13]_C                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[14]_C                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[15]_C                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[16]_C                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[1]_C                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[2]_C                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[3]_C                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[4]_C                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[5]_C                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[6]_C                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[7]_C                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[8]_C                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[9]_C                                                                                                                                                                                                         |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                     |                                                                                                                                                                                                                                                       |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[11]_P                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[12]_P                                                                                                                                                                                                        |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                     |                                                                                                                                                                                                                                                       |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[13]_P                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_ch_param/wreg_ch_noise_amp_cof_d64_w16/rv_len_reg[0]_0                                                                                                                                                                            |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[14]_P                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_series_param/wreg_series_comp_ratio_d103_w32/outreg[31]_i_2__14_n_0                                                                                                                                                               |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_out_param/wreg_out_trig_droptime_d39_w16/outreg_reg[7]_0                                                                                                                                                                          |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[15]_P                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_series_param/wreg_series_stop_ddraddr_d107_w32/outreg[31]_i_2__8_n_0                                                                                                                                                              |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[16]_P                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[1]_P                                                                                                                                                                                                         |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0                                                                                                |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                  |                1 |              1 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[2]_P                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/inout_isa/adv_up_reg                                                                                                                                                                                                                  |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/inout_isa/wr_up_reg                                                                                                                                                                                                                   |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/send_param_all/rreg_series_maxdata_d70_w79/sendreg_reg[8]_0                                                                                                                                                                           |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/send_param_all/rreg_system_syncfrq_d15_w32/sendreg_reg[31]_0                                                                                                                                                                          |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[3]_P                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                            |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[4]_P                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[5]_P                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[6]_P                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[7]_P                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[8]_P                                                                                                                                                                                                         |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[9]_P                                                                                                                                                                                                         |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                         |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[4]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[4]_C                                                                                                                                                                                                         |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                         |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                        | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                    |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                              |                1 |              1 |
| ~sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                       | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                  |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                           |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                                    |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                              |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                              |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                                    |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                                          |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                               |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                 |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                            |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/select_send/rd_down                                                                                                                                                                                                                                | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                              |                1 |              1 |
| ~sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                        |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                          |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                          |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                  |                1 |              1 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[10]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[10]_C                                                                                                                                                                                                        |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[11]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[11]_C                                                                                                                                                                                                        |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[12]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[12]_C                                                                                                                                                                                                        |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[13]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[13]_C                                                                                                                                                                                                        |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[14]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[14]_C                                                                                                                                                                                                        |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[15]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[15]_C                                                                                                                                                                                                        |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[16]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[16]_C                                                                                                                                                                                                        |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[19]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[20]_P                                                                                                                                                                                                        |                1 |              1 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1                                                                                                                                                                                                                 | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[1]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[1]_C                                                                                                                                                                                                         |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[20]_P                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[19]_P                                                                                                                                                                                                        |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[2]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[2]_C                                                                                                                                                                                                         |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[3]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[3]_C                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                  |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[5]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[5]_C                                                                                                                                                                                                         |                1 |              1 |
|  system_rstn_inst/ddr3_wr_over_addr_A_reg[6]_P                                                |                                                                                                                                                                                                                                                                                   | system_rstn_inst/ddr3_wr_over_addr_A_reg[6]_C                                                                                                                                                                                                         |                1 |              1 |
|  AD_deal_block_inst/AD_inst/DCO                                                               |                                                                                                                                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                 |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                      |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                      |                1 |              2 |
|  AD_deal_block_inst/AD_inst/DCO                                                               | system_rstn_inst/sys_rstn1                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                2 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                  |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                   |                                                                                                                                                                                                                                                       |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                   |                                                                                                                                                                                                                                                       |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                      |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                                       |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                   |                                                                                                                                                                                                                                                       |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                     |                                                                                                                                                                                                                                                       |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                                                                                |                                                                                                                                                                                                                                                       |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                     | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                      |                1 |              2 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                               |                1 |              2 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                              |                1 |              2 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/CDC_FIFO_RST/scndry_out                                                                                                                                                  |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                                                                                |                                                                                                                                                                                                                                                       |                1 |              2 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                         |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                              |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                              |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | PLL_ip_inst/inst/locked                                                                                                                                                                                                                                                           | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                      |                1 |              2 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                              |                1 |              2 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_0                                                                                                                            |                1 |              2 |
|  AD_deal_block_inst/AD_inst/DCO                                                               |                                                                                                                                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                         |                2 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                                                                                                                            | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                      |                2 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                        |                1 |              3 |
|  AD_deal_block_inst/AD_inst/DCO                                                               |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                2 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                        |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                         |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                      |                2 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_b                                                                                                                                                                |                                                                                                                                                                                                                                                       |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                        |                2 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                        |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                         |                3 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                    |                2 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/payld_a                                                                                                                                                                |                                                                                                                                                                                                                                                       |                1 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]               |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                        |                2 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Rst0                                                                                                                                                               |                2 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                          |                2 |              3 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                2 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                        |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                        |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                    |                3 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                         |                2 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                        |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]               |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                      |                1 |              3 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                    |                3 |              3 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]               |                1 |              3 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                                                 | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |
|  AD_deal_block_inst/AD_inst/DCO                                                               |                                                                                                                                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                            |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                 | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |
| ~sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                            |                1 |              4 |
|  AD_deal_block_inst/AD_inst/DCO                                                               | AD_deal_block_inst/AD_inst/AD_frame_A/AD_DATA_reg[7]                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              4 |
|  AD_deal_block_inst/AD_inst/DCO                                                               | AD_deal_block_inst/AD_inst/AD_frame_A/AD_DATA_reg[9]                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              4 |
|  AD_deal_block_inst/AD_inst/DCO                                                               | AD_deal_block_inst/AD_inst/AD_frame_A/AD_DATA_reg[11]                                                                                                                                                                                                                             | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                               |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                           |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                           |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                             |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                           |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q[0]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                       |                3 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                          |                3 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/inout_isa/cs_up_reg                                                                                                                                                                                                                   |                4 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                       |                4 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/valid_reg_31[0]                                                                                                                                                                                                               | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                         |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                3 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                         |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                              |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                         |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                              |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                         |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                3 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                           |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                               |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                           |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                                                                              |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                               |                3 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                                                   |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                  |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                 |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                                                                |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                 |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                               |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                               |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                               |                3 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/upd_rd_buf_indx0                                                                                                                               |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                                                                      |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | ddr3_block_inst/wr_ddr3_data_sel/wr_ddr3_ch_sel[3]_i_1_n_0                                                                                                                                                                                                                        | ddr3_block_inst/wr_ddr3_data_sel/wr_ddr3_ch_sel[3]_i_3_n_0                                                                                                                                                                                            |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE_0                                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/emac_tx_wr_i                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboBusFifoWrCntRst                                                                                                                                             |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/mac_addr_ram_we                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/mdio_state                                                                                                                                                                                                  | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                 | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                        | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                           |                3 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                                                                                                 | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                       | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_ddr_data_d23/ram_addr[0]_i_1__0_n_0                                                                                                                                                                                                           | handle_isa/inst/send_param_all/rreg_system_syncfrq_d15_w32/sendreg_reg[31]_0                                                                                                                                                                          |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                            |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                    |                                                                                                                                                                                                                                                       |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                 | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[19]_P                                                                                                                                                                                                        |                2 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/ddr3_wr_over_addr_A_reg[20]_P                                                                                                                                                                                                        |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                    | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                        | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                            |                                                                                                                                                                                                                                                       |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                                                               | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                         |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                                                                         | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                           | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                       |                3 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                      |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                             |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt[3]_i_2_n_0                                                                                                     | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                   |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                 | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/wait_cnt_reg[3]_0[0]                                                                                                                                            |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                                            |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/my_empty_reg[8][0]                                                                                                                                              |                3 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                       |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                4 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                4 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                       |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                              |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                      |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                                           |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                             | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                  |                2 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |                1 |              4 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                            |                1 |              4 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                |                                                                                                                                                                                                                                                       |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                     |                                                                                                                                                                                                                                                       |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                            |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                    |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                 |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/E[0]                                                                                                                                                                       | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                1 |              5 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                5 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__4_n_0                                                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                4 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/my_empty_reg[8][0]                                                                                                                                              |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                       |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__2_n_0                                                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                    |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                    |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_PipeRun                                                                                                                                                                                       | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                3 |              5 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/send_param_all/rreg_series_data_d71/is_rd_reg_0                                                                                                                                                                                       |                4 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M/U0/EXT_LPF/lpf_int                                                                                                                                                                                         |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_3[0]                                                                                                                                                                                  | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_2                                                                                                                                                         |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                    |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                        |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                           |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                               |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                                                       |                3 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                           |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                        | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]                                                                        |                1 |              5 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                           | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                    |                1 |              5 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | test_vio_inst/vio_test_inst/inst/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                      |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                       |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | ddr3_block_inst/wr_ddr3_data_sel/wr_ddr3_ch_sel[3]_i_3_n_0                                                                                                                                                                                            |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__1_n_0                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                3 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                             |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                               |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                    |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                      | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                 |                4 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                               |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                    |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                               |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                    |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_DEFERRAL_CONTROL/inst_deferral_state/count_reg[0][0]                                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                4 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                       |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                       |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                         |                                                                                                                                                                                                                                                       |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[5]_i_1_n_0                                                                                                                                       | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                 |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                     |                2 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                     |                1 |              5 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                              |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/three_inc_min_limit_reg[1][0]                                                                                                                                   |                4 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                       |                4 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                               |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                  |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                               |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                                                                                               |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | sub_BD_inst/sub_BD_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                 |                5 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt                                                                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                 |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                 |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                              | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                             |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                             |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[0][0]                                                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                 |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                |                                                                                                                                                                                                                                                       |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                               | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                         |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                           |                4 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                                         |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/dqs_wl_po_stg2_c_incdec_reg                                                                                                                                     |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                      | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/my_empty_reg[8][0]                                                                                                                                              |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/dqs_wl_po_stg2_c_incdec_reg                                                                                                                                     |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                             |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/dqs_wl_po_stg2_c_incdec_reg                                                                                                                                     |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                 | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                           |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset                                                                                                                                                                              |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                               |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/status_reg_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_1_n_0                                                                                               | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                             |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                               |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                           |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset                                                                                                                                                                               |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/axi_awvalid0                                                                                                                                        |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                4 |              6 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                        |                                                                                                                                                                                                                                                       |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                                                               |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                                                               |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                        |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                        |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_cnt_reg[5][0]                                                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                          | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                       |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                           |                1 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                                                               |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                                                                                                               |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                       |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                                                               |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/fifo_node_payld_pop_early                                                                                                                                              | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                                                                                                               |                2 |              6 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_ch_param/wreg_ch_trig_droptime_d76_w16/outreg_reg[7]_0                                                                                                                                                                            |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                       |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | sub_BD_inst/sub_BD_i/rst_mig_7series_0_83M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                          |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/cnt_read_reg[5][0]                                                                                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                  |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                       | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/refresh_timer.refresh_timer_r_reg[5][0]                                                                                     |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                             |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/state[3]_i_1_n_0                                                                                                                                    |                4 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                  |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                             |                1 |              6 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                             |                2 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                                                                                              |                3 |              6 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                                                                  |                2 |              6 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |                2 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                 |                3 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                               |                                                                                                                                                                                                                                                       |                2 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                |                2 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                         |                2 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | system_rstn_inst/user_rd_base_addr_reg[31]                                                                                                                                                                                                            |                3 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                     |                2 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                         |                3 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1                                                                                                                                                                                                                 | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                4 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SR[0]                                                                          |                4 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                           |                2 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                         |                2 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | test_vio_inst/vio_test_inst/inst/U_XSDB_SLAVE/reg_do[10]_i_1_n_0                                                                                                                                                                                      |                3 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                3 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                4 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt[6]_i_2_n_0                                                                                                                                                                              | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/pkt_length_cnt0                                                                                                                                                            |                3 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/select_send/rd_down                                                                                                                                                                                                                                | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                3 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                     |                1 |              7 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                4 |              7 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                          | handle_isa/inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo_i_1__1_n_0                                                                                                                                                                |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[3][0]                                                                                                   | handle_isa/inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo_i_1__1_n_0                                                                                                                                                                |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/check_reg[0]_1                                                                                                                                                                                                                | handle_isa/inst/get_ch_param/wreg_ch_trig_droptime_d76_w16/outreg_reg[7]_0                                                                                                                                                                            |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/check_reg[0]_16                                                                                                                                                                                                               | handle_isa/inst/get_ch_param/wreg_ch_noise_amp_cof_d64_w16/rv_len_reg[0]_0                                                                                                                                                                            |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/check_reg[0]_40[0]                                                                                                                                                                                                            | handle_isa/inst/get_out_param/wreg_out_trig_droptime_d39_w16/outreg_reg[7]_0                                                                                                                                                                          |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/gic0.gc0.count_reg[3][0]                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_series_param/wreg_series_comp_ratio_d103_w32/E[0]                                                                                                                                                                                                             | handle_isa/inst/get_series_param/wreg_series_comp_ratio_d103_w32/outreg[31]_i_2__14_n_0                                                                                                                                                               |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                            | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                          |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[3][0]                                                                                                        | handle_isa/inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo_i_1__0_n_0                                                                                                                                                                     |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | handle_isa/inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo_i_1__0_n_0                                                                                                                                                                     |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                        |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_series_param/wreg_series_start_ddraddr_d106_w32/E[0]                                                                                                                                                                                                          | handle_isa/inst/get_series_param/wreg_series_start_ddraddr_d106_w32/outreg[31]_i_2__6_n_0                                                                                                                                                             |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_series_param/wreg_series_stop_ddraddr_d107_w32/E[0]                                                                                                                                                                                                           | handle_isa/inst/get_series_param/wreg_series_stop_ddraddr_d107_w32/outreg[31]_i_2__8_n_0                                                                                                                                                              |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/select_send/adv_down                                                                                                                                                                                                                               | handle_isa/inst/send_param_all/rreg_series_data_d71/is_rd_reg_0                                                                                                                                                                                       |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_ddr_data_d23/ram_addr[0]_i_1__0_n_0                                                                                                                                                                                                           | handle_isa/inst/send_param_all/rreg_series_data_d71/is_rd_reg_0                                                                                                                                                                                       |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/E[0]                                                                                                                                                                                                                                                    | handle_isa/inst/send_param_all/rreg_system_version_d10_w48/sendreg[47]_i_3_n_0                                                                                                                                                                        |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/check_reg[0][0]                                                                                                                                                                                                                                         | handle_isa/inst/send_param_all/rreg_system_version_d10_w48/sendreg[47]_i_3_n_0                                                                                                                                                                        |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/check_reg[0]_0[0]                                                                                                                                                                                                                                       | handle_isa/inst/send_param_all/rreg_series_trigger_stoptime_d73_w64/sendreg[63]_i_3__1_n_0                                                                                                                                                            |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/check_reg[0]_1[0]                                                                                                                                                                                                                                       | handle_isa/inst/send_param_all/rreg_series_trigger_starttime_d72_w64/sendreg[63]_i_3__0_n_0                                                                                                                                                           |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/check_reg[0]_2[0]                                                                                                                                                                                                                                       | handle_isa/inst/send_param_all/rreg_series_starttime_d68_w64/sendreg[63]_i_3_n_0                                                                                                                                                                      |                4 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/check_reg[0]_3[0]                                                                                                                                                                                                                                       | handle_isa/inst/send_param_all/rreg_system_syncfrq_d15_w32/sendreg_reg[31]_0                                                                                                                                                                          |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/check_reg[0]_4[0]                                                                                                                                                                                                                                       | handle_isa/inst/send_param_all/rreg_series_maxdata_d70_w79/sendreg_reg[8]_0                                                                                                                                                                           |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/tx_len_reg[0][0]                                                                                                                                                                                                                                        | handle_isa/inst/send_param_all/rreg_series_trigger_stoptime_d73_w64/sendreg[63]_i_3__1_n_0                                                                                                                                                            |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/tx_len_reg[0]_0[0]                                                                                                                                                                                                                                      | handle_isa/inst/send_param_all/rreg_series_trigger_starttime_d72_w64/sendreg[63]_i_3__0_n_0                                                                                                                                                           |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/tx_len_reg[0]_1[0]                                                                                                                                                                                                                                      | handle_isa/inst/send_param_all/rreg_series_starttime_d68_w64/sendreg[63]_i_3_n_0                                                                                                                                                                      |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/tx_len_reg[0]_2[0]                                                                                                                                                                                                                                      | handle_isa/inst/send_param_all/rreg_system_syncfrq_d15_w32/sendreg_reg[31]_0                                                                                                                                                                          |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/inout_isa/tx_len_reg[0]_3[0]                                                                                                                                                                                                                                      | handle_isa/inst/send_param_all/rreg_series_maxdata_d70_w79/sendreg_reg[8]_0                                                                                                                                                                           |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/adv_down                                                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1_3                                                                                                                                                                                                               | handle_isa/inst/send_param_all/rreg_series_data_d71/is_rd_reg_0                                                                                                                                                                                       |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1_1                                                                                                                                                                                                               | handle_isa/inst/send_param_all/rreg_series_data_d71/is_rd_reg_0                                                                                                                                                                                       |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1_0                                                                                                                                                                                                               | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1_2                                                                                                                                                                                                               | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1_4                                                                                                                                                                                                               | handle_isa/inst/send_param_all/rreg_series_data_d71/is_rd_reg_0                                                                                                                                                                                       |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1_5                                                                                                                                                                                                               | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len1_6                                                                                                                                                                                                               | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/ram_addr_reg[7][0]                                                                                                                                                                                                      | handle_isa/inst/send_param_all/rreg_series_data_d71/is_rd_reg_0                                                                                                                                                                                       |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/senddata_reg[7]_6[0]                                                                                                                                                                                                    | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/sendreg_reg[0][0]                                                                                                                                                                                                       | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/sendreg[63]_i_3__2_n_0                                                                                                                                                                    |                4 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/sendreg_reg[0]_1[0]                                                                                                                                                                                                     | handle_isa/inst/send_param_all/rreg_system_rtctime_d11_w64/sendreg[63]_i_3__3_n_0                                                                                                                                                                     |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/sendreg_reg[0]_3[0]                                                                                                                                                                                                     | handle_isa/inst/send_param_all/rreg_system_syncfrq_d15_w32/sendreg_reg[31]_0                                                                                                                                                                          |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len_reg[7][0]                                                                                                                                                                                                        | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/sendreg[63]_i_3__2_n_0                                                                                                                                                                    |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len_reg[7]_0[0]                                                                                                                                                                                                      | handle_isa/inst/send_param_all/rreg_system_rtctime_d11_w64/sendreg[63]_i_3__3_n_0                                                                                                                                                                     |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/tx_len_reg[7]_1[0]                                                                                                                                                                                                      | handle_isa/inst/send_param_all/rreg_system_syncfrq_d15_w32/sendreg_reg[31]_0                                                                                                                                                                          |                4 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le__3                                                                                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                       |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].PROBE_OUT0_INST/p_0_in1_in                                                                                                                                                                                     | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |                1 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                         | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                         | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                                                                                       |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                  |                                                                                                                                                                                                                                                       |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_data_d17/generator_isa_get_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[3][0]                                                                                                        | handle_isa/inst/get_mem_param/wreg_mem_data_d17/fifo_srst                                                                                                                                                                                             |                2 |              8 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                           | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              8 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                1 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                       | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                            |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                4 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                1 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                       |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/senddata_reg[0]_5[0]                                                                                                                                                                                                    | handle_isa/inst/send_param_all/rreg_series_stoptime_d69_w64/senddata_reg[7]_0                                                                                                                                                                         |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                          | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                4 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                          | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                              |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                       |                1 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                         |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                         | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                         |                1 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                               |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                               |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/E[0]                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                               |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                          | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                  |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                               |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                                                 |                                                                                                                                                                                                                                                       |                7 |              8 |
| ~sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                    |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                               |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                4 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                            |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_D/period_gather_cnt[7]_i_1__2_n_0                                                                                                                                                                                                     | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                               |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                         | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_data_type_A0                                                                                                                                                                                                                                               | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_data_type_B0                                                                                                                                                                                                                                               | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_data_type_C0                                                                                                                                                                                                                                               | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_data_type_D0                                                                                                                                                                                                                                               | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_sample_period_A0                                                                                                                                                                                                                                           | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_sample_period_B0                                                                                                                                                                                                                                           | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                       |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_sample_period_C0                                                                                                                                                                                                                                           | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_sample_period_D0                                                                                                                                                                                                                                           | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_C/period_gather_cnt[7]_i_1__1_n_0                                                                                                                                                                                                     | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                       |                                                                                                                                                                                                                                                       |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_B/period_gather_cnt[7]_i_1__0_n_0                                                                                                                                                                                                     | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                               |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                               |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                            |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/rv_len_reg[0]_16[0]                                                                                                                                                                                                           | handle_isa/inst/get_series_param/wreg_series_start_ddraddr_d106_w32/outreg[31]_i_2__6_n_0                                                                                                                                                             |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/rv_len_reg[0]_36[0]                                                                                                                                                                                                           | handle_isa/inst/get_series_param/wreg_series_stop_ddraddr_d107_w32/outreg[31]_i_2__8_n_0                                                                                                                                                              |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                               |                                                                                                                                                                                                                                                       |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/rv_len_reg[0]_40[0]                                                                                                                                                                                                           | handle_isa/inst/get_ch_param/wreg_ch_trig_droptime_d76_w16/outreg_reg[7]_0                                                                                                                                                                            |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/rv_len_reg[0]_56[0]                                                                                                                                                                                                           | handle_isa/inst/get_ch_param/wreg_ch_noise_amp_cof_d64_w16/rv_len_reg[0]_0                                                                                                                                                                            |                3 |              8 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/C                                                 | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                                       |                1 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/rv_len_reg[0]_58[0]                                                                                                                                                                                                           | handle_isa/inst/get_out_param/wreg_out_trig_droptime_d39_w16/outreg_reg[7]_0                                                                                                                                                                          |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/rv_len_reg[7]_0[0]                                                                                                                                                                                                            | handle_isa/inst/get_series_param/wreg_series_comp_ratio_d103_w32/outreg[31]_i_2__14_n_0                                                                                                                                                               |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/valid_reg_3[0]                                                                                                                                                                                                                | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                4 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/valid_reg_30[0]                                                                                                                                                                                                               | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/valid_reg_33[0]                                                                                                                                                                                                               | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/valid_reg_5[0]                                                                                                                                                                                                                | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/valid_reg_7[0]                                                                                                                                                                                                                | handle_isa/inst/get_ch_param/wreg_ch_trig_dropratio_d79_w8/valid_reg_0                                                                                                                                                                                |                3 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_ctrl_d14_w8/adv_up                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                2 |              8 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_data_d17/generator_isa_get_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                               | handle_isa/inst/get_mem_param/wreg_mem_data_d17/fifo_srst                                                                                                                                                                                             |                3 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                           |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/SEQUENCER_STATE_O_reg[8]                                                                                                                                      |                2 |              8 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                                                                                        |                                                                                                                                                                                                                                                       |                4 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                               |                2 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                 |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                                                                                        |                                                                                                                                                                                                                                                       |                6 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                                                                               |                2 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                             | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                           |                4 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                                                                                                        |                                                                                                                                                                                                                                                       |                4 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                                                                       |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                       |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                                                                                        |                                                                                                                                                                                                                                                       |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                4 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                               | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                4 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                                     | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                 |                2 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                               | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                                     | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                 |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/read_index0                                                                                                                                                                     | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/read_index[8]_i_1_n_0                                                                                                                               |                2 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                                                                                                        |                                                                                                                                                                                                                                                       |                5 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/mesg_reg_0                                                                                                                     |                                                                                                                                                                                                                                                       |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                                                                                                        |                                                                                                                                                                                                                                                       |                5 |              9 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/period_gather_cnt[7]_i_1_n_0                                                                                                                                                                                                        | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                4 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                  | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                           |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                  | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                4 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                              | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                           |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                       | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                            |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                                                         |                                                                                                                                                                                                                                                       |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                                                                       |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/write_index0                                                                                                                                                                    | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/write_index[8]_i_1_n_0                                                                                                                              |                2 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/calib_seq_reg[1][0]                                                                                                                                             |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                        |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/mesg_reg_0                                                                                                                     |                                                                                                                                                                                                                                                       |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                                                                                                         |                                                                                                                                                                                                                                                       |                3 |              9 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                         |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                4 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_en_i_2_n_0                                                                                                                                                                                  |                6 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                                       |                3 |             10 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                2 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                   |                                                                                                                                                                                                                                                       |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                     | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/three_inc_min_limit_reg[1][0]                                                                                                                                   |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                |                2 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                2 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                            |                2 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                       |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                           |                5 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                4 |             10 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/rom_addr_reg[9]                                                                                                                                                                                                         | handle_isa/inst/send_param_all/rreg_series_maxdata_d70_w79/sendreg_reg[8]_0                                                                                                                                                                           |                3 |             10 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                         |                4 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                            |                2 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                      |                2 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out0                                                                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/reg_data_out_reg[6]_1                                                                                                                                                                    |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                2 |             10 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                       |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                       |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                                       |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                         |                2 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                4 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/complex_address_reg[0]                                                                                                                                          |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                         |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                     |                                                                                                                                                                                                                                                       |                3 |             10 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | rd_ddr3_ctrl_inst/user_rd_len[10]_i_1_n_0                                                                                                                                                                                                                                         | system_rstn_inst/user_rd_base_addr_reg[31]                                                                                                                                                                                                            |                2 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                  | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][1]                                                                                                                                           |                3 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                  |                5 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/AXI4_LITE_IF_GEN.bus2ip_addr_i[12]_i_1_n_0                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                2 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                               |                5 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_reg_addr_reg[4][0]                                                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                2 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                3 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_data_out_reg[11]_3[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                4 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |                3 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/maint_ref_zq_wip_r_reg                                                                                                                                          |                9 |             11 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                                                                                               |                5 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                                                                                               |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rx_addr_en                                                                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr_reg[11]                                                                                                                                                      |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                       |                3 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                       |                3 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_out_param/wreg_out_time_d25/generator_isa_get_fifo_i_1__0_n_0                                                                                                                                                                     |                4 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_ch_param/wreg_ch_filter_data_d62/generator_isa_get_fifo_i_1__1_n_0                                                                                                                                                                |                3 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_mem_param/wreg_mem_data_d17/fifo_srst                                                                                                                                                                                             |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                                       |                3 |             12 |
|  AD_deal_block_inst/AD_inst/DCO                                                               | AD_deal_block_inst/AD_inst/AD_frame_A/AD_DATA_reg_val                                                                                                                                                                                                                             | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                       |                2 |             12 |
|  AD_deal_block_inst/AD_inst/DCO                                                               | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                          |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                |                2 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                                                                                           |                                                                                                                                                                                                                                                       |                4 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                       |                2 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset                                                                                                                                                                               |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/tx_addr_en                                                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txbuffer_addr_reg[11]                                                                                                                                              |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                  | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset                                                                                                                                                                               |                5 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                        |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/clear                                                                                                                                                           |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                    |                                                                                                                                                                                                                                                       |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/gic0.gc0.count_reg[3][0]                                                                                                                                                                       | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                           | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                          |                2 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[47][0]                                                                                                                                     | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                          |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txNibbleCnt_pad_reg[11][0]                                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                5 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                       |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                       |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                 | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                                                              |                5 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                 | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                              |                5 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset                                                                                                                                                                               |                5 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                                                                                           |                                                                                                                                                                                                                                                       |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/clear                                                                                                                                                           |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                    |                                                                                                                                                                                                                                                       |                3 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_over_addr_A0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                2 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                    |                                                                                                                                                                                                                                                       |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                       | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                       |                4 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                |                2 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/AD_fifo_rd_ctrl_inst/E[0]                                                                                                                                                                                                                                      | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/CE                                                                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txComboNibbleCntRst                                                                                                                                                |                3 |             12 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/C                                                 | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                5 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/send_param_all/rreg_system_debug1_d01_w08/ram_addr_reg[11]                                                                                                                                                                                                        | handle_isa/inst/send_param_all/rreg_series_data_d71/is_rd_reg_0                                                                                                                                                                                       |                3 |             12 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                       |                2 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                                      | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset                                                                                                                                                                               |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                                       |                3 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                   |                4 |             12 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                3 |             13 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                2 |             13 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | test_vio_inst/vio_test_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out[2]_i_1_n_0                                                                                                                                                            |                2 |             13 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                               |                3 |             13 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                2 |             13 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset                                                                                                                                                                              |                5 |             13 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                               |                4 |             13 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |                3 |             13 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |                4 |             13 |
|  AD_deal_block_inst/AD_inst/DCO                                                               |                                                                                                                                                                                                                                                                                   | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                4 |             14 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                           |                5 |             14 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                7 |             14 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                              |                7 |             14 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | handle_isa/inst/get_system_param/wreg_system_sync_max_d07_w16/outreg_reg[7]_0                                                                                                                                                                         |                5 |             15 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                          |                6 |             15 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                             |                8 |             15 |
|  PLL_ip_inst/inst/clk_out3                                                                    |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                2 |             15 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_comp_point_B0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_comp_point_C0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                7 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_comp_point_D0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_comp_ratio_A0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_comp_ratio_B0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_comp_ratio_C0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_comp_ratio_D0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/E[0]                                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/max_p_data                                                                                                                                                                                                                          | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/min_n_data                                                                                                                                                                                                                          | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |               10 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/min_n_data_r[15]_i_1_n_0                                                                                                                                                                                                            | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                8 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_B/com_point_cnt[15]_i_1__0_n_0                                                                                                                                                                                                        | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_D/com_point_cnt[15]_i_1__2_n_0                                                                                                                                                                                                        | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                7 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_C/com_point_cnt[15]_i_1__1_n_0                                                                                                                                                                                                        | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                8 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_ch_param/wreg_ch_sample_rate_d56_w16/outreg[15]_i_1__12_n_0                                                                                                                                                                                                   | handle_isa/inst/get_ch_param/wreg_ch_noise_amp_cof_d64_w16/rv_len_reg[0]_0                                                                                                                                                                            |                2 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_ch_param/wreg_ch_zero_cal_d55_w16/outreg                                                                                                                                                                                                                      | handle_isa/inst/get_out_param/wreg_out_trig_droptime_d39_w16/outreg_reg[7]_0                                                                                                                                                                          |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/result_data_reg[0]_15[0]                                                                                                                                                                                                      | handle_isa/inst/get_out_param/wreg_out_trig_droptime_d39_w16/outreg_reg[7]_0                                                                                                                                                                          |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/result_data_reg[15]_13[0]                                                                                                                                                                                                     | handle_isa/inst/get_ch_param/wreg_ch_noise_amp_cof_d64_w16/rv_len_reg[0]_0                                                                                                                                                                            |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_series_param/wreg_series_comp_num_d104_w16/outreg[15]_i_1_n_0                                                                                                                                                                                                 | handle_isa/inst/get_ch_param/wreg_ch_trig_droptime_d76_w16/outreg_reg[7]_0                                                                                                                                                                            |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_series_param/wreg_series_comp_ratio_d103_w32/outreg[31]_i_1__17_n_0                                                                                                                                                                                           | handle_isa/inst/get_series_param/wreg_series_comp_ratio_d103_w32/outreg[31]_i_2__14_n_0                                                                                                                                                               |                7 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                               | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                               | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |                2 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                               | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                                                                               | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg                                                                                                                                                                                               | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].wr_probe_out_reg                                                                                                                                                                                               | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |                2 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                2 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                7 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                 |                                                                                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                           |                                                                                                                                                                                                                                                       |                2 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                               |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                      |                2 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                8 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/read_burst_counter                                                                                                                                                              | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/axi_arvalid0                                                                                                                                        |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/E[0]                                                                                                                                                                                                                 | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                3 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/MDIO_GEN.mdio_wr_data_reg_reg[15][0]                                                                                                                                                                                 | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/result_data_reg[0]_6[0]                                                                                                                                                                                                       | handle_isa/inst/get_ch_param/wreg_ch_trig_droptime_d76_w16/outreg_reg[7]_0                                                                                                                                                                            |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/write_burst_counter                                                                                                                                                             | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/axi_awvalid0                                                                                                                                        |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                       |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                5 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                       |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                       |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                7 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                             | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                6 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                       |                5 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                       |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                       |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                       |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                       |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                5 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                       |                5 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                       |                4 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                       |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                       |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                5 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/TX_PONG_REG_GEN.pong_pkt_lenth_reg[15][0]                                                                                                                                                                            | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                8 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                8 |             16 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  AD_deal_block_inst/AD_inst/DCO                                                               |                                                                                                                                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                          |                4 |             16 |
|  AD_deal_block_inst/AD_inst/DCO                                                               | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                2 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | AD_deal_block_inst/FIFO_AD_ip_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                          |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                       |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                       |                2 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                       |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                       |                3 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/write_data_control.wb_wr_data_addr_r_reg[2]                                                                                                                                      |                                                                                                                                                                                                                                                       |                2 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/max_abs_data                                                                                                                                                                                                                        | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                7 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/cal_zero_A0                                                                                                                                                                                                                                                       | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ch_sample_A0                                                                                                                                                                                                                                                      | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ch_sample_B0                                                                                                                                                                                                                                                      | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ch_sample_C0                                                                                                                                                                                                                                                      | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ch_sample_D0                                                                                                                                                                                                                                                      | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                7 |             16 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/C                                                 |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/Ch_data_deal_block_A/ad_data_sample_inst/sample_cnt[15]_i_1_n_0                                                                                                                                                                                                | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/Ch_data_deal_block_D/ad_data_sample_inst/sample_cnt[15]_i_1__2_n_0                                                                                                                                                                                             | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/Ch_data_deal_block_A/data_convert_inst/E[0]                                                                                                                                                                                                                    | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                4 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/Ch_data_deal_block_B/ad_data_sample_inst/sample_cnt[15]_i_1__0_n_0                                                                                                                                                                                             | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | AD_deal_block_inst/Ch_data_deal_block_C/ad_data_sample_inst/sample_cnt[15]_i_1__1_n_0                                                                                                                                                                                             | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                6 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/com_point_cnt[15]_i_1_n_0                                                                                                                                                                                                           | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/data_out[15]_i_1__0_n_0                                                                                                                                                                                                             | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                5 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/series_comp_point_A0                                                                                                                                                                                                                                              | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                3 |             16 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                3 |             16 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                4 |             17 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                5 |             17 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |                5 |             17 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |                5 |             17 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                5 |             17 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                5 |             17 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                6 |             17 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                  |                6 |             17 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                          |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |                3 |             18 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset                                                                                                                                                                              |                7 |             18 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |                3 |             18 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                            |                8 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                |                4 |             18 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                |                4 |             18 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               11 |             19 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                                        | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                         |                4 |             20 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                 |               13 |             20 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                                        | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                         |                5 |             20 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                                        | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                         |                5 |             20 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                                        | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                         |                6 |             20 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                  | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                  |                5 |             20 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/my_empty_reg[8][0]                                                                                                                                              |               13 |             20 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                             | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                7 |             21 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                         |                6 |             21 |
|  sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/phy_tx_clk_core                                   |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                4 |             21 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |                8 |             21 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/smallest_reg[1][5][0]                                                                                                                                           |               11 |             22 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                     |               11 |             23 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                            |                3 |             23 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SR[0]                                                                          |                7 |             24 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                         |               11 |             24 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                3 |             24 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                     |                9 |             24 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                    |               11 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                         |                                                                                                                                                                                                                                                       |                3 |             24 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                    |               10 |             24 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]                                                                    |               10 |             24 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                         |                8 |             24 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                                     | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/SS[0]                                                                          |                9 |             24 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                6 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                6 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                6 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                9 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                6 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                6 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                9 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             25 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                     |                                                                                                                                                                                                                                                       |                4 |             25 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                                                               | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                4 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                9 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |                9 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                6 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                9 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                9 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2]                                                                                                                             |               12 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                5 |             25 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                                      |               13 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                8 |             25 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                 | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |               13 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                7 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                8 |             25 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |                8 |             25 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                       | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                8 |             26 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                          | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                7 |             26 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/three_inc_min_limit_reg[1][0]                                                                                                                                   |                7 |             26 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                          | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                5 |             27 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                       |                7 |             27 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                       |                9 |             27 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             27 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |                4 |             28 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             28 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |                6 |             28 |
|  PLL_ip_inst/inst/clk_out2                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |                4 |             28 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |                6 |             28 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                       |                5 |             28 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                            |                9 |             29 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/E[0]                                                                                                                                                                                                                                                                  | system_rstn_inst/user_rd_base_addr_reg[31]                                                                                                                                                                                                            |                8 |             30 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/lopt_6                                                                                                                                    |                                                                                                                                                                                                                                                       |               11 |             30 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/Q[3]                                                                                                                                                                                                     | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/axi_arvalid0                                                                                                                                        |                8 |             31 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                        |                9 |             31 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                7 |             31 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/sel                                                                                                                                                                             | sub_BD_inst/sub_BD_i/MY_AXI_MASTER_FULL_ip_0/inst/MY_AXI_MASTER_FULL_ip_v1_0_Master_Full_AXI_inst/axi_awvalid0                                                                                                                                        |                8 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                  |               14 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                             | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               10 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                             | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                            |                5 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                             | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                |                9 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                           | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                4 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                       |                5 |             32 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                  |                                                                                                                                                                                                                                                       |                6 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                       |                8 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/FSM_sequential_fine_adj_state_r_reg[3][0]                                                                                                                       |               10 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                      | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |               32 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                                                                        | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                6 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                            | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                9 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/dqs_wl_po_stg2_c_incdec_reg                                                                                                                                     |               15 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                            |                5 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                         |                8 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                         |                7 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                   |                7 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                      |                7 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_series_param/wreg_series_stop_ddraddr_d107_w32/outreg[31]_i_1__16_n_0                                                                                                                                                                                         | handle_isa/inst/get_series_param/wreg_series_stop_ddraddr_d107_w32/outreg[31]_i_2__8_n_0                                                                                                                                                              |                8 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_series_param/wreg_series_start_ddraddr_d106_w32/outreg[31]_i_1__11_n_0                                                                                                                                                                                        | handle_isa/inst/get_series_param/wreg_series_start_ddraddr_d106_w32/outreg[31]_i_2__6_n_0                                                                                                                                                             |                4 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/result_data_reg[0]_0[0]                                                                                                                                                                                                       | handle_isa/inst/get_series_param/wreg_series_start_ddraddr_d106_w32/outreg[31]_i_2__6_n_0                                                                                                                                                             |                6 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/E[0]                                                                                                                                                                                                                          | handle_isa/inst/get_series_param/wreg_series_comp_ratio_d103_w32/outreg[31]_i_2__14_n_0                                                                                                                                                               |                6 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                          | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                         |                7 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | handle_isa/inst/get_mem_param/wreg_mem_addr_d15_w16/result_data_reg[31]_17[0]                                                                                                                                                                                                     | handle_isa/inst/get_series_param/wreg_series_stop_ddraddr_d107_w32/outreg[31]_i_2__8_n_0                                                                                                                                                              |                6 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                         |                6 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_C/com_ratio_cnt[31]_i_1__1_n_0                                                                                                                                                                                                        | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                9 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_B/com_ratio_cnt[31]_i_1__0_n_0                                                                                                                                                                                                        | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |               10 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | par_updata_inst/ddr3_wr_start_addr_A0                                                                                                                                                                                                                                             | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |                7 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/com_ratio_cnt[31]_i_1_n_0                                                                                                                                                                                                           | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |               10 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                         | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                            |               11 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                           |                                                                                                                                                                                                                                                       |                4 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                                                                                                                         | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                       |                5 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                        | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                       |                7 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                     |                                                                                                                                                                                                                                                       |                8 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                     |                                                                                                                                                                                                                                                       |                7 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                                                                                    | sub_BD_inst/sub_BD_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                                            |               10 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                       | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                9 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/rxCrcEn_d1                                                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/crc_local_reg[31][0]                                                                                                                                                       |                9 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                 | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                7 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                    | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                8 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                     | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                    |               11 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | rd_ddr3_ctrl_inst/user_rd_base_addr[31]_i_1_n_0                                                                                                                                                                                                                                   | system_rstn_inst/user_rd_base_addr_reg[31]                                                                                                                                                                                                            |                5 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/I_AXI_NATIVE_IPIF/arready_i1                                                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |               12 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                                          |                                                                                                                                                                                                                                                       |                8 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/wr_over_addr[31]_i_1_n_0                                                                                                                                                                                                        | ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_en_i_2_n_0                                                                                                                                                                                  |               10 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                  | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1_n_0                                                                                                                                                                                |                4 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/E[0]                                                                                                                                                                                           | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/SR[0]                                                                                                                                                              |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                |                5 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                       |                8 |             32 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                   |                                                                                                                                                                                                                                                       |                8 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_D/com_ratio_cnt[31]_i_1__2_n_0                                                                                                                                                                                                        | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |               11 |             32 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               11 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               11 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               11 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                  | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                         |                7 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               12 |             33 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               16 |             33 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                5 |             33 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                6 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             33 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                6 |             33 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                8 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                8 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                               |               14 |             33 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/state_a[1]                                                                                                                                                                                                                      | ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_en_i_2_n_0                                                                                                                                                                                  |               11 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               10 |             33 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               13 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |                7 |             33 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |               11 |             34 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |               12 |             34 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/parallel_dout_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |                9 |             34 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                             |                                                                                                                                                                                                                                                       |                8 |             34 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                9 |             34 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                6 |             34 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |               10 |             34 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                  |               12 |             34 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                  |               11 |             34 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |               11 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |               10 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                                                                                                        |                                                                                                                                                                                                                                                       |                8 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                     |                                                                                                                                                                                                                                                       |                9 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                           |                                                                                                                                                                                                                                                       |                5 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                8 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum_reg[bytes][7][strb]                                                                                                                                                |                                                                                                                                                                                                                                                       |               11 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum_reg[bytes][9][strb]                                                                                                                                                |                                                                                                                                                                                                                                                       |                9 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum_reg[bytes][9][strb]                                                                                                                                                |                                                                                                                                                                                                                                                       |                9 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum_reg[bytes][7][strb]                                                                                                                                                |                                                                                                                                                                                                                                                       |                8 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum_reg[bytes][3][strb]                                                                                                                                                |                                                                                                                                                                                                                                                       |                9 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                8 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                       |               11 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_w_ch.accum_reg[bytes][3][strb]                                                                                                                                                |                                                                                                                                                                                                                                                       |               10 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                5 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                     |                                                                                                                                                                                                                                                       |               10 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                                                                                                        |                                                                                                                                                                                                                                                       |                7 |             36 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               11 |             37 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                9 |             37 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               11 |             37 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/E[0]                                                                                                                           |                                                                                                                                                                                                                                                       |               11 |             37 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/E[0]                                                                                                                           |                                                                                                                                                                                                                                                       |               10 |             37 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                6 |             37 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                       |                7 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                       |               12 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                       |               13 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                6 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/s_axi_awready                                                                                                                                         |                                                                                                                                                                                                                                                       |               11 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               13 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/s_axi_arready                                                                                                                                         |                                                                                                                                                                                                                                                       |                8 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                       |                9 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                       |                6 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               11 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                                       |               14 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/zq_cntrl.zq_request_logic.zq_request_r_reg                                                                                                                      |               12 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                       |                6 |             38 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                       |                6 |             39 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                                       |               13 |             39 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                         |               11 |             40 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                                       |               13 |             40 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                       |                8 |             40 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                         |                9 |             40 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_C/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                         |                8 |             40 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                         |               10 |             40 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_D/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                         |                9 |             40 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                         |                8 |             40 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/calib_seq_reg[1][0]                                                                                                                                             |               13 |             40 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                         |                8 |             40 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | FIFO_series_block/FIFO_wr_ddr3_ip_B/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                         |               10 |             40 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/complex_address_reg[0]                                                                                                                                          |               24 |             40 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                           |               15 |             41 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |               13 |             41 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                       |                8 |             41 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |               11 |             41 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                       |                8 |             41 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                       |               15 |             43 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                       |               14 |             43 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                       |               14 |             43 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                       |               13 |             43 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_base_addr[31]_i_1_n_0                                                                                                                                                                                                   | ddr3_block_inst/wr_ddr3_ctrl_block/wr_ddr3_ctrl_A/user_wr_en_i_2_n_0                                                                                                                                                                                  |               13 |             43 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | test_vio_inst/time_code_reg[0]_0                                                                                                                                                                                                                      |               13 |             44 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                                       |               15 |             45 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                     |                                                                                                                                                                                                                                                       |               14 |             45 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                       |               13 |             45 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                       |                8 |             45 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg[0]                                                                                                                      |               15 |             45 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | sub_BD_inst/sub_BD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |               13 |             47 |
|  PLL_ip_inst/inst/clk_out2                                                                    | FIFO_series_block/FIFO_time_code_ip_A/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                       |                6 |             48 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               15 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               19 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               15 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               14 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               11 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               12 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               17 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               16 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               13 |             49 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |               16 |             53 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |               28 |             57 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                     |               31 |             57 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                                                                                       |               12 |             64 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/triger_gather[0]_i_1_n_0                                                                                                                                                                                                                                            | test_vio_inst/time_code_reg[0]_0                                                                                                                                                                                                                      |               16 |             64 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |               16 |             64 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                       |               16 |             64 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                             |                                                                                                                                                                                                                                                       |               17 |             64 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[0]                                                        |                                                                                                                                                                                                                                                       |                8 |             64 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                                                                                       |               17 |             64 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                       |                8 |             64 |
|  PLL_ip_inst/inst/clk_out2                                                                    | series_data_gather_block/series_data_gather_A/time_code_r[63]_i_1__2_n_0                                                                                                                                                                                                          | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |               14 |             64 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                      |                9 |             66 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                       |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               20 |             67 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                       |                9 |             72 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                       |                9 |             72 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                       |                9 |             72 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                |                                                                                                                                                                                                                                                       |               10 |             75 |
|  user_wr_en_reg_i_2_n_0                                                                       |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               24 |             79 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                       |               10 |             80 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                       |               10 |             80 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                       |               10 |             80 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                            |                                                                                                                                                                                                                                                       |               10 |             80 |
|  sub_BD_inst/sub_BD_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               26 |             82 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                                                                                       |               11 |             88 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                     | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               30 |             95 |
|  PLL_ip_inst/inst/clk_out2                                                                    | test_vio_inst/vio_test_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                     | test_vio_inst/vio_test_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                   |               18 |             95 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                       |               12 |             96 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |               30 |            103 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                           |                                                                                                                                                                                                                                                       |               13 |            104 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                                                                                       |               14 |            112 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                                                                                       |               14 |            112 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                |                                                                                                                                                                                                                                                       |               14 |            112 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                                                                                       |               14 |            112 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                |                                                                                                                                                                                                                                                       |               40 |            128 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[27]                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |               16 |            128 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                          |                                                                                                                                                                                                                                                       |               33 |            128 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               35 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               36 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                       |               38 |            129 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |               32 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               32 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               32 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               32 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               35 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               36 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               36 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               36 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               33 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                       |               35 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               33 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               36 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               35 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               33 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |               36 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               34 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               35 |            129 |
|  PLL_ip_inst/inst/clk_out2                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |               33 |            129 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/transmit_start_reg_reg_0                                                                                                                                           |               53 |            142 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                       |               29 |            144 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                       |               50 |            144 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/s_axi_wready                                                                                                                                                        |                                                                                                                                                                                                                                                       |               37 |            144 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                                                                                       |               38 |            144 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                                                                     |              101 |            146 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   | system_rstn_inst/CLR0                                                                                                                                                                                                                                 |               55 |            149 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/not_strict_mode.status_ram.rd_buf_we_r1_reg                                                                                                                            |                                                                                                                                                                                                                                                       |               22 |            176 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                       |               24 |            192 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                       |               24 |            192 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                                                                                       |               24 |            192 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                       |               25 |            200 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                                                                              |                                                                                                                                                                                                                                                       |               25 |            200 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                                                                                              |                                                                                                                                                                                                                                                       |               25 |            200 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                       |               25 |            200 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                     | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |               74 |            221 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                      |               61 |            242 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | sub_BD_inst/sub_BD_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                     |              111 |            259 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                    |              118 |            363 |
|  PLL_ip_inst/inst/clk_out2                                                                    |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |             1187 |           4035 |
|  sub_BD_inst/sub_BD_i/mig_7series_0/u_sub_BD_mig_7series_0_1_mig/u_ddr3_infrastructure/ui_clk |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                       |             1183 |           4376 |
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   116 |
| 2      |                    32 |
| 3      |                    47 |
| 4      |                   243 |
| 5      |                    55 |
| 6      |                    83 |
| 7      |                    21 |
| 8      |                   121 |
| 9      |                    32 |
| 10     |                    30 |
| 11     |                    10 |
| 12     |                    51 |
| 13     |                     9 |
| 14     |                     4 |
| 15     |                     4 |
| 16+    |                   507 |
+--------+-----------------------+


