<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>
defines: 
time_elapsed: 0.184s
ram usage: 26420 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6ew8nqg5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>: No timescale set for &#34;mh_nonansi&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:7</a>: No timescale set for &#34;mh0&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:9</a>: No timescale set for &#34;mh1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:11</a>: No timescale set for &#34;mh2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:13</a>: No timescale set for &#34;mh3&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:15</a>: No timescale set for &#34;mh5&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:17</a>: No timescale set for &#34;mh6&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:19</a>: No timescale set for &#34;mh7&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:21</a>: No timescale set for &#34;mh8&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:23</a>: No timescale set for &#34;mh9&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:25</a>: No timescale set for &#34;mh10&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:27</a>: No timescale set for &#34;mh11&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>: No timescale set for &#34;mh12&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:31</a>: No timescale set for &#34;mh13&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:35</a>: No timescale set for &#34;mh14&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>: No timescale set for &#34;mh15&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:7</a>: Compile module &#34;work@mh0&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:9</a>: Compile module &#34;work@mh1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:25</a>: Compile module &#34;work@mh10&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:27</a>: Compile module &#34;work@mh11&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>: Compile module &#34;work@mh12&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:31</a>: Compile module &#34;work@mh13&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:35</a>: Compile module &#34;work@mh14&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>: Compile module &#34;work@mh15&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:11</a>: Compile module &#34;work@mh2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:13</a>: Compile module &#34;work@mh3&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:15</a>: Compile module &#34;work@mh5&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:17</a>: Compile module &#34;work@mh6&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:19</a>: Compile module &#34;work@mh7&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:21</a>: Compile module &#34;work@mh8&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:23</a>: Compile module &#34;work@mh9&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>: Compile module &#34;work@mh_nonansi&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:7</a>: Port &#34;x&#34; definition missing its direction (input, output, inout).

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:25</a>: Implicit port type (wire) for &#34;x&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:27</a>: Implicit port type (wire) for &#34;x&#34;.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:35</a>: Port &#34;x&#34; definition missing its direction (input, output, inout),
there are 1 more instances of this message.

[WRN:CP0310] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>: Port &#34;y&#34; definition missing its direction (input, output, inout).

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:11</a>: Implicit port type (wire) for &#34;x&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:21</a>: Implicit port type (wire) for &#34;x&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:23</a>: Implicit port type (wire) for &#34;x&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>: Implicit port type (wire) for &#34;y&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>: Top level module &#34;work@mh_nonansi&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:7</a>: Top level module &#34;work@mh0&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:9</a>: Top level module &#34;work@mh1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:11</a>: Top level module &#34;work@mh2&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:13</a>: Top level module &#34;work@mh3&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:15</a>: Top level module &#34;work@mh5&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:17</a>: Top level module &#34;work@mh6&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:19</a>: Top level module &#34;work@mh7&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:21</a>: Top level module &#34;work@mh8&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:23</a>: Top level module &#34;work@mh9&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:25</a>: Top level module &#34;work@mh10&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:27</a>: Top level module &#34;work@mh11&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>: Top level module &#34;work@mh12&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:31</a>: Top level module &#34;work@mh13&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:35</a>: Top level module &#34;work@mh14&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>: Top level module &#34;work@mh15&#34;.

[NTE:EL0504] Multiple top level modules in design.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:9</a>: Undefined type &#34;%s&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>: Undefined type &#34;%s&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:13</a>: Undefined type &#34;%s&#34;.

[NTE:EL0508] Nb Top level modules: 16.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 16.

[NTE:EL0511] Nb leaf instances: 16.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 3
[WARNING] : 19
[   NOTE] : 27
+ cat /tmpfs/tmp/tmp6ew8nqg5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mh_nonansi
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp6ew8nqg5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp6ew8nqg5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mh_nonansi)
 |vpiName:work@mh_nonansi
 |uhdmallPackages:
 \_package: builtin, parent:work@mh_nonansi
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@mh0, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:7, parent:work@mh_nonansi
   |vpiDefName:work@mh0
   |vpiFullName:work@mh0
   |vpiPort:
   \_port: (x), line:7
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:7
         |vpiName:x
         |vpiFullName:work@mh0.x
   |vpiNet:
   \_logic_net: (x), line:7
 |uhdmallModules:
 \_module: work@mh1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:9, parent:work@mh_nonansi
   |vpiDefName:work@mh1
   |vpiFullName:work@mh1
   |vpiPort:
   \_port: (x), line:9
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:9
         |vpiName:x
         |vpiFullName:work@mh1.x
   |vpiNet:
   \_logic_net: (x), line:9
 |uhdmallModules:
 \_module: work@mh10, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:25, parent:work@mh_nonansi
   |vpiDefName:work@mh10
   |vpiFullName:work@mh10
   |vpiPort:
   \_port: (x), line:25
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:25
         |vpiName:x
         |vpiFullName:work@mh10.x
   |vpiNet:
   \_logic_net: (x), line:25
 |uhdmallModules:
 \_module: work@mh11, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:27, parent:work@mh_nonansi
   |vpiDefName:work@mh11
   |vpiFullName:work@mh11
   |vpiPort:
   \_port: (x), line:27
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:27
         |vpiName:x
         |vpiFullName:work@mh11.x
   |vpiNet:
   \_logic_net: (x), line:27
 |uhdmallModules:
 \_module: work@mh12, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:29, parent:work@mh_nonansi
   |vpiDefName:work@mh12
   |vpiFullName:work@mh12
   |vpiPort:
   \_port: (x), line:29
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:29
         |vpiName:x
         |vpiFullName:work@mh12.x
   |vpiNet:
   \_logic_net: (x), line:29
 |uhdmallModules:
 \_module: work@mh13, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:31, parent:work@mh_nonansi
   |vpiDefName:work@mh13
   |vpiFullName:work@mh13
   |vpiPort:
   \_port: (x), line:31
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:31
         |vpiName:x
         |vpiFullName:work@mh13.x
   |vpiNet:
   \_logic_net: (x), line:31
 |uhdmallModules:
 \_module: work@mh14, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:35, parent:work@mh_nonansi
   |vpiDefName:work@mh14
   |vpiFullName:work@mh14
   |vpiPort:
   \_port: (x), line:35
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:35
         |vpiName:x
         |vpiFullName:work@mh14.x
   |vpiPort:
   \_port: (y), line:35
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:35
         |vpiName:y
         |vpiFullName:work@mh14.y
   |vpiNet:
   \_logic_net: (x), line:35
   |vpiNet:
   \_logic_net: (y), line:35
 |uhdmallModules:
 \_module: work@mh15, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:38, parent:work@mh_nonansi
   |vpiDefName:work@mh15
   |vpiFullName:work@mh15
   |vpiPort:
   \_port: (x), line:38
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:38
         |vpiName:x
         |vpiFullName:work@mh15.x
   |vpiPort:
   \_port: (y), line:38
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:38
         |vpiName:y
         |vpiFullName:work@mh15.y
   |vpiNet:
   \_logic_net: (x), line:38
   |vpiNet:
   \_logic_net: (y), line:38
 |uhdmallModules:
 \_module: work@mh2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:11, parent:work@mh_nonansi
   |vpiDefName:work@mh2
   |vpiFullName:work@mh2
   |vpiPort:
   \_port: (x), line:11
     |vpiName:x
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:11
         |vpiName:x
         |vpiFullName:work@mh2.x
   |vpiNet:
   \_logic_net: (x), line:11
 |uhdmallModules:
 \_module: work@mh3, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:13, parent:work@mh_nonansi
   |vpiDefName:work@mh3
   |vpiFullName:work@mh3
   |vpiPort:
   \_port: (x), line:13
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:13
         |vpiName:x
         |vpiFullName:work@mh3.x
   |vpiNet:
   \_logic_net: (x), line:13
 |uhdmallModules:
 \_module: work@mh5, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:15, parent:work@mh_nonansi
   |vpiDefName:work@mh5
   |vpiFullName:work@mh5
   |vpiPort:
   \_port: (x), line:15
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:15
         |vpiName:x
         |vpiFullName:work@mh5.x
   |vpiNet:
   \_logic_net: (x), line:15
 |uhdmallModules:
 \_module: work@mh6, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:17, parent:work@mh_nonansi
   |vpiDefName:work@mh6
   |vpiFullName:work@mh6
   |vpiPort:
   \_port: (x), line:17
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:17
         |vpiName:x
         |vpiFullName:work@mh6.x
   |vpiNet:
   \_logic_net: (x), line:17
 |uhdmallModules:
 \_module: work@mh7, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:19, parent:work@mh_nonansi
   |vpiDefName:work@mh7
   |vpiFullName:work@mh7
   |vpiPort:
   \_port: (x), line:19
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:19
         |vpiName:x
         |vpiFullName:work@mh7.x
   |vpiNet:
   \_logic_net: (x), line:19
 |uhdmallModules:
 \_module: work@mh8, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:21, parent:work@mh_nonansi
   |vpiDefName:work@mh8
   |vpiFullName:work@mh8
   |vpiPort:
   \_port: (x), line:21
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:21
         |vpiName:x
         |vpiFullName:work@mh8.x
   |vpiNet:
   \_logic_net: (x), line:21
 |uhdmallModules:
 \_module: work@mh9, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:23, parent:work@mh_nonansi
   |vpiDefName:work@mh9
   |vpiFullName:work@mh9
   |vpiPort:
   \_port: (x), line:23
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:23
         |vpiName:x
         |vpiFullName:work@mh9.x
   |vpiNet:
   \_logic_net: (x), line:23
 |uhdmallModules:
 \_module: work@mh_nonansi, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:1, parent:work@mh_nonansi
   |vpiDefName:work@mh_nonansi
   |vpiFullName:work@mh_nonansi
   |vpiPort:
   \_port: (x), line:1
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:1
         |vpiName:x
         |vpiFullName:work@mh_nonansi.x
         |vpiNetType:1
   |vpiPort:
   \_port: (y), line:1
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:1
         |vpiName:y
         |vpiFullName:work@mh_nonansi.y
   |vpiNet:
   \_logic_net: (x), line:1
   |vpiNet:
   \_logic_net: (y), line:1
 |uhdmtopModules:
 \_module: work@mh_nonansi (work@mh_nonansi), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:1
   |vpiDefName:work@mh_nonansi
   |vpiName:work@mh_nonansi
   |vpiPort:
   \_port: (x), line:1, parent:work@mh_nonansi
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:1, parent:work@mh_nonansi
         |vpiName:x
         |vpiFullName:work@mh_nonansi.x
         |vpiNetType:1
   |vpiPort:
   \_port: (y), line:1, parent:work@mh_nonansi
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:1, parent:work@mh_nonansi
         |vpiName:y
         |vpiFullName:work@mh_nonansi.y
   |vpiNet:
   \_logic_net: (x), line:1, parent:work@mh_nonansi
   |vpiNet:
   \_logic_net: (y), line:1, parent:work@mh_nonansi
 |uhdmtopModules:
 \_module: work@mh0 (work@mh0), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:7
   |vpiDefName:work@mh0
   |vpiName:work@mh0
   |vpiPort:
   \_port: (x), line:7, parent:work@mh0
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:7, parent:work@mh0
         |vpiName:x
         |vpiFullName:work@mh0.x
   |vpiNet:
   \_logic_net: (x), line:7, parent:work@mh0
 |uhdmtopModules:
 \_module: work@mh1 (work@mh1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:9
   |vpiDefName:work@mh1
   |vpiName:work@mh1
   |vpiPort:
   \_port: (x), line:9, parent:work@mh1
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:9, parent:work@mh1
         |vpiName:x
         |vpiFullName:work@mh1.x
   |vpiNet:
   \_logic_net: (x), line:9, parent:work@mh1
 |uhdmtopModules:
 \_module: work@mh2 (work@mh2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:11
   |vpiDefName:work@mh2
   |vpiName:work@mh2
   |vpiPort:
   \_port: (x), line:11, parent:work@mh2
     |vpiName:x
     |vpiDirection:3
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:11, parent:work@mh2
         |vpiName:x
         |vpiFullName:work@mh2.x
   |vpiNet:
   \_logic_net: (x), line:11, parent:work@mh2
 |uhdmtopModules:
 \_module: work@mh3 (work@mh3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:13
   |vpiDefName:work@mh3
   |vpiName:work@mh3
   |vpiPort:
   \_port: (x), line:13, parent:work@mh3
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:13, parent:work@mh3
         |vpiName:x
         |vpiFullName:work@mh3.x
   |vpiNet:
   \_logic_net: (x), line:13, parent:work@mh3
 |uhdmtopModules:
 \_module: work@mh5 (work@mh5), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:15
   |vpiDefName:work@mh5
   |vpiName:work@mh5
   |vpiPort:
   \_port: (x), line:15, parent:work@mh5
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:15, parent:work@mh5
         |vpiName:x
         |vpiFullName:work@mh5.x
   |vpiNet:
   \_logic_net: (x), line:15, parent:work@mh5
 |uhdmtopModules:
 \_module: work@mh6 (work@mh6), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:17
   |vpiDefName:work@mh6
   |vpiName:work@mh6
   |vpiPort:
   \_port: (x), line:17, parent:work@mh6
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:17, parent:work@mh6
         |vpiName:x
         |vpiFullName:work@mh6.x
   |vpiNet:
   \_logic_net: (x), line:17, parent:work@mh6
 |uhdmtopModules:
 \_module: work@mh7 (work@mh7), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:19
   |vpiDefName:work@mh7
   |vpiName:work@mh7
   |vpiPort:
   \_port: (x), line:19, parent:work@mh7
     |vpiName:x
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:19, parent:work@mh7
         |vpiName:x
         |vpiFullName:work@mh7.x
   |vpiNet:
   \_logic_net: (x), line:19, parent:work@mh7
 |uhdmtopModules:
 \_module: work@mh8 (work@mh8), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:21
   |vpiDefName:work@mh8
   |vpiName:work@mh8
   |vpiPort:
   \_port: (x), line:21, parent:work@mh8
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:21, parent:work@mh8
         |vpiName:x
         |vpiFullName:work@mh8.x
   |vpiNet:
   \_logic_net: (x), line:21, parent:work@mh8
 |uhdmtopModules:
 \_module: work@mh9 (work@mh9), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:23
   |vpiDefName:work@mh9
   |vpiName:work@mh9
   |vpiPort:
   \_port: (x), line:23, parent:work@mh9
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:23, parent:work@mh9
         |vpiName:x
         |vpiFullName:work@mh9.x
   |vpiNet:
   \_logic_net: (x), line:23, parent:work@mh9
 |uhdmtopModules:
 \_module: work@mh10 (work@mh10), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:25
   |vpiDefName:work@mh10
   |vpiName:work@mh10
   |vpiPort:
   \_port: (x), line:25, parent:work@mh10
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:25, parent:work@mh10
         |vpiName:x
         |vpiFullName:work@mh10.x
   |vpiNet:
   \_logic_net: (x), line:25, parent:work@mh10
 |uhdmtopModules:
 \_module: work@mh11 (work@mh11), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:27
   |vpiDefName:work@mh11
   |vpiName:work@mh11
   |vpiPort:
   \_port: (x), line:27, parent:work@mh11
     |vpiName:x
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:27, parent:work@mh11
         |vpiName:x
         |vpiFullName:work@mh11.x
   |vpiNet:
   \_logic_net: (x), line:27, parent:work@mh11
 |uhdmtopModules:
 \_module: work@mh12 (work@mh12), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:29
   |vpiDefName:work@mh12
   |vpiName:work@mh12
   |vpiPort:
   \_port: (x), line:29, parent:work@mh12
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:29, parent:work@mh12
         |vpiName:x
         |vpiFullName:work@mh12.x
         |vpiRange:
         \_range: , line:29
           |vpiLeftRange:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:29
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (x), line:29, parent:work@mh12
 |uhdmtopModules:
 \_module: work@mh13 (work@mh13), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:31
   |vpiDefName:work@mh13
   |vpiName:work@mh13
   |vpiPort:
   \_port: (x), line:31, parent:work@mh13
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:31, parent:work@mh13
         |vpiName:x
         |vpiFullName:work@mh13.x
   |vpiNet:
   \_logic_net: (x), line:31, parent:work@mh13
 |uhdmtopModules:
 \_module: work@mh14 (work@mh14), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:35
   |vpiDefName:work@mh14
   |vpiName:work@mh14
   |vpiPort:
   \_port: (x), line:35, parent:work@mh14
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:35, parent:work@mh14
         |vpiName:x
         |vpiFullName:work@mh14.x
   |vpiPort:
   \_port: (y), line:35, parent:work@mh14
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:35, parent:work@mh14
         |vpiName:y
         |vpiFullName:work@mh14.y
   |vpiNet:
   \_logic_net: (x), line:35, parent:work@mh14
   |vpiNet:
   \_logic_net: (y), line:35, parent:work@mh14
 |uhdmtopModules:
 \_module: work@mh15 (work@mh15), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>, line:38
   |vpiDefName:work@mh15
   |vpiName:work@mh15
   |vpiPort:
   \_port: (x), line:38, parent:work@mh15
     |vpiName:x
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (x), line:38, parent:work@mh15
         |vpiName:x
         |vpiFullName:work@mh15.x
   |vpiPort:
   \_port: (y), line:38, parent:work@mh15
     |vpiName:y
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:38, parent:work@mh15
         |vpiName:y
         |vpiFullName:work@mh15.y
   |vpiNet:
   \_logic_net: (x), line:38, parent:work@mh15
   |vpiNet:
   \_logic_net: (y), line:38, parent:work@mh15
Object: \work_mh_nonansi of type 3000
Object: \work_mh_nonansi of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh0 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh1 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh2 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh3 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh5 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh6 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh7 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh8 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh9 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh10 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh11 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh12 of type 32
Object: \x of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_mh13 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh14 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh15 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh0 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh1 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh10 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh11 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh12 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh13 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh14 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh15 of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \work_mh2 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh3 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh5 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh6 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh7 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh8 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh9 of type 32
Object: \x of type 44
Object: \x of type 36
Object: \work_mh_nonansi of type 32
Object: \x of type 44
Object: \y of type 44
Object: \x of type 36
Object: \y of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_mh15&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e2020] str=&#39;\work_mh15&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>.0-38.0&gt; [0x37e2140] str=&#39;\x&#39; port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>.0-38.0&gt; [0x37e22e0] str=&#39;\y&#39; port=19
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e2020] str=&#39;\work_mh15&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>.0-38.0&gt; [0x37e2140] str=&#39;\x&#39; basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>.0-38.0&gt; [0x37e22e0] str=&#39;\y&#39; basic_prep port=19 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh12&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e0a40] str=&#39;\work_mh12&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>.0-29.0&gt; [0x37e0b60] str=&#39;\x&#39; port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>.0-29.0&gt; [0x37e0ce0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>.0-29.0&gt; [0x37e1040] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>.0-29.0&gt; [0x37e1200] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e0a40] str=&#39;\work_mh12&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>.0-29.0&gt; [0x37e0b60] str=&#39;\x&#39; basic_prep port=14 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>.0-29.0&gt; [0x37e0ce0] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>.0-29.0&gt; [0x37e1040] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-29" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:29</a>.0-29.0&gt; [0x37e1200] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh14&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e14e0] str=&#39;\work_mh14&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:35</a>.0-35.0&gt; [0x37e1ba0] str=&#39;\x&#39; port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:35</a>.0-35.0&gt; [0x37e1cc0] str=&#39;\y&#39; port=17
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e14e0] str=&#39;\work_mh14&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:35</a>.0-35.0&gt; [0x37e1ba0] str=&#39;\x&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:35</a>.0-35.0&gt; [0x37e1cc0] str=&#39;\y&#39; basic_prep port=17 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh11&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e0520] str=&#39;\work_mh11&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:27</a>.0-27.0&gt; [0x37e0640] str=&#39;\x&#39; output reg port=13
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e0520] str=&#39;\work_mh11&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:27</a>.0-27.0&gt; [0x37e0640] str=&#39;\x&#39; output reg basic_prep port=13 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh3&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37de380] str=&#39;\work_mh3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:13</a>.0-13.0&gt; [0x37de4a0] str=&#39;\x&#39; port=6
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37de380] str=&#39;\work_mh3&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:13</a>.0-13.0&gt; [0x37de4a0] str=&#39;\x&#39; basic_prep port=6 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh2&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37ddec0] str=&#39;\work_mh2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:11</a>.0-11.0&gt; [0x37ddfe0] str=&#39;\x&#39; input output port=5
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37ddec0] str=&#39;\work_mh2&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:11</a>.0-11.0&gt; [0x37ddfe0] str=&#39;\x&#39; input output basic_prep port=5 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh6&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37ded60] str=&#39;\work_mh6&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:17</a>.0-17.0&gt; [0x37dee80] str=&#39;\x&#39; input port=8
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37ded60] str=&#39;\work_mh6&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:17</a>.0-17.0&gt; [0x37dee80] str=&#39;\x&#39; input basic_prep port=8 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh_nonansi&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37dcb10] str=&#39;\work_mh_nonansi&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>.0-1.0&gt; [0x37dcdb0] str=&#39;\x&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>.0-1.0&gt; [0x37dd160] str=&#39;\y&#39; output reg port=2
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37dcb10] str=&#39;\work_mh_nonansi&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>.0-1.0&gt; [0x37dcdb0] str=&#39;\x&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>.0-1.0&gt; [0x37dd160] str=&#39;\y&#39; output reg basic_prep port=2 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh5&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37de840] str=&#39;\work_mh5&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:15</a>.0-15.0&gt; [0x37de960] str=&#39;\x&#39; input port=7
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37de840] str=&#39;\work_mh5&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:15</a>.0-15.0&gt; [0x37de960] str=&#39;\x&#39; input basic_prep port=7 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37dda20] str=&#39;\work_mh1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:9</a>.0-9.0&gt; [0x37ddb40] str=&#39;\x&#39; port=4
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37dda20] str=&#39;\work_mh1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:9</a>.0-9.0&gt; [0x37ddb40] str=&#39;\x&#39; basic_prep port=4 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh0&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37dd560] str=&#39;\work_mh0&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:7</a>.0-7.0&gt; [0x37dd680] str=&#39;\x&#39; port=3
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37dd560] str=&#39;\work_mh0&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:7</a>.0-7.0&gt; [0x37dd680] str=&#39;\x&#39; basic_prep port=3 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh7&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37df220] str=&#39;\work_mh7&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:19</a>.0-19.0&gt; [0x37df340] str=&#39;\x&#39; input port=9
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37df220] str=&#39;\work_mh7&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:19</a>.0-19.0&gt; [0x37df340] str=&#39;\x&#39; input basic_prep port=9 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh9&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37dfba0] str=&#39;\work_mh9&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:23</a>.0-23.0&gt; [0x37dfcc0] str=&#39;\x&#39; output reg port=11
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37dfba0] str=&#39;\work_mh9&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:23</a>.0-23.0&gt; [0x37dfcc0] str=&#39;\x&#39; output reg basic_prep port=11 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh13&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e1820] str=&#39;\work_mh13&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:31</a>.0-31.0&gt; [0x37e19e0] str=&#39;\x&#39; port=15
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e1820] str=&#39;\work_mh13&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-31" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:31</a>.0-31.0&gt; [0x37e19e0] str=&#39;\x&#39; basic_prep port=15 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh8&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37df6e0] str=&#39;\work_mh8&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:21</a>.0-21.0&gt; [0x37df800] str=&#39;\x&#39; output reg port=10
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37df6e0] str=&#39;\work_mh8&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:21</a>.0-21.0&gt; [0x37df800] str=&#39;\x&#39; output reg basic_prep port=10 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_mh10&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e0060] str=&#39;\work_mh10&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:25</a>.0-25.0&gt; [0x37e0180] str=&#39;\x&#39; output reg port=12
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x37e0060] str=&#39;\work_mh10&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:25</a>.0-25.0&gt; [0x37e0180] str=&#39;\x&#39; output reg basic_prep port=12 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_mh_nonansi

2.2. Analyzing design hierarchy..
Top module:  \work_mh_nonansi
Removing unused module `\work_mh13&#39;.
Removing unused module `\work_mh0&#39;.
Removing unused module `\work_mh1&#39;.
Removing unused module `\work_mh3&#39;.
Removing unused module `\work_mh14&#39;.
Removing unused module `\work_mh12&#39;.
Removing unused module `\work_mh15&#39;.
Removed 7 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

8. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_mh10&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:25</a>.0-25.0&#34;
          }
        }
      }
    },
    &#34;work_mh11&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:27</a>.0-27.0&#34;
          }
        }
      }
    },
    &#34;work_mh2&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;inout&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:11</a>.0-11.0&#34;
          }
        }
      }
    },
    &#34;work_mh5&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:15</a>.0-15.0&#34;
          }
        }
      }
    },
    &#34;work_mh6&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:17</a>.0-17.0&#34;
          }
        }
      }
    },
    &#34;work_mh7&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:19</a>.0-19.0&#34;
          }
        }
      }
    },
    &#34;work_mh8&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:21</a>.0-21.0&#34;
          }
        }
      }
    },
    &#34;work_mh9&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;cells_not_processed&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:23</a>.0-23.0&#34;
          }
        }
      }
    },
    &#34;work_mh_nonansi&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;x&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2 ]
        },
        &#34;y&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 3 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;x&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>.0-1.0&#34;
          }
        },
        &#34;y&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 3 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */

End of script. Logfile hash: 22bd347a1a, CPU: user 0.01s system 0.00s, MEM: 12.25 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 2x write_json (0 sec), ...

</pre>
</body>