{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 11:46:30 2011 " "Info: Processing started: Wed Apr 06 11:46:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM0_CTRL -c SDRAM0_CTRL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM0_CTRL -c SDRAM0_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Info: Found design unit 1: pll1-SYN" {  } { { "pll1.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/pll1.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Info: Found entity 1: pll1" {  } { { "pll1.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/pll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \")\", or \",\" SDRAM0_CTRL.vhd(454) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(454) near text \"THEN\";  expecting \")\", or \",\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 454 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"then\" SDRAM0_CTRL.vhd(474) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(474) near text \")\";  expecting \"then\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 474 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" SDRAM0_CTRL.vhd(517) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(517) near text \"PROCESS\";  expecting \"if\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 517 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement SDRAM0_CTRL.vhd(522) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(522) near text \"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 522 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" SDRAM0_CTRL.vhd(523) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(523) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 523 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" SDRAM0_CTRL.vhd(527) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(527) near text \"PROCESS\";  expecting \"if\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 527 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement SDRAM0_CTRL.vhd(536) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(536) near text \"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 536 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" SDRAM0_CTRL.vhd(538) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(538) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 538 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" SDRAM0_CTRL.vhd(544) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(544) near text \"PROCESS\";  expecting \"if\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 544 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement SDRAM0_CTRL.vhd(559) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(559) near text \"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 559 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VARIABLE\";  expecting \":=\", or \"<=\" SDRAM0_CTRL.vhd(560) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(560) near text \"VARIABLE\";  expecting \":=\", or \"<=\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 560 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement SDRAM0_CTRL.vhd(561) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(561) near text \"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 561 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" SDRAM0_CTRL.vhd(623) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(623) near text \"PROCESS\";  expecting \"if\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 623 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement SDRAM0_CTRL.vhd(628) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(628) near text \"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 628 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"VARIABLE\";  expecting \":=\", or \"<=\" SDRAM0_CTRL.vhd(629) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(629) near text \"VARIABLE\";  expecting \":=\", or \"<=\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 629 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement SDRAM0_CTRL.vhd(630) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(630) near text \"BEGIN\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 630 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" SDRAM0_CTRL.vhd(636) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(636) near text \"PROCESS\";  expecting \"if\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 636 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement SDRAM0_CTRL.vhd(641) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(641) near text \"PROCESS\";  expecting \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 641 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" SDRAM0_CTRL.vhd(642) " "Error (10500): VHDL syntax error at SDRAM0_CTRL.vhd(642) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "SDRAM0_CTRL.vhd" "" { Text "C:/Users/SAAD/Documents/Semester_6/Projekt_ALTERA_DE2-70/Projekt_DE2-70_SDRAM/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 642 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram0_ctrl.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file sdram0_ctrl.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "255 " "Error: Peak virtual memory: 255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 06 11:46:36 2011 " "Error: Processing ended: Wed Apr 06 11:46:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
