

================================================================
== Vivado HLS Report for 'do_convolution'
================================================================
* Date:           Wed Dec 18 14:00:57 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        final_conv2d
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  129|  129|  129|  129|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_y_for_x  |  127|  127|         8|          5|          1|    25|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     27|       0|   1361|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    230|
|Register         |        -|      -|    1120|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     27|    1120|   1591|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     12|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_0_1_i_fu_662_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_7_0_2_i_fu_713_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_7_1_1_i_fu_767_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_7_1_2_i_fu_772_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_7_1_i_fu_718_p2            |     *    |      3|  0|  20|          32|          32|
    |tmp_7_2_1_i_fu_834_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_7_2_2_i_fu_865_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_7_2_i_fu_829_p2            |     *    |      3|  0|  20|          32|          32|
    |tmp_7_i_fu_657_p2              |     *    |      3|  0|  20|          32|          32|
    |indvar_flatten_next_fu_347_p2  |     +    |      0|  0|  15|           5|           1|
    |result_3_0_1_i_fu_701_p2       |     +    |      0|  0|  39|          32|          32|
    |result_3_0_2_i_fu_757_p2       |     +    |      0|  0|  39|          32|          32|
    |result_3_1_1_i_fu_812_p2       |     +    |      0|  0|  39|          32|          32|
    |result_3_1_2_i_fu_817_p2       |     +    |      0|  0|  39|          32|          32|
    |result_3_1_i_fu_802_p2         |     +    |      0|  0|  39|          32|          32|
    |result_3_2_1_i_fu_854_p2       |     +    |      0|  0|  39|          32|          32|
    |result_3_2_2_i_fu_870_p2       |     +    |      0|  0|  39|          32|          32|
    |result_3_2_i_fu_844_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_472_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_11_fu_613_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_12_fu_553_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_13_fu_628_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_14_fu_637_p2               |     +    |      0|  0|  15|           6|           6|
    |tmp_3_fu_503_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_5_fu_399_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_6_fu_599_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_7_fu_604_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_8_fu_593_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_9_fu_457_p2                |     +    |      0|  0|  15|           6|           6|
    |tmp_s_fu_519_p2                |     +    |      0|  0|  15|           6|           6|
    |x_assign_fu_447_p2             |     +    |      0|  0|  12|           3|           2|
    |x_fu_544_p2                    |     +    |      0|  0|  12|           3|           1|
    |y_assign_2_mid1_fu_419_p2      |     +    |      0|  0|  12|           3|           2|
    |y_assign_fu_317_p2             |     +    |      0|  0|  12|           3|           2|
    |y_fu_329_p2                    |     +    |      0|  0|  12|           3|           1|
    |or_cond1_i1_fu_738_p2          |    and   |      0|  0|   2|           1|           1|
    |or_cond1_i_fu_514_p2           |    and   |      0|  0|   2|           1|           1|
    |p_i1_fu_790_p2                 |    and   |      0|  0|   2|           1|           1|
    |p_i_fu_623_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_341_p2     |   icmp   |      0|  0|  11|           5|           4|
    |exitcond_fu_353_p2             |   icmp   |      0|  0|   9|           3|           3|
    |tmp_1_i4_fu_618_p2             |   icmp   |      0|  0|   9|           3|           3|
    |tmp_9_i_fu_509_p2              |   icmp   |      0|  0|   9|           3|           1|
    |tmp_i4_fu_335_p2               |   icmp   |      0|  0|   9|           3|           3|
    |tmp_i4_mid1_fu_433_p2          |   icmp   |      0|  0|   9|           3|           3|
    |tmp_i_fu_323_p2                |   icmp   |      0|  0|   9|           3|           1|
    |tmp_i_mid1_fu_405_p2           |   icmp   |      0|  0|   9|           3|           1|
    |data_out_d0                    |  select  |      0|  0|  32|           1|          32|
    |result_2_0_1_i_fu_706_p3       |  select  |      0|  0|  32|           1|          32|
    |result_2_0_2_i_fu_761_p3       |  select  |      0|  0|  32|           1|          32|
    |result_2_1_2_i_fu_822_p3       |  select  |      0|  0|  32|           1|          32|
    |result_2_1_i_fu_806_p3         |  select  |      0|  0|  32|           1|          32|
    |result_2_2_1_i_fu_859_p3       |  select  |      0|  0|  32|           1|          32|
    |result_2_2_i_fu_848_p3         |  select  |      0|  0|  32|           1|          32|
    |result_2_i_fu_695_p3           |  select  |      0|  0|  32|           1|          32|
    |tmp_2_2_mid2_fu_425_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_4_mid2_v_fu_375_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_i4_mid2_fu_439_p3          |  select  |      0|  0|   2|           1|           1|
    |tmp_i_mid2_fu_411_p3           |  select  |      0|  0|   2|           1|           1|
    |tmp_mid2_fu_367_p3             |  select  |      0|  0|   3|           1|           3|
    |window_0_0_1_3_fu_529_p3       |  select  |      0|  0|  32|           1|          32|
    |window_0_1_1_4_fu_537_p3       |  select  |      0|  0|  32|           1|          32|
    |window_0_2_1_5_fu_642_p3       |  select  |      0|  0|  32|           1|          32|
    |window_1_0_1_6_fu_650_p3       |  select  |      0|  0|  32|           1|          32|
    |window_1_2_1_7_fu_688_p3       |  select  |      0|  0|  32|           1|          32|
    |window_2_0_1_8_fu_742_p3       |  select  |      0|  0|  32|           1|          32|
    |window_2_1_1_9_fu_750_p3       |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_10_fu_794_p3      |  select  |      0|  0|  32|           1|          32|
    |x_assign_1_mid2_fu_359_p3      |  select  |      0|  0|   3|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |     27|  0|1361|         691|        1175|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten_phi_fu_280_p4  |   9|          2|    5|         10|
    |ap_phi_mux_x_assign_1_phi_fu_302_p4      |   9|          2|    3|          6|
    |ap_phi_mux_y_assign_1_phi_fu_291_p4      |   9|          2|    3|          6|
    |data_in_address0                         |  33|          6|    5|         30|
    |data_in_address1                         |  27|          5|    5|         25|
    |indvar_flatten_reg_276                   |   9|          2|    5|         10|
    |kernel_address0                          |  33|          6|    4|         24|
    |kernel_address1                          |  27|          5|    4|         20|
    |x_assign_1_reg_298                       |   9|          2|    3|          6|
    |y_assign_1_reg_287                       |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 230|         45|   42|        154|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_974                |   1|   0|    1|          0|
    |exitcond_flatten_reg_974_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_next_reg_978             |   5|   0|    5|          0|
    |indvar_flatten_reg_276                  |   5|   0|    5|          0|
    |or_cond1_i1_reg_1198                    |   1|   0|    1|          0|
    |or_cond1_i_reg_1058                     |   1|   0|    1|          0|
    |p_i1_reg_1229                           |   1|   0|    1|          0|
    |p_i_reg_1122                            |   1|   0|    1|          0|
    |reg_309                                 |  32|   0|   32|          0|
    |reg_313                                 |  32|   0|   32|          0|
    |result_2_0_1_i_reg_1177                 |  32|   0|   32|          0|
    |result_2_0_2_i_reg_1213                 |  32|   0|   32|          0|
    |result_2_1_2_i_reg_1239                 |  32|   0|   32|          0|
    |result_2_2_1_i_reg_1256                 |  32|   0|   32|          0|
    |tmp_11_reg_1110                         |   6|   0|    6|          0|
    |tmp_12_cast_reg_1100                    |   6|   0|   64|         58|
    |tmp_14_reg_1132                         |   6|   0|    6|          0|
    |tmp_1_i4_reg_1115                       |   1|   0|    1|          0|
    |tmp_2_2_mid2_reg_1009                   |   3|   0|    3|          0|
    |tmp_3_reg_1045                          |   6|   0|    6|          0|
    |tmp_5_reg_996                           |   6|   0|    6|          0|
    |tmp_6_0_1_cast_reg_1034                 |   3|   0|    6|          3|
    |tmp_6_0_2_cast_reg_1084                 |   3|   0|    6|          3|
    |tmp_6_cast_reg_1023                     |   6|   0|    6|          0|
    |tmp_6_reg_1095                          |   6|   0|    6|          0|
    |tmp_7_0_1_i_reg_1152                    |  32|   0|   32|          0|
    |tmp_7_0_2_i_reg_1183                    |  32|   0|   32|          0|
    |tmp_7_1_1_i_reg_1219                    |  32|   0|   32|          0|
    |tmp_7_1_2_i_reg_1224                    |  32|   0|   32|          0|
    |tmp_7_1_i_reg_1188                      |  32|   0|   32|          0|
    |tmp_7_2_1_i_reg_1251                    |  32|   0|   32|          0|
    |tmp_7_2_2_i_reg_1262                    |  32|   0|   32|          0|
    |tmp_7_2_i_reg_1246                      |  32|   0|   32|          0|
    |tmp_7_i_reg_1147                        |  32|   0|   32|          0|
    |tmp_9_i_reg_1051                        |   1|   0|    1|          0|
    |tmp_i4_mid2_reg_1015                    |   1|   0|    1|          0|
    |tmp_i4_mid2_reg_1015_pp0_iter1_reg      |   1|   0|    1|          0|
    |tmp_i_mid2_reg_1001                     |   1|   0|    1|          0|
    |tmp_mid2_reg_989                        |   3|   0|    3|          0|
    |window_0_0_1_3_reg_1068                 |  32|   0|   32|          0|
    |window_0_0_1_fu_74                      |  32|   0|   32|          0|
    |window_0_1_1_4_reg_1073                 |  32|   0|   32|          0|
    |window_0_1_1_fu_78                      |  32|   0|   32|          0|
    |window_0_2_1_5_reg_1137                 |  32|   0|   32|          0|
    |window_0_2_1_fu_82                      |  32|   0|   32|          0|
    |window_1_0_1_6_reg_1142                 |  32|   0|   32|          0|
    |window_1_0_1_fu_86                      |  32|   0|   32|          0|
    |window_1_1_reg_1167                     |  32|   0|   32|          0|
    |window_1_2_1_7_reg_1172                 |  32|   0|   32|          0|
    |window_1_2_1_fu_90                      |  32|   0|   32|          0|
    |window_2_0_1_8_reg_1203                 |  32|   0|   32|          0|
    |window_2_0_1_fu_94                      |  32|   0|   32|          0|
    |window_2_1_1_9_reg_1208                 |  32|   0|   32|          0|
    |window_2_1_1_fu_98                      |  32|   0|   32|          0|
    |window_2_2_1_10_reg_1234                |  32|   0|   32|          0|
    |window_2_2_1_fu_102                     |  32|   0|   32|          0|
    |x_assign_1_mid2_reg_983                 |   3|   0|    3|          0|
    |x_assign_1_reg_298                      |   3|   0|    3|          0|
    |x_reg_1078                              |   3|   0|    3|          0|
    |y_assign_1_reg_287                      |   3|   0|    3|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1120|   0| 1184|         64|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | do_convolution | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | do_convolution | return value |
|ap_start           |  in |    1| ap_ctrl_hs | do_convolution | return value |
|ap_done            | out |    1| ap_ctrl_hs | do_convolution | return value |
|ap_idle            | out |    1| ap_ctrl_hs | do_convolution | return value |
|ap_ready           | out |    1| ap_ctrl_hs | do_convolution | return value |
|data_out_address0  | out |    5|  ap_memory |    data_out    |     array    |
|data_out_ce0       | out |    1|  ap_memory |    data_out    |     array    |
|data_out_we0       | out |    1|  ap_memory |    data_out    |     array    |
|data_out_d0        | out |   32|  ap_memory |    data_out    |     array    |
|data_in_address0   | out |    5|  ap_memory |     data_in    |     array    |
|data_in_ce0        | out |    1|  ap_memory |     data_in    |     array    |
|data_in_q0         |  in |   32|  ap_memory |     data_in    |     array    |
|data_in_address1   | out |    5|  ap_memory |     data_in    |     array    |
|data_in_ce1        | out |    1|  ap_memory |     data_in    |     array    |
|data_in_q1         |  in |   32|  ap_memory |     data_in    |     array    |
|kernel_address0    | out |    4|  ap_memory |     kernel     |     array    |
|kernel_ce0         | out |    1|  ap_memory |     kernel     |     array    |
|kernel_q0          |  in |   32|  ap_memory |     kernel     |     array    |
|kernel_address1    | out |    4|  ap_memory |     kernel     |     array    |
|kernel_ce1         | out |    1|  ap_memory |     kernel     |     array    |
|kernel_q1          |  in |   32|  ap_memory |     kernel     |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

