# Register File (32-bits)

- Module is written in Verilog
- RTL to GDSII done with Siliconcompiler (Yosys/OpenRoad)
- Area, Power, Frequency & ... reports are included in report.html

![Register_File](https://github.com/ArvinDelavari/Digital-Circuits-Verilog/assets/86099054/e1d01cf2-814a-44c5-b281-b27054f9a1d6)
