library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity MUX5 is
    Port ( D_wr      : in STD_LOGIC;
           ULA_result: in STD_LOGIC_VECTOR(31 downto 0);
           memory_data: in STD_LOGIC_VECTOR(31 downto 0);
           mux5_out  : out STD_LOGIC_VECTOR(31 downto 0)
         );
end MUX5;

architecture Behavioral of MUX5 is
begin
    process(D_wr, ULA_result, memory_data)
    begin
        if D_wr = '1' then
            mux5_out <= memory_data; -- Write to memory
        else
            mux5_out <= ULA_result; -- Pass ULA result
        end if;
    end process;
end Behavioral;
