_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - RET: 1 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          title = "Type of elements and instruction set",
          txt = "365 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your function (in the source code) and the binary function",
          txt = "The binary function is composed of 365 FP arithmetical operations:\n - 160: addition or subtraction\n - 200: multiply\n - 5: divide\nThe binary function is loading 1672 bytes (209 double precision FP elements).\nThe binary function is storing 888 bytes (111 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.14 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 588\nnb uops            : 589\nloop length        : 3152\nused x86 registers : 4\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 40\nADD-SUB / MUL ratio: 0.80\n",
        },
        {
          title = "Front-end",
          txt = "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 147.25 cycles\nfront end            : 147.25 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0     | P1     | P2     | P3     | P4     | P5\n----------------------------------------------------------\nuops   | 205.00 | 160.00 | 160.50 | 160.50 | 111.00 | 7.00\ncycles | 205.00 | 160.00 | 160.50 | 160.50 | 111.00 | 7.00\n\nCycles executing div or sqrt instructions: 50.00-110.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 147.25\nDispatch  : 205.00\nDIV/SQRT  : 50.00-110.00\nOverall L1: 205.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "all     : 0%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 0%\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "all     : 25%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 25%\nother   : 50%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each call to the function takes 205.00 cycles. At this rate:\n - 25% of peak load performance is reached (8.16 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 27% of peak store performance is reached (4.33 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the function is: 19f90\n\nInstruction                      | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n--------------------------------------------------------------------------------------------------------------\nSUB $0xc8,%RSP                   | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD 0xe419(%RIP),%XMM6        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVDIVSD (%RDI),%XMM6,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 10-22   | 10-22\nVMULSD 0x50(%RDI),%XMM0,%XMM5    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x28(%RDI),%XMM0,%XMM8    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x78(%RDI),%XMM0,%XMM7    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD (%RSI),%XMM0,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0xa0(%RDI),%XMM0,%XMM11   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x28(%RSI),%XMM0,%XMM9    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x50(%RSI),%XMM0,%XMM12   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM8,0x28(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x78(%RSI),%XMM0,%XMM6    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0xa0(%RSI),%XMM0,%XMM4    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD (%RDX),%XMM0,%XMM13       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x8(%RDI),%XMM0           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x58(%RDI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM0,%XMM5,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x30(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM0,%XMM8,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x28(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM4,%XMM0,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM2,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM10,%XMM10       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x80(%RDI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x78(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM0,%XMM14       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM10,0x30(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM1,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa8(%RDI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,-0x70(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM0,%XMM2        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM3,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x8(%RSI),%XMM14          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,-0x68(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x30(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM14,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM9,%XMM0,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM3,-0x60(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM12,%XMM0,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM1,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x58(%RSI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x58(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVAPD %XMM6,%XMM14             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM3,%XMM2,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x80(%RSI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM0,%XMM6         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x50(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM3,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,-0x48(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0xa8(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,-0x20(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM13,%XMM0,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x8(%RDX),%XMM0           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM4,%XMM1,%XMM6         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x38(%RDI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x38(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM14,0x40(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,-0x40(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x60(%RDI),%XMM6          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM0,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RDI),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM0,%XMM8,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM3,-0x38(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM5,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM12,%XMM0,%XMM12       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM14,%XMM0,%XMM14       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM4,%XMM13        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x88(%RDI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM2,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVAPD %XMM11,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD %XMM11,%XMM0,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM6,%XMM6         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xb0(%RDI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x38(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,-0x30(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM0,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RSI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM4,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVAPD %XMM9,%XMM11             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD %XMM9,%XMM0,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x18(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x38(%RSI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,-0x10(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x60(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM9,%XMM2,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x88(%RSI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM12,%XMM1,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM0,%XMM12  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x20(%RSP),%XMM0,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x8(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM14,%XMM2,%XMM4        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb0(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM9,(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x8(%RSP)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM1,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x40(%RDI),%XMM12         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM0,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x18(%RDI),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM0,%XMM8,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM9,0x10(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM5,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x18(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM12,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM9,0x40(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x68(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x90(%RDI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x50(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM0,%XMM15       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM14,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVAPD %XMM3,%XMM14             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM11,0x58(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM2,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM3,%XMM0,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb8(%RDI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x28(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM0,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,0x20(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x18(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM4,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x40(%RSI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x38(%RSP),%XMM0,%XMM15   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x68(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x30(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM11,%XMM4,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x40(%RSP),%XMM0,%XMM11   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x48(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x90(%RSI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM0,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x68(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM0,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM4,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x18(%RDX),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb8(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,0x70(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,0x78(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x70(%RDI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM0,%XMM11,%XMM4        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,0x80(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x88(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RDI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM4,%XMM5,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM8,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM1,%XMM0         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM4,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xc0(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM15,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM7,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x98(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,0x48(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM14,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM15,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x50(%RSP),%XMM4,%XMM2    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,0x90(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RSI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x58(%RSP),%XMM4,%XMM1    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM3,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RSI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x98(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM2,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x38(%RSP),%XMM4,%XMM1    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x70(%RSI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,0xa0(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x40(%RSP),%XMM4,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x98(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0xa8(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM4,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM1,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xc0(%RSI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x20(%RSP),%XMM4,%XMM4   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0xb0(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM3,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xe042(%RIP),%XMM3        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM4,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM1,0xb8(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVDIVSD %XMM10,%XMM3,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 10-22   | 10-22\nVMOVSD %XMM2,0xc0(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM1,%XMM4   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x70(%RSP),%XMM1,%XMM3   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x58(%RSP),%XMM1,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x78(%RSP),%XMM1,%XMM10  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x68(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x70(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM1,%XMM4   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x68(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM1,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM10,0x58(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,-0x60(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM1,%XMM4   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x58(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM8,%XMM2        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x50(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM13,%XMM4       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x38(%RSP),%XMM1,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM5,%XMM5         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM6,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xdfb4(%RIP),%XMM4        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM10,%XMM9,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0x50(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0x48(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM11,%XMM1       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVDIVSD %XMM2,%XMM4,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 10-22   | 10-22\nVMOVSD %XMM2,0x60(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM3,%XMM13,%XMM2        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM6,%XMM12,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x30(%RSP),%XMM6         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM0         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM12,0x68(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,-0x78(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM6,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x18(%RSP),%XMM2         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x70(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM14,%XMM13,%XMM0       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM1,%XMM6         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM2,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x10(%RSP),%XMM0         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM4,%XMM1,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x70(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM6,0x88(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x68(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x18(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x8(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x60(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x10(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD (%RSP),%XMM0              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x58(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x40(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RSP),%XMM0           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x50(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x48(%RSP),%XMM13,%XMM13 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x38(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x18(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,-0x8(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM13,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM3,%XMM8,%XMM13        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM5,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM0,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM10,%XMM0        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM13,%XMM7,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM3,%XMM9,%XMM13        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM7,%XMM7         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM4,-0x30(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM3,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM3,%XMM11,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM7,0x78(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x60(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x80(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM12,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM15,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM13,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM6,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM0,%XMM13        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xde5c(%RIP),%XMM0        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM14,%XMM9,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM15,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM12,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x30(%RSP),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x90(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVDIVSD %XMM13,%XMM0,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 10-22   | 10-22\nVSUBSD %XMM4,%XMM15,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x98(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM12,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM0,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x68(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM13,%XMM4,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM12,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM4,0xb8(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM0,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x70(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x8(%RSP)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM12,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM0,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x78(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x10(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM12,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x48(%RSP),%XMM9,%XMM9   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM0,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x80(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x18(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM12,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x30(%RSP),%XMM12,%XMM12 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x88(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM13,%XMM0,%XMM15       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM9,%XMM1,%XMM0         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x28(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM12,%XMM0,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM8,%XMM0        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM2,%XMM5,%XMM12        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM9,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM1,%XMM9         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM7,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM2,%XMM10,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM13,0x20(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM9,%XMM13       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM13,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM6,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM14,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM11,%XMM14      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM12,0xa0(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x60(%RSP),%XMM4,%XMM13   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x90(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM9,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM2,%XMM13        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM2,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM3,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM9,0xa8(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM13,0xb0(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM0,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xdcba(%RIP),%XMM2        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM14,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM11,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVDIVSD %XMM0,%XMM2,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 10-22   | 10-22\nVMOVSD %XMM0,0xc0(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM2         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x98(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM14,%XMM0,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM2,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM3,%XMM14       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM2,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM11,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xa0(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM14,%XMM0,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,0x28(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x20(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM2         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x10(%RSP),%XMM2,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x8(%RSP),%XMM3,%XMM14    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM2,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM11,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xa8(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM14,%XMM0,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,0x30(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x48(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM2         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x40(%RSP),%XMM2,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x10(%RSP),%XMM3,%XMM14   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM2,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM11,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x48(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x70(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM14,%XMM0,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM14        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x38(%RSP),%XMM14,%XMM0  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM2,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x18(%RSP),%XMM3,%XMM2    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM14,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM11,%XMM2  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x48(%RSP),%XMM11,%XMM11 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb8(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM0,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM0         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x8(%RSP),%XMM0,%XMM0    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x98(%RSI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM2,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM3,%XMM0        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x20(%RSP),%XMM3,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM2,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xc0(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM11,%XMM0,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM0         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x30(%RSP),%XMM0,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM2,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM11,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,0xc0(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM11,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x50(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM1,%XMM0,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x70(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,0x20(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM5,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM7,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x28(%RSP),%XMM12,%XMM11  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x58(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM5,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x8(%RSP),%XMM7,%XMM3     | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x30(%RSP),%XMM12,%XMM11  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x38(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,0x28(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM5,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x10(%RSP),%XMM7,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x48(%RSP),%XMM12,%XMM11  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x50(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x40(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM5,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x18(%RSP),%XMM7,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM12,%XMM11      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD -0x28(%RSP),%XMM11        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x48(%RSP),%XMM8,%XMM8   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x78(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM5,%XMM1    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x30(%RSP),%XMM5,%XMM5   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x20(%RSP),%XMM7,%XMM7    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM12,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM12,%XMM12       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x20(%RSP),%XMM1         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM8,%XMM1,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM3,0xa0(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x70(%RSP),%XMM5         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM7,%XMM3,%XMM8         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x60(%RSP),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM12,%XMM8,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x18(%RSP),%XMM8         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD (%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM10,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,(%RDX)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM7,%XMM12,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x10(%RSP),%XMM12        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM11,%XMM5,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x28(%RSP),%XMM9,%XMM5    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM12,%XMM10,%XMM1       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM5,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x68(%RSP),%XMM11        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM11,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x30(%RSP),%XMM9,%XMM11   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x8(%RSI)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x8(%RSP),%XMM7,%XMM3     | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM5,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM10,%XMM3  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x60(%RSP),%XMM1         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM1,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x48(%RSP),%XMM9,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0x30(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RSP),%XMM7,%XMM5    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM5,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM10,%XMM5  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM1,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x58(%RSP),%XMM1         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM5,%XMM1,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM9,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM11,0x58(%RSI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RSP),%XMM7,%XMM11   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM3,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM5,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM3,0x80(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x8(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x50(%RSP),%XMM5         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM11,%XMM10,%XMM1       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x30(%RSP),%XMM10,%XMM10 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM5,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM7,%XMM15,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x20(%RSP),%XMM7,%XMM7    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM5         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM9,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM9,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM5,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x48(%RSP),%XMM5         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM10,%XMM5,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM1,0xa8(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM7,%XMM3,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD (%RSP),%XMM7              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x28(%RSP),%XMM13,%XMM3   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM6,%XMM5         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM9,%XMM1,%XMM10        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM10,0x8(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x30(%RSP),%XMM13,%XMM10  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM5,%XMM8,%XMM8         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM8,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x8(%RSP),%XMM8           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x40(%RSP),%XMM3         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM6,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,0x10(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM9,%XMM12,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM10,%XMM12,%XMM5       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RSP),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x48(%RSP),%XMM12         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM10,%XMM6,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0x38(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM12,%XMM13,%XMM5       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM12,%XMM4,%XMM12       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM9         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM10,%XMM10      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM9,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x18(%RSP),%XMM9          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x38(%RSP),%XMM5         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM9,%XMM6,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM10,0x68(%RSI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,0x60(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM5,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM13,%XMM3       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM14,%XMM4,%XMM14       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM1,%XMM5         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM2,%XMM13,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM9,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM13,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0x88(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM4,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM9,0x90(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x30(%RSP),%XMM1         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM11,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x20(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM15,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM11,%XMM6,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0xb0(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0xb8(%RSI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM1,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x28(%RSP),%XMM4,%XMM6    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x30(%RSP),%XMM4,%XMM1    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM4,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM13,%XMM3,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM7,%XMM7         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM8,%XMM8         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM5,0x10(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM11,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM7,0x18(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x40(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,0x18(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nADD $0xc8,%RSP                   | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nRET                              | 2     | 0    | 0    | 0.50 | 0.50 | 0  | 1    | 0       | 2\n",
        },
      },
      header = {
        "22% of peak computational performance is used (1.78 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized function can use their full power.\n",
          title = "Vectorization",
          txt = "Your function is probably not vectorized.\nOnly 25% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your function, you can lower the cost of an iteration from 205.00 to 55.50 cycles (3.69x speedup).",
        },
        {
          workaround = " -  - Reduce the number of division or square root instructions:\n  * If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact. This will be done by your compiler with ffast-math or Ofast\n - Check whether you really need double precision. If not, switch to single precision to speedup execution\n - Reduce the number of FP multiply instructions\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by:\n - execution of divide and square root operations (the divide/square root unit is a bottleneck)\n - execution of FP multiply operations (the FP multiply unit is a bottleneck)\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 205.00 to 160.50 cycles (1.28x speedup).\n",
        },
      },
      potential = {
      },
    },
  },
  AVG = {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - RET: 1 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          title = "Type of elements and instruction set",
          txt = "365 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your function (in the source code) and the binary function",
          txt = "The binary function is composed of 365 FP arithmetical operations:\n - 160: addition or subtraction\n - 200: multiply\n - 5: divide\nThe binary function is loading 1672 bytes (209 double precision FP elements).\nThe binary function is storing 888 bytes (111 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.14 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 588\nnb uops            : 589\nloop length        : 3152\nused x86 registers : 4\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 40\nADD-SUB / MUL ratio: 0.80\n",
        },
        {
          title = "Front-end",
          txt = "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 147.25 cycles\nfront end            : 147.25 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0     | P1     | P2     | P3     | P4     | P5\n----------------------------------------------------------\nuops   | 205.00 | 160.00 | 160.50 | 160.50 | 111.00 | 7.00\ncycles | 205.00 | 160.00 | 160.50 | 160.50 | 111.00 | 7.00\n\nCycles executing div or sqrt instructions: 50.00-110.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 147.25\nDispatch  : 205.00\nDIV/SQRT  : 50.00-110.00\nOverall L1: 205.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "all     : 0%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 0%\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "all     : 25%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: 25%\nother   : 50%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each call to the function takes 205.00 cycles. At this rate:\n - 25% of peak load performance is reached (8.16 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 27% of peak store performance is reached (4.33 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the function is: 19f90\n\nInstruction                      | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n--------------------------------------------------------------------------------------------------------------\nSUB $0xc8,%RSP                   | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD 0xe419(%RIP),%XMM6        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVDIVSD (%RDI),%XMM6,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 10-22   | 10-22\nVMULSD 0x50(%RDI),%XMM0,%XMM5    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x28(%RDI),%XMM0,%XMM8    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x78(%RDI),%XMM0,%XMM7    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD (%RSI),%XMM0,%XMM15       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0xa0(%RDI),%XMM0,%XMM11   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x28(%RSI),%XMM0,%XMM9    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x50(%RSI),%XMM0,%XMM12   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM8,0x28(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x78(%RSI),%XMM0,%XMM6    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0xa0(%RSI),%XMM0,%XMM4    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD (%RDX),%XMM0,%XMM13       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x8(%RDI),%XMM0           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x58(%RDI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM0,%XMM5,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x30(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM0,%XMM8,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x28(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM4,%XMM0,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM2,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM10,%XMM10       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x80(%RDI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x78(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM0,%XMM14       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM10,0x30(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM1,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa8(%RDI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,-0x70(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM0,%XMM2        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM3,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x8(%RSI),%XMM14          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,-0x68(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x30(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM14,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM9,%XMM0,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM3,-0x60(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM12,%XMM0,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM1,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x58(%RSI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x58(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVAPD %XMM6,%XMM14             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM3,%XMM2,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x80(%RSI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM0,%XMM6         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,-0x50(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM3,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,-0x48(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0xa8(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,-0x20(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM13,%XMM0,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x8(%RDX),%XMM0           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM4,%XMM1,%XMM6         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x38(%RDI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x38(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM14,0x40(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM6,-0x40(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x60(%RDI),%XMM6          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM0,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RDI),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM0,%XMM8,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM3,-0x38(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM5,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM12,%XMM0,%XMM12       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM14,%XMM0,%XMM14       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM4,%XMM13        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x88(%RDI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM2,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVAPD %XMM11,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD %XMM11,%XMM0,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM6,%XMM6         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xb0(%RDI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x38(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,-0x30(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM0,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RSI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM4,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVAPD %XMM9,%XMM11             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMULSD %XMM9,%XMM0,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x18(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x38(%RSI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,-0x10(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x60(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM9,%XMM2,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x88(%RSI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM12,%XMM1,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM0,%XMM12  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x20(%RSP),%XMM0,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x8(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM14,%XMM2,%XMM4        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb0(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM9,(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x8(%RSP)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM1,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x40(%RDI),%XMM12         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM0,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x18(%RDI),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM0,%XMM8,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM9,0x10(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM0,%XMM5,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x18(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM12,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM7,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM9,0x40(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x68(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x90(%RDI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,0x50(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM15,%XMM0,%XMM15       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM14,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVAPD %XMM3,%XMM14             | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM11,0x58(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM2,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM3,%XMM0,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb8(%RDI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x28(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM0,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,0x20(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x18(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM4,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x40(%RSI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x38(%RSP),%XMM0,%XMM15   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x68(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x30(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM11,%XMM4,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x40(%RSP),%XMM0,%XMM11   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x48(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x90(%RSI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM0,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,0x68(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM0,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM4,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x18(%RDX),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb8(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,0x70(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,0x78(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x70(%RDI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM0,%XMM11,%XMM4        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,0x80(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x88(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RDI),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM4,%XMM5,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM8,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM1,%XMM0         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM4,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xc0(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM15,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM7,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x98(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,0x48(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM14,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM15,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x50(%RSP),%XMM4,%XMM2    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM1,0x90(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RSI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x58(%RSP),%XMM4,%XMM1    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM3,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RSI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x98(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM2,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x38(%RSP),%XMM4,%XMM1    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x70(%RSI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,0xa0(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x40(%RSP),%XMM4,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x98(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0xa8(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM4,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM1,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xc0(%RSI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x20(%RSP),%XMM4,%XMM4   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0xb0(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM3,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xe042(%RIP),%XMM3        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM4,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM1,0xb8(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVDIVSD %XMM10,%XMM3,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 10-22   | 10-22\nVMOVSD %XMM2,0xc0(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM1,%XMM4   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x70(%RSP),%XMM1,%XMM3   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x58(%RSP),%XMM1,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x78(%RSP),%XMM1,%XMM10  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x68(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x70(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM1,%XMM4   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x68(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM1,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM10,0x58(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,-0x60(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM1,%XMM4   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM2,-0x58(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM8,%XMM2        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM4,-0x50(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM13,%XMM4       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x38(%RSP),%XMM1,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM5,%XMM5         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM6,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xdfb4(%RIP),%XMM4        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM10,%XMM9,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0x50(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,-0x48(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM11,%XMM1       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVDIVSD %XMM2,%XMM4,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 10-22   | 10-22\nVMOVSD %XMM2,0x60(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM3,%XMM13,%XMM2        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM6,%XMM12,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x30(%RSP),%XMM6         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM0         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM12,0x68(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,-0x78(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM6,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x18(%RSP),%XMM2         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,0x70(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM14,%XMM13,%XMM0       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM1,%XMM6         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM2,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x10(%RSP),%XMM0         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM4,%XMM1,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x70(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM6,0x88(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x68(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x18(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x8(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x60(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x10(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD (%RSP),%XMM0              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x58(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x40(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RSP),%XMM0           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x50(%RSP),%XMM13,%XMM1  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x48(%RSP),%XMM13,%XMM13 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,-0x38(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM0,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM1,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x18(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM0,-0x8(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM13,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM3,%XMM8,%XMM13        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM5,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM4,%XMM0,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM10,%XMM0        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM13,%XMM7,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM3,%XMM9,%XMM13        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM7,%XMM7         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM4,-0x30(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM3,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM3,%XMM11,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM7,0x78(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x60(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM4,0x80(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x20(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM12,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM15,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM13,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM6,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM0,%XMM13        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xde5c(%RIP),%XMM0        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM14,%XMM9,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM15,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM12,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x30(%RSP),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM13,0x90(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVDIVSD %XMM13,%XMM0,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 10-22   | 10-22\nVSUBSD %XMM4,%XMM15,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x98(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM0,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM12,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM0,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x68(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM13,%XMM4,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,(%RSP)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM12,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM4,0xb8(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM0,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x70(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x8(%RSP)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM12,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM0,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x78(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x10(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM12,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM9,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x48(%RSP),%XMM9,%XMM9   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM0,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x80(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM1,0x18(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM15,%XMM0,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM12,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x30(%RSP),%XMM12,%XMM12 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x88(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM13,%XMM0,%XMM15       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM9,%XMM1,%XMM0         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x28(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM12,%XMM0,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM8,%XMM0        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM2,%XMM5,%XMM12        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM9,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM1,%XMM9         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM7,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM2,%XMM10,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM13,0x20(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM9,%XMM13       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM13,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM6,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM14,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM11,%XMM14      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM12,0xa0(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x60(%RSP),%XMM4,%XMM13   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x90(%RSP),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM9,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM2,%XMM13        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM2,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM1,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM4,%XMM3,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM9,0xa8(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM13,0xb0(%RDI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM2,%XMM0,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xdcba(%RIP),%XMM2        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM14,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM11,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVDIVSD %XMM0,%XMM2,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 10-22   | 10-22\nVMOVSD %XMM0,0xc0(%RDI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM2         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x98(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM14,%XMM0,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM2,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM3,%XMM14       | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM2,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM11,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xa0(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM14,%XMM0,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,0x28(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x20(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM2         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x10(%RSP),%XMM2,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x8(%RSP),%XMM3,%XMM14    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM2,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM11,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xa8(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM14,%XMM0,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,0x30(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x48(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM2         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x40(%RSP),%XMM2,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM14,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x10(%RSP),%XMM3,%XMM14   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM2,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM11,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM2,0x48(%RSP)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM2,0x70(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM14,%XMM0,%XMM2        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM14        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x38(%RSP),%XMM14,%XMM0  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM2,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x18(%RSP),%XMM3,%XMM2    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM14,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM11,%XMM2  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x48(%RSP),%XMM11,%XMM11 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM0,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb8(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM0,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM0         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x8(%RSP),%XMM0,%XMM0    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x98(%RSI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM2,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM3,%XMM0        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x20(%RSP),%XMM3,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM2,%XMM2         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xc0(%RSP),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM11,%XMM0,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x78(%RSP),%XMM0         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x30(%RSP),%XMM0,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM2,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM0,%XMM11,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM2,0xc0(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM11,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x50(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM1,%XMM0,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x70(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM0,0x20(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM5,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM7,%XMM3        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x28(%RSP),%XMM12,%XMM11  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x58(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,(%RSI)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM5,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x8(%RSP),%XMM7,%XMM3     | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x30(%RSP),%XMM12,%XMM11  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x38(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM3,0x28(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM5,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x10(%RSP),%XMM7,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x48(%RSP),%XMM12,%XMM11  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x50(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x40(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM5,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x18(%RSP),%XMM7,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM12,%XMM11      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM8,%XMM1   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD -0x28(%RSP),%XMM11        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD -0x48(%RSP),%XMM8,%XMM8   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x78(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM5,%XMM1    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x30(%RSP),%XMM5,%XMM5   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x20(%RSP),%XMM7,%XMM7    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM12,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM12,%XMM12       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x20(%RSP),%XMM1         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM8,%XMM1,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM3,0xa0(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x70(%RSP),%XMM5         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM7,%XMM3,%XMM8         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x60(%RSP),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM12,%XMM8,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x18(%RSP),%XMM8         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD (%RSP),%XMM12             | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM10,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,(%RDX)              | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM7,%XMM12,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD -0x10(%RSP),%XMM12        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM11,%XMM5,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x28(%RSP),%XMM9,%XMM5    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM12,%XMM10,%XMM1       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM5,%XMM11,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x68(%RSP),%XMM11        | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM11,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x30(%RSP),%XMM9,%XMM11   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0x8(%RSI)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x8(%RSP),%XMM7,%XMM3     | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM5,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM10,%XMM3  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM1,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x60(%RSP),%XMM1         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM1,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x48(%RSP),%XMM9,%XMM3    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0x30(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x10(%RSP),%XMM7,%XMM5    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM5,%XMM11,%XMM1        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM10,%XMM5  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM1,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x58(%RSP),%XMM1         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM5,%XMM1,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM9,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM11,0x58(%RSI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x18(%RSP),%XMM7,%XMM11   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM3,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM5,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM3,0x80(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD -0x8(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x50(%RSP),%XMM5         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM11,%XMM10,%XMM1       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD -0x30(%RSP),%XMM10,%XMM10 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM5,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM7,%XMM15,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD 0x20(%RSP),%XMM7,%XMM7    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM5         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM2,%XMM9,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM9,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM5,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x48(%RSP),%XMM5         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM10,%XMM5,%XMM3        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM1,0xa8(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM7,%XMM3,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD (%RSP),%XMM7              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD 0x28(%RSP),%XMM13,%XMM3   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM6,%XMM5         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM9,%XMM1,%XMM10        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM10,0x8(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD 0x30(%RSP),%XMM13,%XMM10  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM5,%XMM8,%XMM8         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM8,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x8(%RSP),%XMM8           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x40(%RSP),%XMM3         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM6,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM1,0x10(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM9,%XMM12,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM10,%XMM12,%XMM5       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RSP),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x48(%RSP),%XMM12         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM10,%XMM6,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0x38(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM12,%XMM13,%XMM5       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM12,%XMM4,%XMM12       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM3,%XMM9         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM10,%XMM10      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM9,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x18(%RSP),%XMM9          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD -0x38(%RSP),%XMM5         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM9,%XMM6,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM10,0x68(%RSI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM1,0x60(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM3,%XMM5,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM13,%XMM3       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM14,%XMM4,%XMM14       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM1,%XMM5         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM6,%XMM1        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM2,%XMM13,%XMM3        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM9,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM0,%XMM13,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0x88(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM2,%XMM4,%XMM2         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM9,0x90(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM11,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD -0x30(%RSP),%XMM1         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM11,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x20(%RSP),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM2,%XMM15,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM11,%XMM6,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM5,0xb0(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM15,0xb8(%RSI)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM1,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD 0x28(%RSP),%XMM4,%XMM6    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD 0x30(%RSP),%XMM4,%XMM1    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM0,%XMM4,%XMM4         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM13,%XMM3,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM7,%XMM7         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM1,%XMM8,%XMM8         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM5,0x10(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM11,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM7,0x18(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM8,0x40(%RSI)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM0,0x18(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nADD $0xc8,%RSP                   | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nRET                              | 2     | 0    | 0    | 0.50 | 0.50 | 0  | 1    | 0       | 2\n",
        },
      },
      header = {
        "22% of peak computational performance is used (1.78 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized function can use their full power.\n",
          title = "Vectorization",
          txt = "Your function is probably not vectorized.\nOnly 25% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your function, you can lower the cost of an iteration from 205.00 to 55.50 cycles (3.69x speedup).",
        },
        {
          workaround = " -  - Reduce the number of division or square root instructions:\n  * If denominator is constant over iterations, use reciprocal (replace x/y with x*(1/y)). Check precision impact. This will be done by your compiler with ffast-math or Ofast\n - Check whether you really need double precision. If not, switch to single precision to speedup execution\n - Reduce the number of FP multiply instructions\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by:\n - execution of divide and square root operations (the divide/square root unit is a bottleneck)\n - execution of FP multiply operations (the FP multiply unit is a bottleneck)\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 205.00 to 160.50 cycles (1.28x speedup).\n",
        },
      },
      potential = {
      },
    },
  common = {
    header = {
      "The function is defined in /users/user2210/NPB3.4-MZ-MPI/BT-MZ/solve_subs.f90:206,225-481.\n",
    },
    nb_paths = 1,
  },
}
