Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Jun 20 06:11:24 2018
| Host         : DESKTOP-LARRY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPSfpga_system_wrapper_timing_summary_routed.rpt -rpx MIPSfpga_system_wrapper_timing_summary_routed.rpx
| Design       : MIPSfpga_system_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 167 register/latch pins with no clock driven by root clock pin: JB4 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 12598 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.977        0.000                      0                27433        0.021        0.000                      0                26995        3.000        0.000                       0                 12606  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
CLK100MHZ                                 {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clk_out2_MIPSfpga_system_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                               {0.000 5.000}      10.000          100.000         
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0          0.977        0.000                      0                25308        0.112        0.000                      0                25308        9.020        0.000                       0                 11797  
  clk_out2_MIPSfpga_system_clk_wiz_0_0         31.580        0.000                      0                 2046        0.145        0.000                      0                 1606       18.750        0.000                       0                   805  
  clkfbout_MIPSfpga_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_MIPSfpga_system_clk_wiz_0_0_1        0.979        0.000                      0                25308        0.112        0.000                      0                25308        9.020        0.000                       0                 11797  
  clk_out2_MIPSfpga_system_clk_wiz_0_0_1       31.582        0.000                      0                 2046        0.145        0.000                      0                 1606       18.750        0.000                       0                   805  
  clkfbout_MIPSfpga_system_clk_wiz_0_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MIPSfpga_system_clk_wiz_0_0_1  clk_out1_MIPSfpga_system_clk_wiz_0_0          0.977        0.000                      0                25308        0.021        0.000                      0                25308  
clk_out1_MIPSfpga_system_clk_wiz_0_0    clk_out2_MIPSfpga_system_clk_wiz_0_0         12.613        0.000                      0                  145        0.457        0.000                      0                  145  
clk_out1_MIPSfpga_system_clk_wiz_0_0_1  clk_out2_MIPSfpga_system_clk_wiz_0_0         12.613        0.000                      0                  145        0.457        0.000                      0                  145  
clk_out2_MIPSfpga_system_clk_wiz_0_0_1  clk_out2_MIPSfpga_system_clk_wiz_0_0         31.580        0.000                      0                 2046        0.043        0.000                      0                 1606  
clk_out1_MIPSfpga_system_clk_wiz_0_0    clk_out1_MIPSfpga_system_clk_wiz_0_0_1        0.977        0.000                      0                25308        0.021        0.000                      0                25308  
clk_out1_MIPSfpga_system_clk_wiz_0_0    clk_out2_MIPSfpga_system_clk_wiz_0_0_1       12.615        0.000                      0                  145        0.460        0.000                      0                  145  
clk_out2_MIPSfpga_system_clk_wiz_0_0    clk_out2_MIPSfpga_system_clk_wiz_0_0_1       31.580        0.000                      0                 2046        0.043        0.000                      0                 1606  
clk_out1_MIPSfpga_system_clk_wiz_0_0_1  clk_out2_MIPSfpga_system_clk_wiz_0_0_1       12.615        0.000                      0                  145        0.460        0.000                      0                  145  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 3.500ns (18.995%)  route 14.926ns (81.005%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.092    14.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.940 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_9__3/O
                         net (fo=2, routed)           1.048    15.988    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.588    
                         clock uncertainty           -0.091    17.497    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.415ns  (logic 3.500ns (19.007%)  route 14.915ns (80.993%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.092    14.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.940 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_9__3/O
                         net (fo=2, routed)           1.037    15.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.588    
                         clock uncertainty           -0.091    17.497    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.235ns  (logic 4.058ns (22.253%)  route 14.177ns (77.746%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.877    15.797    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.826    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 4.058ns (22.397%)  route 14.060ns (77.603%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.760    15.680    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.826    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 4.058ns (22.489%)  route 13.986ns (77.511%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 18.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.685    15.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X3Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.628    18.090    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X3Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.660    
                         clock uncertainty           -0.091    17.570    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.830    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.097ns  (logic 3.500ns (19.340%)  route 14.597ns (80.660%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.125    14.849    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.973 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_18__3/O
                         net (fo=2, routed)           0.687    15.659    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/q_reg[1][0]
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.077ns  (logic 3.500ns (19.361%)  route 14.577ns (80.639%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.125    14.849    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.973 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_18__3/O
                         net (fo=2, routed)           0.667    15.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/q_reg[1][0]
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.129ns  (logic 4.033ns (22.247%)  route 14.096ns (77.753%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.200    13.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/cachewrite_e
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__296/O
                         net (fo=3, routed)           0.878    14.766    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/twstb
    SLICE_X83Y107        LUT2 (Prop_lut2_I0_O)        0.124    14.890 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_17/O
                         net (fo=4, routed)           0.801    15.691    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X3Y45         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X3Y45         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.034    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.034    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 3.500ns (19.387%)  route 14.554ns (80.613%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.121    14.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.968 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.647    15.616    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/q_reg[1][0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 3.500ns (19.387%)  route 14.554ns (80.613%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.121    14.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.968 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.647    15.615    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/q_reg[1][0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                  1.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.564    -0.548    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y61         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X50Y60         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y60         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.194    -0.513    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.404    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.555    -0.557    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y79         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.312    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X54Y79         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.823    -0.329    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X54Y79         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.214    -0.543    
    SLICE_X54Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.428    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y63         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.294    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X50Y62         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y62         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.194    -0.515    
    SLICE_X50Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.413    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.563    -0.549    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y81         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.293    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X38Y81         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y81         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.515    
    SLICE_X38Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.413    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.362%)  route 0.175ns (51.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.175    -0.211    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X66Y81         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y81         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.194    -0.515    
    SLICE_X66Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.332    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.563    -0.549    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y83         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.176    -0.232    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X66Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.217    -0.536    
    SLICE_X66Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.353    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X44Y67         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.294    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X46Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.829    -0.323    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                         clock pessimism             -0.194    -0.517    
    SLICE_X46Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.415    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.296    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X66Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.217    -0.537    
    SLICE_X66Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.420    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.567    -0.545    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.348    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.839    -0.313    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                         clock pessimism             -0.232    -0.545    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.071    -0.474    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.164ns (22.798%)  route 0.555ns (77.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.575    -0.537    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X14Y95         FDRE                                         r  MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/Q
                         net (fo=1, routed)           0.555     0.182    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y50         RAMB18E1                                     r  MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.870    -0.282    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.040    -0.242    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.054    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y15    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y108   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt7_idd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y108   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt8_mdd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y108   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt5_idd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y108   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt8_mdd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y65    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y65    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.952ns (12.449%)  route 6.695ns (87.551%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.808    -2.239    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X23Y162        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/Q
                         net (fo=87, routed)          2.545     0.763    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[0]
    SLICE_X24Y156        LUT5 (Prop_lut5_I2_O)        0.124     0.887 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_206/O
                         net (fo=1, routed)           0.739     1.626    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_206_n_0
    SLICE_X23Y157        LUT5 (Prop_lut5_I3_O)        0.124     1.750 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_87/O
                         net (fo=1, routed)           0.808     2.558    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_87_n_0
    SLICE_X23Y158        LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_25/O
                         net (fo=1, routed)           0.817     3.499    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_25_n_0
    SLICE_X23Y157        LUT6 (Prop_lut6_I3_O)        0.124     3.623 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_3/O
                         net (fo=1, routed)           1.785     5.408    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_3_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.451ns (19.733%)  route 5.902ns (80.267%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.812    -2.235    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/Q
                         net (fo=101, routed)         2.751     0.972    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[3]
    SLICE_X22Y157        LUT4 (Prop_lut4_I3_O)        0.152     1.124 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_98/O
                         net (fo=3, routed)           0.825     1.950    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_98_n_0
    SLICE_X21Y157        LUT6 (Prop_lut6_I4_O)        0.332     2.282 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_100/O
                         net (fo=1, routed)           0.000     2.282    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_100_n_0
    SLICE_X21Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     2.494 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_31/O
                         net (fo=1, routed)           0.729     3.223    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_31_n_0
    SLICE_X24Y156        LUT6 (Prop_lut6_I0_O)        0.299     3.522 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_5/O
                         net (fo=1, routed)           1.596     5.118    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_5_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.124ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.061ns (14.947%)  route 6.038ns (85.053%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.812    -2.235    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/Q
                         net (fo=101, routed)         2.753     0.974    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[3]
    SLICE_X24Y158        LUT3 (Prop_lut3_I0_O)        0.154     1.128 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_92/O
                         net (fo=1, routed)           0.674     1.803    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_92_n_0
    SLICE_X24Y158        LUT6 (Prop_lut6_I4_O)        0.327     2.130 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_27/O
                         net (fo=1, routed)           1.026     3.156    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_27_n_0
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     3.280 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_4/O
                         net (fo=1, routed)           1.584     4.864    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_4_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 32.124    

Slack (MET) :             32.150ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.188ns (16.552%)  route 5.989ns (83.448%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.813    -2.234    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X17Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.778 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/Q
                         net (fo=113, routed)         2.277     0.500    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green[1]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.153     0.653 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_295/O
                         net (fo=2, routed)           0.706     1.359    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_295_n_0
    SLICE_X14Y154        LUT6 (Prop_lut6_I2_O)        0.331     1.690 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_149/O
                         net (fo=1, routed)           0.798     2.488    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_149_n_0
    SLICE_X14Y156        LUT5 (Prop_lut5_I4_O)        0.124     2.612 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_59/O
                         net (fo=1, routed)           1.095     3.707    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_59_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_13/O
                         net (fo=1, routed)           1.113     4.944    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_13_n_0
    DSP48_X0Y55          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.597    38.059    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X0Y55          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/CLK
                         clock pessimism             -0.501    37.558    
                         clock uncertainty           -0.102    37.456    
    DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.094    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg
  -------------------------------------------------------------------
                         required time                         37.094    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 32.150    

Slack (MET) :             32.352ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 1.182ns (16.984%)  route 5.777ns (83.016%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.811    -2.236    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y158        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/Q
                         net (fo=104, routed)         2.191     0.412    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I2_O)        0.150     0.562 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_294/O
                         net (fo=1, routed)           0.652     1.214    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_294_n_0
    SLICE_X33Y162        LUT6 (Prop_lut6_I0_O)        0.328     1.542 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_149/O
                         net (fo=1, routed)           0.433     1.975    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_149_n_0
    SLICE_X33Y162        LUT5 (Prop_lut5_I4_O)        0.124     2.099 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_59/O
                         net (fo=1, routed)           0.959     3.058    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_59_n_0
    SLICE_X35Y161        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_13/O
                         net (fo=1, routed)           1.542     4.724    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_13_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.076    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         37.076    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 32.352    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.171ns  (logic 2.032ns (28.337%)  route 5.139ns (71.663%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.220     7.171    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y146        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y146        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                 32.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.397%)  route 0.118ns (45.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/aclk
    SLICE_X20Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/Q
                         net (fo=1, routed)           0.118    -0.204    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4_n_5
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.925    -0.227    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/C
                         clock pessimism             -0.198    -0.425    
    SLICE_X19Y157        FDRE (Hold_fdre_C_D)         0.076    -0.349    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/aclk
    SLICE_X23Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.206    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4_n_20
    SLICE_X27Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.924    -0.228    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X27Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/C
                         clock pessimism             -0.198    -0.426    
    SLICE_X27Y157        FDRE (Hold_fdre_C_D)         0.075    -0.351    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.145%)  route 0.187ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.652    -0.460    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X12Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/Q
                         net (fo=2, routed)           0.187    -0.125    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/p_0_in[10]
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.840    -0.311    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/C
                         clock pessimism              0.035    -0.276    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.006    -0.270    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.652    -0.460    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X12Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/Q
                         net (fo=2, routed)           0.183    -0.129    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/p_0_in[12]
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.840    -0.311    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/C
                         clock pessimism              0.035    -0.276    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)        -0.001    -0.277    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.621%)  route 0.240ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.648    -0.464    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X30Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/Q
                         net (fo=1, routed)           0.240    -0.060    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/out_fifo_eol_int
    SLICE_X31Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.836    -0.315    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/aclk
    SLICE_X31Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/C
                         clock pessimism              0.035    -0.280    
    SLICE_X31Y149        FDRE (Hold_fdre_C_D)         0.072    -0.208    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.333%)  route 0.119ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X24Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/Q
                         net (fo=1, routed)           0.119    -0.203    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue[4]
    SLICE_X23Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.926    -0.226    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X23Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/C
                         clock pessimism             -0.198    -0.424    
    SLICE_X23Y156        FDRE (Hold_fdre_C_D)         0.072    -0.352    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.565    -0.547    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/aclk
    SLICE_X34Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/Q
                         net (fo=2, routed)           0.145    -0.238    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/D
    SLICE_X34Y149        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.836    -0.316    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/WCLK
    SLICE_X34Y149        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X34Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.387    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/CLK
                         clock pessimism             -0.198    -0.428    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.174    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.198    -0.428    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.174    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/CLK
                         clock pessimism             -0.198    -0.428    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.174    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y66     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedBlueNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y55     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y59     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y29    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y29    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X0Y67     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BlueNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X0Y54     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/GreenNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y58     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RedNoise_reg/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_24/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_24/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_25_25/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_25_25/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_3_3/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y148   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_4_4/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y148   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_12/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y150   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y150   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 3.500ns (18.995%)  route 14.926ns (81.005%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.092    14.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.940 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_9__3/O
                         net (fo=2, routed)           1.048    15.988    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.588    
                         clock uncertainty           -0.089    17.499    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.967    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.415ns  (logic 3.500ns (19.007%)  route 14.915ns (80.993%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.092    14.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.940 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_9__3/O
                         net (fo=2, routed)           1.037    15.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.588    
                         clock uncertainty           -0.089    17.499    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.967    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.967    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.235ns  (logic 4.058ns (22.253%)  route 14.177ns (77.746%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.877    15.797    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.089    17.568    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.828    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 4.058ns (22.397%)  route 14.060ns (77.603%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.760    15.680    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.089    17.568    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.828    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.828    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 4.058ns (22.489%)  route 13.986ns (77.511%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 18.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.685    15.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X3Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.628    18.090    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X3Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.660    
                         clock uncertainty           -0.089    17.572    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.832    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.311ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.097ns  (logic 3.500ns (19.340%)  route 14.597ns (80.660%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.125    14.849    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.973 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_18__3/O
                         net (fo=2, routed)           0.687    15.659    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/q_reg[1][0]
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.089    17.502    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.970    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.077ns  (logic 3.500ns (19.361%)  route 14.577ns (80.639%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.125    14.849    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.973 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_18__3/O
                         net (fo=2, routed)           0.667    15.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/q_reg[1][0]
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.089    17.502    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.970    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.129ns  (logic 4.033ns (22.247%)  route 14.096ns (77.753%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.200    13.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/cachewrite_e
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__296/O
                         net (fo=3, routed)           0.878    14.766    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/twstb
    SLICE_X83Y107        LUT2 (Prop_lut2_I0_O)        0.124    14.890 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_17/O
                         net (fo=4, routed)           0.801    15.691    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X3Y45         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X3Y45         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.089    17.568    
    RAMB18_X3Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.036    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 3.500ns (19.387%)  route 14.554ns (80.613%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.121    14.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.968 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.647    15.616    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/q_reg[1][0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.089    17.502    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.970    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 3.500ns (19.387%)  route 14.554ns (80.613%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.121    14.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.968 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.647    15.615    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/q_reg[1][0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.089    17.502    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.970    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                  1.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.564    -0.548    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y61         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X50Y60         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y60         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.194    -0.513    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.404    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.555    -0.557    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y79         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.312    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X54Y79         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.823    -0.329    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X54Y79         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.214    -0.543    
    SLICE_X54Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.428    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y63         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.294    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X50Y62         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y62         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.194    -0.515    
    SLICE_X50Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.413    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.563    -0.549    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y81         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.293    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X38Y81         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y81         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.515    
    SLICE_X38Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.413    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.362%)  route 0.175ns (51.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.175    -0.211    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X66Y81         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y81         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.194    -0.515    
    SLICE_X66Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.332    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.563    -0.549    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y83         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.176    -0.232    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X66Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.217    -0.536    
    SLICE_X66Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.353    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X44Y67         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.294    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X46Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.829    -0.323    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                         clock pessimism             -0.194    -0.517    
    SLICE_X46Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.415    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.296    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X66Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.217    -0.537    
    SLICE_X66Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.420    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.567    -0.545    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.348    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.839    -0.313    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                         clock pessimism             -0.232    -0.545    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.071    -0.474    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.164ns (22.798%)  route 0.555ns (77.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.575    -0.537    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X14Y95         FDRE                                         r  MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/Q
                         net (fo=1, routed)           0.555     0.182    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y50         RAMB18E1                                     r  MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.870    -0.282    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.040    -0.242    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.054    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y14    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y15    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y16    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y17    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y12    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y13    MIPSfpga_system_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y108   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt7_idd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y108   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt0_evt8_mdd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y108   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt5_idd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y108   MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/cpz/cpz_pc/_pc_cnt1_evt8_mdd/q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y68    MIPSfpga_system_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X50Y78    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y65    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y65    MIPSfpga_system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.582ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.952ns (12.449%)  route 6.695ns (87.551%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.808    -2.239    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X23Y162        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/Q
                         net (fo=87, routed)          2.545     0.763    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[0]
    SLICE_X24Y156        LUT5 (Prop_lut5_I2_O)        0.124     0.887 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_206/O
                         net (fo=1, routed)           0.739     1.626    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_206_n_0
    SLICE_X23Y157        LUT5 (Prop_lut5_I3_O)        0.124     1.750 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_87/O
                         net (fo=1, routed)           0.808     2.558    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_87_n_0
    SLICE_X23Y158        LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_25/O
                         net (fo=1, routed)           0.817     3.499    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_25_n_0
    SLICE_X23Y157        LUT6 (Prop_lut6_I3_O)        0.124     3.623 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_3/O
                         net (fo=1, routed)           1.785     5.408    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_3_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.099    37.441    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    36.991    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                 31.582    

Slack (MET) :             31.872ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.451ns (19.733%)  route 5.902ns (80.267%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.812    -2.235    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/Q
                         net (fo=101, routed)         2.751     0.972    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[3]
    SLICE_X22Y157        LUT4 (Prop_lut4_I3_O)        0.152     1.124 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_98/O
                         net (fo=3, routed)           0.825     1.950    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_98_n_0
    SLICE_X21Y157        LUT6 (Prop_lut6_I4_O)        0.332     2.282 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_100/O
                         net (fo=1, routed)           0.000     2.282    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_100_n_0
    SLICE_X21Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     2.494 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_31/O
                         net (fo=1, routed)           0.729     3.223    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_31_n_0
    SLICE_X24Y156        LUT6 (Prop_lut6_I0_O)        0.299     3.522 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_5/O
                         net (fo=1, routed)           1.596     5.118    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_5_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.099    37.441    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    36.991    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 31.872    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.127ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.061ns (14.947%)  route 6.038ns (85.053%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.812    -2.235    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/Q
                         net (fo=101, routed)         2.753     0.974    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[3]
    SLICE_X24Y158        LUT3 (Prop_lut3_I0_O)        0.154     1.128 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_92/O
                         net (fo=1, routed)           0.674     1.803    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_92_n_0
    SLICE_X24Y158        LUT6 (Prop_lut6_I4_O)        0.327     2.130 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_27/O
                         net (fo=1, routed)           1.026     3.156    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_27_n_0
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     3.280 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_4/O
                         net (fo=1, routed)           1.584     4.864    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_4_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.099    37.441    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    36.991    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.991    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 32.127    

Slack (MET) :             32.153ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.188ns (16.552%)  route 5.989ns (83.448%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.813    -2.234    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X17Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.778 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/Q
                         net (fo=113, routed)         2.277     0.500    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green[1]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.153     0.653 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_295/O
                         net (fo=2, routed)           0.706     1.359    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_295_n_0
    SLICE_X14Y154        LUT6 (Prop_lut6_I2_O)        0.331     1.690 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_149/O
                         net (fo=1, routed)           0.798     2.488    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_149_n_0
    SLICE_X14Y156        LUT5 (Prop_lut5_I4_O)        0.124     2.612 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_59/O
                         net (fo=1, routed)           1.095     3.707    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_59_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_13/O
                         net (fo=1, routed)           1.113     4.944    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_13_n_0
    DSP48_X0Y55          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.597    38.059    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X0Y55          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/CLK
                         clock pessimism             -0.501    37.558    
                         clock uncertainty           -0.099    37.459    
    DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.097    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg
  -------------------------------------------------------------------
                         required time                         37.097    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 32.153    

Slack (MET) :             32.355ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 1.182ns (16.984%)  route 5.777ns (83.016%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.811    -2.236    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y158        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/Q
                         net (fo=104, routed)         2.191     0.412    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I2_O)        0.150     0.562 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_294/O
                         net (fo=1, routed)           0.652     1.214    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_294_n_0
    SLICE_X33Y162        LUT6 (Prop_lut6_I0_O)        0.328     1.542 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_149/O
                         net (fo=1, routed)           0.433     1.975    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_149_n_0
    SLICE_X33Y162        LUT5 (Prop_lut5_I4_O)        0.124     2.099 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_59/O
                         net (fo=1, routed)           0.959     3.058    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_59_n_0
    SLICE_X35Y161        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_13/O
                         net (fo=1, routed)           1.542     4.724    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_13_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.099    37.441    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.079    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         37.079    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 32.355    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.171ns  (logic 2.032ns (28.337%)  route 5.139ns (71.663%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.220     7.171    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y146        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y146        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                 32.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.397%)  route 0.118ns (45.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/aclk
    SLICE_X20Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/Q
                         net (fo=1, routed)           0.118    -0.204    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4_n_5
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.925    -0.227    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/C
                         clock pessimism             -0.198    -0.425    
    SLICE_X19Y157        FDRE (Hold_fdre_C_D)         0.076    -0.349    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/aclk
    SLICE_X23Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.206    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4_n_20
    SLICE_X27Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.924    -0.228    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X27Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/C
                         clock pessimism             -0.198    -0.426    
    SLICE_X27Y157        FDRE (Hold_fdre_C_D)         0.075    -0.351    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.145%)  route 0.187ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.652    -0.460    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X12Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/Q
                         net (fo=2, routed)           0.187    -0.125    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/p_0_in[10]
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.840    -0.311    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/C
                         clock pessimism              0.035    -0.276    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.006    -0.270    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.652    -0.460    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X12Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/Q
                         net (fo=2, routed)           0.183    -0.129    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/p_0_in[12]
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.840    -0.311    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/C
                         clock pessimism              0.035    -0.276    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)        -0.001    -0.277    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.621%)  route 0.240ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.648    -0.464    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X30Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/Q
                         net (fo=1, routed)           0.240    -0.060    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/out_fifo_eol_int
    SLICE_X31Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.836    -0.315    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/aclk
    SLICE_X31Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/C
                         clock pessimism              0.035    -0.280    
    SLICE_X31Y149        FDRE (Hold_fdre_C_D)         0.072    -0.208    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.333%)  route 0.119ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X24Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/Q
                         net (fo=1, routed)           0.119    -0.203    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue[4]
    SLICE_X23Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.926    -0.226    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X23Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/C
                         clock pessimism             -0.198    -0.424    
    SLICE_X23Y156        FDRE (Hold_fdre_C_D)         0.072    -0.352    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.565    -0.547    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/aclk
    SLICE_X34Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/Q
                         net (fo=2, routed)           0.145    -0.238    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/D
    SLICE_X34Y149        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.836    -0.316    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/WCLK
    SLICE_X34Y149        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.215    -0.531    
    SLICE_X34Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.387    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/CLK
                         clock pessimism             -0.198    -0.428    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.174    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.198    -0.428    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.174    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/CLK
                         clock pessimism             -0.198    -0.428    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.174    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y66     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedBlueNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X0Y55     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y59     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y29    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y29    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X0Y67     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BlueNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X0Y54     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/GreenNoise_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y58     MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RedNoise_reg/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_24/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_24_24/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_25_25/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_25_25/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_3_3/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y147   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y148   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_4_4/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X30Y148   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_12/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y151   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y150   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y150   MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clkfbout_MIPSfpga_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MIPSfpga_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  MIPSfpga_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 3.500ns (18.995%)  route 14.926ns (81.005%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.092    14.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.940 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_9__3/O
                         net (fo=2, routed)           1.048    15.988    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.588    
                         clock uncertainty           -0.091    17.497    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.415ns  (logic 3.500ns (19.007%)  route 14.915ns (80.993%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.092    14.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.940 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_9__3/O
                         net (fo=2, routed)           1.037    15.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.588    
                         clock uncertainty           -0.091    17.497    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.235ns  (logic 4.058ns (22.253%)  route 14.177ns (77.746%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.877    15.797    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.826    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 4.058ns (22.397%)  route 14.060ns (77.603%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.760    15.680    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.826    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 4.058ns (22.489%)  route 13.986ns (77.511%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 18.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.685    15.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X3Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.628    18.090    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X3Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.660    
                         clock uncertainty           -0.091    17.570    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.830    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.097ns  (logic 3.500ns (19.340%)  route 14.597ns (80.660%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.125    14.849    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.973 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_18__3/O
                         net (fo=2, routed)           0.687    15.659    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/q_reg[1][0]
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.077ns  (logic 3.500ns (19.361%)  route 14.577ns (80.639%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.125    14.849    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.973 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_18__3/O
                         net (fo=2, routed)           0.667    15.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/q_reg[1][0]
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.129ns  (logic 4.033ns (22.247%)  route 14.096ns (77.753%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.200    13.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/cachewrite_e
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__296/O
                         net (fo=3, routed)           0.878    14.766    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/twstb
    SLICE_X83Y107        LUT2 (Prop_lut2_I0_O)        0.124    14.890 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_17/O
                         net (fo=4, routed)           0.801    15.691    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X3Y45         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X3Y45         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.034    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.034    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 3.500ns (19.387%)  route 14.554ns (80.613%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.121    14.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.968 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.647    15.616    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/q_reg[1][0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 3.500ns (19.387%)  route 14.554ns (80.613%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.121    14.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.968 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.647    15.615    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/q_reg[1][0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                  1.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.564    -0.548    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y61         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X50Y60         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y60         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.091    -0.423    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.314    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.555    -0.557    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y79         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.312    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X54Y79         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.823    -0.329    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X54Y79         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.214    -0.543    
                         clock uncertainty            0.091    -0.453    
    SLICE_X54Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.338    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y63         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.294    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X50Y62         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y62         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.091    -0.425    
    SLICE_X50Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.323    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.563    -0.549    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y81         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.293    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X38Y81         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y81         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.091    -0.425    
    SLICE_X38Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.323    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.362%)  route 0.175ns (51.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.175    -0.211    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X66Y81         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y81         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.091    -0.425    
    SLICE_X66Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.242    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.563    -0.549    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y83         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.176    -0.232    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X66Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.217    -0.536    
                         clock uncertainty            0.091    -0.446    
    SLICE_X66Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.263    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X44Y67         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.294    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X46Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.829    -0.323    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.091    -0.427    
    SLICE_X46Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.325    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.296    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X66Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.217    -0.537    
                         clock uncertainty            0.091    -0.447    
    SLICE_X66Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.330    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.567    -0.545    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.348    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.839    -0.313    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                         clock pessimism             -0.232    -0.545    
                         clock uncertainty            0.091    -0.455    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.071    -0.384    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.164ns (22.798%)  route 0.555ns (77.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.575    -0.537    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X14Y95         FDRE                                         r  MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/Q
                         net (fo=1, routed)           0.555     0.182    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y50         RAMB18E1                                     r  MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.870    -0.282    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.040    -0.242    
                         clock uncertainty            0.091    -0.151    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.145    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.547ns  (logic 0.580ns (8.860%)  route 5.967ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.607    24.115    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.503    37.964    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/C
                         clock pessimism             -0.586    37.378    
                         clock uncertainty           -0.222    37.156    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.429    36.727    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.547ns  (logic 0.580ns (8.860%)  route 5.967ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.607    24.115    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.503    37.964    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/C
                         clock pessimism             -0.586    37.378    
                         clock uncertainty           -0.222    37.156    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.429    36.727    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.748ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.413ns  (logic 0.580ns (9.044%)  route 5.833ns (90.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.474    23.981    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.222    37.158    
    SLICE_X32Y149        FDRE (Setup_fdre_C_R)       -0.429    36.729    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -23.981    
  -------------------------------------------------------------------
                         slack                                 12.748    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.222    37.158    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.729    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.222    37.158    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.729    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.222    37.158    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.729    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.922ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.042%)  route 5.834ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.475    23.982    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.680    38.142    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                         clock pessimism             -0.586    37.556    
                         clock uncertainty           -0.222    37.334    
    SLICE_X32Y150        FDRE (Setup_fdre_C_R)       -0.429    36.905    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         36.905    
                         arrival time                         -23.982    
  -------------------------------------------------------------------
                         slack                                 12.922    

Slack (MET) :             12.922ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.042%)  route 5.834ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.475    23.982    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.680    38.142    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/C
                         clock pessimism             -0.586    37.556    
                         clock uncertainty           -0.222    37.334    
    SLICE_X32Y150        FDRE (Setup_fdre_C_R)       -0.429    36.905    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         36.905    
                         arrival time                         -23.982    
  -------------------------------------------------------------------
                         slack                                 12.922    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.387ns  (logic 0.580ns (9.081%)  route 5.807ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.448    23.955    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.681    38.143    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/C
                         clock pessimism             -0.586    37.557    
                         clock uncertainty           -0.222    37.335    
    SLICE_X26Y156        FDRE (Setup_fdre_C_R)       -0.429    36.906    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                         -23.955    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.387ns  (logic 0.580ns (9.081%)  route 5.807ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.448    23.955    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.681    38.143    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/C
                         clock pessimism             -0.586    37.557    
                         clock uncertainty           -0.222    37.335    
    SLICE_X26Y156        FDRE (Setup_fdre_C_R)       -0.429    36.906    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                         -23.955    
  -------------------------------------------------------------------
                         slack                                 12.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.565%)  route 0.898ns (86.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.898     0.488    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X39Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.222     0.070    
    SLICE_X39Y150        FDRE (Hold_fdre_C_CE)       -0.039     0.031    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.141ns (13.342%)  route 0.916ns (86.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.916     0.506    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X41Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X41Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.222     0.070    
    SLICE_X41Y150        FDRE (Hold_fdre_C_CE)       -0.039     0.031    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.141ns (12.532%)  route 0.984ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.984     0.574    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X40Y152        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X40Y152        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.222     0.070    
    SLICE_X40Y152        FDRE (Hold_fdre_C_CE)       -0.039     0.031    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.141ns (12.060%)  route 1.028ns (87.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.028     0.618    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X38Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.920    -0.232    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X38Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/C
                         clock pessimism              0.079    -0.153    
                         clock uncertainty            0.222     0.069    
    SLICE_X38Y153        FDRE (Hold_fdre_C_CE)       -0.016     0.053    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.045     0.635    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.222     0.071    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.032    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.045     0.635    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.222     0.071    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.032    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.868%)  route 1.259ns (87.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.259     0.849    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/p_2_in
    SLICE_X31Y151        LUT4 (Prop_lut4_I1_O)        0.045     0.894 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_i_1/O
                         net (fo=1, routed)           0.000     0.894    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_i_1_n_0
    SLICE_X31Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.923    -0.229    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X31Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/C
                         clock pessimism              0.079    -0.150    
                         clock uncertainty            0.222     0.072    
    SLICE_X31Y151        FDRE (Hold_fdre_C_D)         0.091     0.163    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.186ns (11.541%)  route 1.426ns (88.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.426     1.015    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/p_2_in
    SLICE_X33Y154        LUT4 (Prop_lut4_I1_O)        0.045     1.060 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_i_1/O
                         net (fo=1, routed)           0.000     1.060    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_i_1_n_0
    SLICE_X33Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X33Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.222     0.071    
    SLICE_X33Y154        FDRE (Hold_fdre_C_D)         0.091     0.162    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.186ns (11.486%)  route 1.433ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.433     1.023    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/p_2_in
    SLICE_X28Y150        LUT3 (Prop_lut3_I0_O)        0.045     1.068 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/BoxEn_i_1/O
                         net (fo=1, routed)           0.000     1.068    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VBoxEn_reg_3
    SLICE_X28Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.924    -0.228    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X28Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/C
                         clock pessimism              0.079    -0.149    
                         clock uncertainty            0.222     0.073    
    SLICE_X28Y150        FDRE (Hold_fdre_C_D)         0.091     0.164    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.141ns (9.193%)  route 1.393ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.393     0.983    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X25Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.926    -0.226    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X25Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/C
                         clock pessimism              0.079    -0.147    
                         clock uncertainty            0.222     0.075    
    SLICE_X25Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.036    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.946    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.547ns  (logic 0.580ns (8.860%)  route 5.967ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.607    24.115    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.503    37.964    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/C
                         clock pessimism             -0.586    37.378    
                         clock uncertainty           -0.222    37.156    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.429    36.727    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.613ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.547ns  (logic 0.580ns (8.860%)  route 5.967ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.607    24.115    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.503    37.964    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/C
                         clock pessimism             -0.586    37.378    
                         clock uncertainty           -0.222    37.156    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.429    36.727    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.613    

Slack (MET) :             12.748ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.413ns  (logic 0.580ns (9.044%)  route 5.833ns (90.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.474    23.981    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.222    37.158    
    SLICE_X32Y149        FDRE (Setup_fdre_C_R)       -0.429    36.729    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -23.981    
  -------------------------------------------------------------------
                         slack                                 12.748    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.222    37.158    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.729    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.222    37.158    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.729    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.222    37.158    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.729    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.922ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.042%)  route 5.834ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.475    23.982    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.680    38.142    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                         clock pessimism             -0.586    37.556    
                         clock uncertainty           -0.222    37.334    
    SLICE_X32Y150        FDRE (Setup_fdre_C_R)       -0.429    36.905    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         36.905    
                         arrival time                         -23.982    
  -------------------------------------------------------------------
                         slack                                 12.922    

Slack (MET) :             12.922ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.042%)  route 5.834ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.475    23.982    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.680    38.142    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/C
                         clock pessimism             -0.586    37.556    
                         clock uncertainty           -0.222    37.334    
    SLICE_X32Y150        FDRE (Setup_fdre_C_R)       -0.429    36.905    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         36.905    
                         arrival time                         -23.982    
  -------------------------------------------------------------------
                         slack                                 12.922    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.387ns  (logic 0.580ns (9.081%)  route 5.807ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.448    23.955    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.681    38.143    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/C
                         clock pessimism             -0.586    37.557    
                         clock uncertainty           -0.222    37.335    
    SLICE_X26Y156        FDRE (Setup_fdre_C_R)       -0.429    36.906    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                         -23.955    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.387ns  (logic 0.580ns (9.081%)  route 5.807ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.448    23.955    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.681    38.143    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/C
                         clock pessimism             -0.586    37.557    
                         clock uncertainty           -0.222    37.335    
    SLICE_X26Y156        FDRE (Setup_fdre_C_R)       -0.429    36.906    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]
  -------------------------------------------------------------------
                         required time                         36.906    
                         arrival time                         -23.955    
  -------------------------------------------------------------------
                         slack                                 12.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.565%)  route 0.898ns (86.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.898     0.488    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X39Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.222     0.070    
    SLICE_X39Y150        FDRE (Hold_fdre_C_CE)       -0.039     0.031    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.141ns (13.342%)  route 0.916ns (86.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.916     0.506    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X41Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X41Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.222     0.070    
    SLICE_X41Y150        FDRE (Hold_fdre_C_CE)       -0.039     0.031    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.141ns (12.532%)  route 0.984ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.984     0.574    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X40Y152        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X40Y152        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.222     0.070    
    SLICE_X40Y152        FDRE (Hold_fdre_C_CE)       -0.039     0.031    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.141ns (12.060%)  route 1.028ns (87.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.028     0.618    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X38Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.920    -0.232    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X38Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/C
                         clock pessimism              0.079    -0.153    
                         clock uncertainty            0.222     0.069    
    SLICE_X38Y153        FDRE (Hold_fdre_C_CE)       -0.016     0.053    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.045     0.635    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.222     0.071    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.032    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.045     0.635    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.222     0.071    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.032    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.868%)  route 1.259ns (87.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.259     0.849    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/p_2_in
    SLICE_X31Y151        LUT4 (Prop_lut4_I1_O)        0.045     0.894 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_i_1/O
                         net (fo=1, routed)           0.000     0.894    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_i_1_n_0
    SLICE_X31Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.923    -0.229    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X31Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/C
                         clock pessimism              0.079    -0.150    
                         clock uncertainty            0.222     0.072    
    SLICE_X31Y151        FDRE (Hold_fdre_C_D)         0.091     0.163    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.186ns (11.541%)  route 1.426ns (88.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.426     1.015    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/p_2_in
    SLICE_X33Y154        LUT4 (Prop_lut4_I1_O)        0.045     1.060 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_i_1/O
                         net (fo=1, routed)           0.000     1.060    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_i_1_n_0
    SLICE_X33Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X33Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.222     0.071    
    SLICE_X33Y154        FDRE (Hold_fdre_C_D)         0.091     0.162    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.186ns (11.486%)  route 1.433ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.433     1.023    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/p_2_in
    SLICE_X28Y150        LUT3 (Prop_lut3_I0_O)        0.045     1.068 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/BoxEn_i_1/O
                         net (fo=1, routed)           0.000     1.068    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VBoxEn_reg_3
    SLICE_X28Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.924    -0.228    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X28Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/C
                         clock pessimism              0.079    -0.149    
                         clock uncertainty            0.222     0.073    
    SLICE_X28Y150        FDRE (Hold_fdre_C_D)         0.091     0.164    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.141ns (9.193%)  route 1.393ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.393     0.983    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X25Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.926    -0.226    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X25Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/C
                         clock pessimism              0.079    -0.147    
                         clock uncertainty            0.222     0.075    
    SLICE_X25Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.036    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.946    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       31.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.952ns (12.449%)  route 6.695ns (87.551%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.808    -2.239    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X23Y162        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/Q
                         net (fo=87, routed)          2.545     0.763    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[0]
    SLICE_X24Y156        LUT5 (Prop_lut5_I2_O)        0.124     0.887 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_206/O
                         net (fo=1, routed)           0.739     1.626    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_206_n_0
    SLICE_X23Y157        LUT5 (Prop_lut5_I3_O)        0.124     1.750 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_87/O
                         net (fo=1, routed)           0.808     2.558    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_87_n_0
    SLICE_X23Y158        LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_25/O
                         net (fo=1, routed)           0.817     3.499    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_25_n_0
    SLICE_X23Y157        LUT6 (Prop_lut6_I3_O)        0.124     3.623 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_3/O
                         net (fo=1, routed)           1.785     5.408    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_3_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.451ns (19.733%)  route 5.902ns (80.267%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.812    -2.235    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/Q
                         net (fo=101, routed)         2.751     0.972    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[3]
    SLICE_X22Y157        LUT4 (Prop_lut4_I3_O)        0.152     1.124 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_98/O
                         net (fo=3, routed)           0.825     1.950    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_98_n_0
    SLICE_X21Y157        LUT6 (Prop_lut6_I4_O)        0.332     2.282 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_100/O
                         net (fo=1, routed)           0.000     2.282    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_100_n_0
    SLICE_X21Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     2.494 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_31/O
                         net (fo=1, routed)           0.729     3.223    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_31_n_0
    SLICE_X24Y156        LUT6 (Prop_lut6_I0_O)        0.299     3.522 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_5/O
                         net (fo=1, routed)           1.596     5.118    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_5_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.124ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.061ns (14.947%)  route 6.038ns (85.053%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.812    -2.235    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/Q
                         net (fo=101, routed)         2.753     0.974    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[3]
    SLICE_X24Y158        LUT3 (Prop_lut3_I0_O)        0.154     1.128 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_92/O
                         net (fo=1, routed)           0.674     1.803    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_92_n_0
    SLICE_X24Y158        LUT6 (Prop_lut6_I4_O)        0.327     2.130 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_27/O
                         net (fo=1, routed)           1.026     3.156    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_27_n_0
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     3.280 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_4/O
                         net (fo=1, routed)           1.584     4.864    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_4_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 32.124    

Slack (MET) :             32.150ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.188ns (16.552%)  route 5.989ns (83.448%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.813    -2.234    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X17Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.778 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/Q
                         net (fo=113, routed)         2.277     0.500    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green[1]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.153     0.653 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_295/O
                         net (fo=2, routed)           0.706     1.359    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_295_n_0
    SLICE_X14Y154        LUT6 (Prop_lut6_I2_O)        0.331     1.690 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_149/O
                         net (fo=1, routed)           0.798     2.488    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_149_n_0
    SLICE_X14Y156        LUT5 (Prop_lut5_I4_O)        0.124     2.612 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_59/O
                         net (fo=1, routed)           1.095     3.707    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_59_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_13/O
                         net (fo=1, routed)           1.113     4.944    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_13_n_0
    DSP48_X0Y55          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.597    38.059    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X0Y55          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/CLK
                         clock pessimism             -0.501    37.558    
                         clock uncertainty           -0.102    37.456    
    DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.094    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg
  -------------------------------------------------------------------
                         required time                         37.094    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 32.150    

Slack (MET) :             32.352ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 1.182ns (16.984%)  route 5.777ns (83.016%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.811    -2.236    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y158        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/Q
                         net (fo=104, routed)         2.191     0.412    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I2_O)        0.150     0.562 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_294/O
                         net (fo=1, routed)           0.652     1.214    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_294_n_0
    SLICE_X33Y162        LUT6 (Prop_lut6_I0_O)        0.328     1.542 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_149/O
                         net (fo=1, routed)           0.433     1.975    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_149_n_0
    SLICE_X33Y162        LUT5 (Prop_lut5_I4_O)        0.124     2.099 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_59/O
                         net (fo=1, routed)           0.959     3.058    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_59_n_0
    SLICE_X35Y161        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_13/O
                         net (fo=1, routed)           1.542     4.724    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_13_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.076    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         37.076    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 32.352    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.171ns  (logic 2.032ns (28.337%)  route 5.139ns (71.663%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.220     7.171    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y146        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y146        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                 32.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.397%)  route 0.118ns (45.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/aclk
    SLICE_X20Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/Q
                         net (fo=1, routed)           0.118    -0.204    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4_n_5
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.925    -0.227    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/C
                         clock pessimism             -0.198    -0.425    
                         clock uncertainty            0.102    -0.323    
    SLICE_X19Y157        FDRE (Hold_fdre_C_D)         0.076    -0.247    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/aclk
    SLICE_X23Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.206    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4_n_20
    SLICE_X27Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.924    -0.228    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X27Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/C
                         clock pessimism             -0.198    -0.426    
                         clock uncertainty            0.102    -0.324    
    SLICE_X27Y157        FDRE (Hold_fdre_C_D)         0.075    -0.249    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.145%)  route 0.187ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.652    -0.460    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X12Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/Q
                         net (fo=2, routed)           0.187    -0.125    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/p_0_in[10]
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.840    -0.311    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/C
                         clock pessimism              0.035    -0.276    
                         clock uncertainty            0.102    -0.174    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.006    -0.168    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.652    -0.460    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X12Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/Q
                         net (fo=2, routed)           0.183    -0.129    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/p_0_in[12]
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.840    -0.311    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/C
                         clock pessimism              0.035    -0.276    
                         clock uncertainty            0.102    -0.174    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)        -0.001    -0.175    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.621%)  route 0.240ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.648    -0.464    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X30Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/Q
                         net (fo=1, routed)           0.240    -0.060    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/out_fifo_eol_int
    SLICE_X31Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.836    -0.315    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/aclk
    SLICE_X31Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/C
                         clock pessimism              0.035    -0.280    
                         clock uncertainty            0.102    -0.178    
    SLICE_X31Y149        FDRE (Hold_fdre_C_D)         0.072    -0.106    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.333%)  route 0.119ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X24Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/Q
                         net (fo=1, routed)           0.119    -0.203    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue[4]
    SLICE_X23Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.926    -0.226    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X23Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/C
                         clock pessimism             -0.198    -0.424    
                         clock uncertainty            0.102    -0.322    
    SLICE_X23Y156        FDRE (Hold_fdre_C_D)         0.072    -0.250    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.565    -0.547    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/aclk
    SLICE_X34Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/Q
                         net (fo=2, routed)           0.145    -0.238    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/D
    SLICE_X34Y149        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.836    -0.316    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/WCLK
    SLICE_X34Y149        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.102    -0.429    
    SLICE_X34Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.285    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/CLK
                         clock pessimism             -0.198    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.072    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.198    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.072    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/CLK
                         clock pessimism             -0.198    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.072    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.426ns  (logic 3.500ns (18.995%)  route 14.926ns (81.005%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.092    14.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.940 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_9__3/O
                         net (fo=2, routed)           1.048    15.988    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.588    
                         clock uncertainty           -0.091    17.497    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.415ns  (logic 3.500ns (19.007%)  route 14.915ns (80.993%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 18.096 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.092    14.816    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X71Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.940 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_9__3/O
                         net (fo=2, routed)           1.037    15.977    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.635    18.096    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/SI_ClkIn
    RAMB18_X2Y35         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.588    
                         clock uncertainty           -0.091    17.497    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.965    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.235ns  (logic 4.058ns (22.253%)  route 14.177ns (77.746%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.877    15.797    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.826    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                         -15.797    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 4.058ns (22.397%)  route 14.060ns (77.603%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.760    15.680    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/q_reg[0][0]
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/SI_ClkIn
    RAMB18_X3Y44         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y44         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.740    16.826    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.044ns  (logic 4.058ns (22.489%)  route 13.986ns (77.511%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 18.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.295    13.859    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/cachewrite_e
    SLICE_X82Y105        LUT6 (Prop_lut6_I1_O)        0.124    13.983 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[1]_i_2__35/O
                         net (fo=2, routed)           0.789    14.772    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/tagwren[1]
    SLICE_X83Y107        LUT2 (Prop_lut2_I1_O)        0.149    14.921 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_1__10/O
                         net (fo=4, routed)           0.685    15.606    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/q_reg[0]_0[0]
    RAMB18_X3Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.628    18.090    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/SI_ClkIn
    RAMB18_X3Y42         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.660    
                         clock uncertainty           -0.091    17.570    
    RAMB18_X3Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.740    16.830    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         16.830    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.309ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.097ns  (logic 3.500ns (19.340%)  route 14.597ns (80.660%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.125    14.849    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.973 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_18__3/O
                         net (fo=2, routed)           0.687    15.659    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/q_reg[1][0]
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.659    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.077ns  (logic 3.500ns (19.361%)  route 14.577ns (80.639%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.125    14.849    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.973 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_18__3/O
                         net (fo=2, routed)           0.667    15.639    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/q_reg[1][0]
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/SI_ClkIn
    RAMB18_X2Y36         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.639    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.129ns  (logic 4.033ns (22.247%)  route 14.096ns (77.753%))
  Logic Levels:           21  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=12)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X59Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y113        FDRE (Prop_fdre_C_Q)         0.419    -2.019 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          1.291    -0.728    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/D[10]
    SLICE_X63Y114        LUT5 (Prop_lut5_I1_O)        0.296    -0.432 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23/O
                         net (fo=1, routed)           0.520     0.088    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_23_n_0
    SLICE_X62Y114        LUT4 (Prop_lut4_I3_O)        0.124     0.212 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1/O
                         net (fo=1, routed)           0.000     0.212    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_18__1_n_0
    SLICE_X62Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.725 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.725    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_5_n_0
    SLICE_X62Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.842 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[1]_i_3/CO[3]
                         net (fo=7, routed)           1.194     2.036    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q_reg[15]_1[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124     2.160 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry2/_utlbentry_pipe_out/cregister/cregister/q[1]_i_2__21/O
                         net (fo=2, routed)           0.597     2.757    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q_reg[0]_6
    SLICE_X64Y118        LUT5 (Prop_lut5_I0_O)        0.150     2.907 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13/O
                         net (fo=2, routed)           0.629     3.535    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[1]_i_5__13_n_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I0_O)        0.326     3.861 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_asid_or_global/q[0]_i_5__30/O
                         net (fo=3, routed)           0.807     4.668    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/pm_dtlb_miss_qual
    SLICE_X63Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.792 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_asid_or_global/q[0]_i_1__172/O
                         net (fo=11, routed)          0.629     5.421    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/mmu_dtmack_m
    SLICE_X59Y105        LUT6 (Prop_lut6_I4_O)        0.124     5.545 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_fb_wb_idx_match_reg/q[3]_i_2__45/O
                         net (fo=225, routed)         0.748     6.293    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q_reg[0]_10
    SLICE_X67Y106        LUT6 (Prop_lut6_I3_O)        0.124     6.417 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_icop_enable_reg/q[0]_i_2__57/O
                         net (fo=47, routed)          0.683     7.100    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q_reg[0]_9
    SLICE_X68Y105        LUT5 (Prop_lut5_I4_O)        0.150     7.250 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15/O
                         net (fo=3, routed)           0.593     7.843    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[3]_i_2__15_n_0
    SLICE_X68Y102        LUT6 (Prop_lut6_I2_O)        0.326     8.169 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_biu_idataval_reg/q[0]_i_3__81/O
                         net (fo=3, routed)           0.312     8.481    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q_reg[3]
    SLICE_X68Y103        LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__119/O
                         net (fo=4, routed)           0.826     9.430    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q_reg[0]_2
    SLICE_X72Y103        LUT2 (Prop_lut2_I1_O)        0.124     9.554 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_retain/q[0]_i_11__17/O
                         net (fo=1, routed)           0.442     9.997    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_9
    SLICE_X72Y102        LUT6 (Prop_lut6_I3_O)        0.124    10.121 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_10__20/O
                         net (fo=1, routed)           0.416    10.536    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q_reg[0]_1
    SLICE_X72Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.660 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_sync_hold/q[0]_i_9__22/O
                         net (fo=3, routed)           0.502    11.163    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/biu_dreqsdone
    SLICE_X73Y105        LUT6 (Prop_lut6_I2_O)        0.124    11.287 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_replinf0_reg/q[0]_i_5__56/O
                         net (fo=1, routed)           0.151    11.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_66
    SLICE_X73Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.562 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__104/O
                         net (fo=7, routed)           0.877    12.439    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_8
    SLICE_X64Y105        LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__297/O
                         net (fo=30, routed)          1.200    13.763    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/cachewrite_e
    SLICE_X80Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[0]_i_1__296/O
                         net (fo=3, routed)           0.878    14.766    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/twstb
    SLICE_X83Y107        LUT2 (Prop_lut2_I0_O)        0.124    14.890 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/mem_reg_i_17/O
                         net (fo=4, routed)           0.801    15.691    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/q_reg[0][0]
    RAMB18_X3Y45         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.624    18.086    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/SI_ClkIn
    RAMB18_X3Y45         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg/CLKARDCLK
                         clock pessimism             -0.429    17.656    
                         clock uncertainty           -0.091    17.566    
    RAMB18_X3Y45         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.034    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         17.034    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 3.500ns (19.387%)  route 14.554ns (80.613%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.121    14.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.968 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.647    15.616    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/q_reg[1][0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 3.500ns (19.387%)  route 14.554ns (80.613%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 18.099 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.609    -2.438    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/SI_ClkIn
    SLICE_X58Y113        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y113        FDRE (Prop_fdre_C_Q)         0.478    -1.960 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[31]/Q
                         net (fo=20, routed)          1.244    -0.716    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[29]_0
    SLICE_X60Y119        LUT6 (Prop_lut6_I0_O)        0.298    -0.418 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13/O
                         net (fo=1, routed)           0.633     0.215    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_12__13_n_0
    SLICE_X60Y114        LUT5 (Prop_lut5_I4_O)        0.124     0.339 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[0]_i_9__16/O
                         net (fo=3, routed)           0.476     0.815    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[26]
    SLICE_X60Y114        LUT3 (Prop_lut3_I2_O)        0.124     0.939 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[1]_i_3__17/O
                         net (fo=3, routed)           0.645     1.585    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[0]_160
    SLICE_X63Y114        LUT4 (Prop_lut4_I0_O)        0.124     1.709 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[2]_i_3__14/O
                         net (fo=30, routed)          0.924     2.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q_reg[14]_0
    SLICE_X63Y118        LUT4 (Prop_lut4_I0_O)        0.124     2.757 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/_utlbentry_pipe_out/cregister/cregister/q[21]_i_5__3/O
                         net (fo=22, routed)          1.521     4.278    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[0]_11
    SLICE_X82Y121        LUT6 (Prop_lut6_I5_O)        0.124     4.402 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q[8]_i_2__6/O
                         net (fo=1, routed)           0.720     5.122    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[38]_0
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124     5.246 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q[8]_i_1__28/O
                         net (fo=11, routed)          0.851     6.097    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[51][8]
    SLICE_X84Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.221 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11/O
                         net (fo=1, routed)           0.410     6.632    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_17__11_n_0
    SLICE_X83Y112        LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23/O
                         net (fo=1, routed)           0.000     6.756    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q[0]_i_10__23_n_0
    SLICE_X83Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.154 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4/CO[3]
                         net (fo=1, routed)           0.000     7.154    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__4_n_0
    SLICE_X83Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__5/CO[3]
                         net (fo=1, routed)           1.188     8.456    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[21][0]
    SLICE_X81Y104        LUT4 (Prop_lut4_I1_O)        0.124     8.580 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__143/O
                         net (fo=2, routed)           0.613     9.192    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[1]_4
    SLICE_X79Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.316 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_3__94/O
                         net (fo=12, routed)          0.928    10.245    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X69Y107        LUT6 (Prop_lut6_I2_O)        0.124    10.369 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dstore_m_reg/q[3]_i_5__16/O
                         net (fo=1, routed)           0.595    10.964    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q_reg[0]_22
    SLICE_X67Y106        LUT4 (Prop_lut4_I3_O)        0.150    11.114 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_dccop_w/q[3]_i_3__30/O
                         net (fo=7, routed)           0.518    11.633    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_25
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.326    11.959 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_3__11/O
                         net (fo=6, routed)           0.677    12.636    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q_reg[0]_20
    SLICE_X69Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.760 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_raw_fb_tag_l_3_0_/cregister/cregister/q[0]_i_1__319/O
                         net (fo=38, routed)          0.839    13.599    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X64Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.723 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.121    14.844    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[1]_5
    SLICE_X72Y94         LUT3 (Prop_lut3_I0_O)        0.124    14.968 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/dcc/fb/_fb_active_entry_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.647    15.615    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/q_reg[1][0]
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.638    18.099    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/SI_ClkIn
    RAMB18_X2Y37         RAMB18E1                                     r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism             -0.509    17.591    
                         clock uncertainty           -0.091    17.500    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    16.968    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         16.968    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                  1.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.564    -0.548    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y61         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.115    -0.292    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X50Y60         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y60         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.194    -0.513    
                         clock uncertainty            0.091    -0.423    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.314    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.329ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.555    -0.557    MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y79         FDRE                                         r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  MIPSfpga_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.104    -0.312    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X54Y79         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.823    -0.329    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X54Y79         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.214    -0.543    
                         clock uncertainty            0.091    -0.453    
    SLICE_X54Y79         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.338    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.055%)  route 0.115ns (44.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X49Y63         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.294    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X50Y62         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y62         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.091    -0.425    
    SLICE_X50Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.323    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.563    -0.549    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y81         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.293    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X38Y81         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y81         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.091    -0.425    
    SLICE_X38Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.323    MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.362%)  route 0.175ns (51.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X70Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.175    -0.211    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X66Y81         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.831    -0.321    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y81         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.194    -0.515    
                         clock uncertainty            0.091    -0.425    
    SLICE_X66Y81         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.242    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.563    -0.549    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y83         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[23]/Q
                         net (fo=1, routed)           0.176    -0.232    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X66Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.833    -0.319    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y83         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.217    -0.536    
                         clock uncertainty            0.091    -0.446    
    SLICE_X66Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.263    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.920%)  route 0.116ns (45.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X44Y67         FDRE                                         r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/Q
                         net (fo=1, routed)           0.116    -0.294    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X46Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.829    -0.323    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y67         SRL16E                                       r  MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                         clock pessimism             -0.194    -0.517    
                         clock uncertainty            0.091    -0.427    
    SLICE_X46Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.325    MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.562    -0.550    MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  MIPSfpga_system_i/PWM_w_Int_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.296    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X66Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.832    -0.320    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y82         SRLC32E                                      r  MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.217    -0.537    
                         clock uncertainty            0.091    -0.447    
    SLICE_X66Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.330    MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.567    -0.545    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.348    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/ip2bus_rdack_d1
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.839    -0.313    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg/C
                         clock pessimism             -0.232    -0.545    
                         clock uncertainty            0.091    -0.455    
    SLICE_X39Y90         FDRE (Hold_fdre_C_D)         0.071    -0.384    MIPSfpga_system_i/axi_uart16550_0/U0/XUART_I_1/IPIC_IF_I_1/IP2Bus_RdAcknowledge_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.164ns (22.798%)  route 0.555ns (77.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.575    -0.537    MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X14Y95         FDRE                                         r  MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.373 r  MIPSfpga_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/Q
                         net (fo=1, routed)           0.555     0.182    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y50         RAMB18E1                                     r  MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.870    -0.282    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y50         RAMB18E1                                     r  MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.040    -0.242    
                         clock uncertainty            0.091    -0.151    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.145    MIPSfpga_system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.145    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.615ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.547ns  (logic 0.580ns (8.860%)  route 5.967ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.607    24.115    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.503    37.964    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/C
                         clock pessimism             -0.586    37.378    
                         clock uncertainty           -0.219    37.159    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.429    36.730    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         36.730    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.615    

Slack (MET) :             12.615ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.547ns  (logic 0.580ns (8.860%)  route 5.967ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.607    24.115    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.503    37.964    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/C
                         clock pessimism             -0.586    37.378    
                         clock uncertainty           -0.219    37.159    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.429    36.730    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]
  -------------------------------------------------------------------
                         required time                         36.730    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.615    

Slack (MET) :             12.751ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.413ns  (logic 0.580ns (9.044%)  route 5.833ns (90.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.474    23.981    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.219    37.161    
    SLICE_X32Y149        FDRE (Setup_fdre_C_R)       -0.429    36.732    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -23.981    
  -------------------------------------------------------------------
                         slack                                 12.751    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.219    37.161    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.732    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.219    37.161    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.732    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.219    37.161    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.732    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.042%)  route 5.834ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.475    23.982    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.680    38.142    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                         clock pessimism             -0.586    37.556    
                         clock uncertainty           -0.219    37.336    
    SLICE_X32Y150        FDRE (Setup_fdre_C_R)       -0.429    36.907    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                         -23.982    
  -------------------------------------------------------------------
                         slack                                 12.925    

Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.042%)  route 5.834ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.475    23.982    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.680    38.142    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/C
                         clock pessimism             -0.586    37.556    
                         clock uncertainty           -0.219    37.336    
    SLICE_X32Y150        FDRE (Setup_fdre_C_R)       -0.429    36.907    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                         -23.982    
  -------------------------------------------------------------------
                         slack                                 12.925    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.387ns  (logic 0.580ns (9.081%)  route 5.807ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.448    23.955    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.681    38.143    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/C
                         clock pessimism             -0.586    37.557    
                         clock uncertainty           -0.219    37.337    
    SLICE_X26Y156        FDRE (Setup_fdre_C_R)       -0.429    36.908    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                         -23.955    
  -------------------------------------------------------------------
                         slack                                 12.953    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.387ns  (logic 0.580ns (9.081%)  route 5.807ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.448    23.955    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.681    38.143    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/C
                         clock pessimism             -0.586    37.557    
                         clock uncertainty           -0.219    37.337    
    SLICE_X26Y156        FDRE (Setup_fdre_C_R)       -0.429    36.908    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                         -23.955    
  -------------------------------------------------------------------
                         slack                                 12.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.565%)  route 0.898ns (86.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.898     0.488    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X39Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.219     0.067    
    SLICE_X39Y150        FDRE (Hold_fdre_C_CE)       -0.039     0.028    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.141ns (13.342%)  route 0.916ns (86.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.916     0.506    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X41Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X41Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.219     0.067    
    SLICE_X41Y150        FDRE (Hold_fdre_C_CE)       -0.039     0.028    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.141ns (12.532%)  route 0.984ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.984     0.574    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X40Y152        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X40Y152        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.219     0.067    
    SLICE_X40Y152        FDRE (Hold_fdre_C_CE)       -0.039     0.028    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.141ns (12.060%)  route 1.028ns (87.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.028     0.618    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X38Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.920    -0.232    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X38Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/C
                         clock pessimism              0.079    -0.153    
                         clock uncertainty            0.219     0.066    
    SLICE_X38Y153        FDRE (Hold_fdre_C_CE)       -0.016     0.050    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.045     0.635    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.219     0.068    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.029    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.045     0.635    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.219     0.068    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.029    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.868%)  route 1.259ns (87.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.259     0.849    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/p_2_in
    SLICE_X31Y151        LUT4 (Prop_lut4_I1_O)        0.045     0.894 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_i_1/O
                         net (fo=1, routed)           0.000     0.894    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_i_1_n_0
    SLICE_X31Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.923    -0.229    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X31Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/C
                         clock pessimism              0.079    -0.150    
                         clock uncertainty            0.219     0.069    
    SLICE_X31Y151        FDRE (Hold_fdre_C_D)         0.091     0.160    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.186ns (11.541%)  route 1.426ns (88.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.426     1.015    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/p_2_in
    SLICE_X33Y154        LUT4 (Prop_lut4_I1_O)        0.045     1.060 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_i_1/O
                         net (fo=1, routed)           0.000     1.060    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_i_1_n_0
    SLICE_X33Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X33Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.219     0.068    
    SLICE_X33Y154        FDRE (Hold_fdre_C_D)         0.091     0.159    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.186ns (11.486%)  route 1.433ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.433     1.023    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/p_2_in
    SLICE_X28Y150        LUT3 (Prop_lut3_I0_O)        0.045     1.068 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/BoxEn_i_1/O
                         net (fo=1, routed)           0.000     1.068    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VBoxEn_reg_3
    SLICE_X28Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.924    -0.228    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X28Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/C
                         clock pessimism              0.079    -0.149    
                         clock uncertainty            0.219     0.070    
    SLICE_X28Y150        FDRE (Hold_fdre_C_D)         0.091     0.161    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.141ns (9.193%)  route 1.393ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.393     0.983    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X25Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.926    -0.226    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X25Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/C
                         clock pessimism              0.079    -0.147    
                         clock uncertainty            0.219     0.072    
    SLICE_X25Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.033    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.949    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0
  To Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.580ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 0.952ns (12.449%)  route 6.695ns (87.551%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.808    -2.239    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X23Y162        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[0]/Q
                         net (fo=87, routed)          2.545     0.763    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[0]
    SLICE_X24Y156        LUT5 (Prop_lut5_I2_O)        0.124     0.887 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_206/O
                         net (fo=1, routed)           0.739     1.626    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_206_n_0
    SLICE_X23Y157        LUT5 (Prop_lut5_I3_O)        0.124     1.750 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_87/O
                         net (fo=1, routed)           0.808     2.558    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_87_n_0
    SLICE_X23Y158        LUT6 (Prop_lut6_I0_O)        0.124     2.682 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_25/O
                         net (fo=1, routed)           0.817     3.499    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_25_n_0
    SLICE_X23Y157        LUT6 (Prop_lut6_I3_O)        0.124     3.623 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_3/O
                         net (fo=1, routed)           1.785     5.408    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_3_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                 31.580    

Slack (MET) :             31.870ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 1.451ns (19.733%)  route 5.902ns (80.267%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.812    -2.235    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/Q
                         net (fo=101, routed)         2.751     0.972    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[3]
    SLICE_X22Y157        LUT4 (Prop_lut4_I3_O)        0.152     1.124 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_98/O
                         net (fo=3, routed)           0.825     1.950    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_98_n_0
    SLICE_X21Y157        LUT6 (Prop_lut6_I4_O)        0.332     2.282 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_100/O
                         net (fo=1, routed)           0.000     2.282    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_100_n_0
    SLICE_X21Y157        MUXF7 (Prop_muxf7_I0_O)      0.212     2.494 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_31/O
                         net (fo=1, routed)           0.729     3.223    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_31_n_0
    SLICE_X24Y156        LUT6 (Prop_lut6_I0_O)        0.299     3.522 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_5/O
                         net (fo=1, routed)           1.596     5.118    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_5_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                 31.870    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.113ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.480ns  (logic 2.032ns (27.165%)  route 5.448ns (72.835%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.529     7.480    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y145        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y145        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                 32.113    

Slack (MET) :             32.124ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.061ns (14.947%)  route 6.038ns (85.053%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.812    -2.235    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y157        FDRE (Prop_fdre_C_Q)         0.456    -1.779 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red_reg[3]/Q
                         net (fo=101, routed)         2.753     0.974    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG2Red[3]
    SLICE_X24Y158        LUT3 (Prop_lut3_I0_O)        0.154     1.128 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_92/O
                         net (fo=1, routed)           0.674     1.803    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_92_n_0
    SLICE_X24Y158        LUT6 (Prop_lut6_I4_O)        0.327     2.130 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_27/O
                         net (fo=1, routed)           1.026     3.156    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_27_n_0
    SLICE_X21Y158        LUT6 (Prop_lut6_I0_O)        0.124     3.280 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_4/O
                         net (fo=1, routed)           1.584     4.864    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_4_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    36.988    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         36.988    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                 32.124    

Slack (MET) :             32.150ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.188ns (16.552%)  route 5.989ns (83.448%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.941ns = ( 38.059 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.813    -2.234    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X17Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y153        FDRE (Prop_fdre_C_Q)         0.456    -1.778 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green_reg[1]/Q
                         net (fo=113, routed)         2.277     0.500    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Green[1]
    SLICE_X14Y154        LUT4 (Prop_lut4_I2_O)        0.153     0.653 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_295/O
                         net (fo=2, routed)           0.706     1.359    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_295_n_0
    SLICE_X14Y154        LUT6 (Prop_lut6_I2_O)        0.331     1.690 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_149/O
                         net (fo=1, routed)           0.798     2.488    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_149_n_0
    SLICE_X14Y156        LUT5 (Prop_lut5_I4_O)        0.124     2.612 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_59/O
                         net (fo=1, routed)           1.095     3.707    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_59_n_0
    SLICE_X14Y152        LUT6 (Prop_lut6_I5_O)        0.124     3.831 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_13/O
                         net (fo=1, routed)           1.113     4.944    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg_i_13_n_0
    DSP48_X0Y55          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.597    38.059    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X0Y55          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg/CLK
                         clock pessimism             -0.501    37.558    
                         clock uncertainty           -0.102    37.456    
    DSP48_X0Y55          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.094    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedGreenNoise_reg
  -------------------------------------------------------------------
                         required time                         37.094    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 32.150    

Slack (MET) :             32.352ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 1.182ns (16.984%)  route 5.777ns (83.016%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.959ns = ( 38.041 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.347    -5.612 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.469    -4.143    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.811    -2.236    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y158        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y158        FDRE (Prop_fdre_C_Q)         0.456    -1.780 f  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[0]/Q
                         net (fo=104, routed)         2.191     0.412    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red[0]
    SLICE_X34Y162        LUT4 (Prop_lut4_I2_O)        0.150     0.562 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_294/O
                         net (fo=1, routed)           0.652     1.214    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_294_n_0
    SLICE_X33Y162        LUT6 (Prop_lut6_I0_O)        0.328     1.542 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_149/O
                         net (fo=1, routed)           0.433     1.975    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_149_n_0
    SLICE_X33Y162        LUT5 (Prop_lut5_I4_O)        0.124     2.099 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_59/O
                         net (fo=1, routed)           0.959     3.058    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_59_n_0
    SLICE_X35Y161        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_13/O
                         net (fo=1, routed)           1.542     4.724    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg_i_13_n_0
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.579    38.041    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    DSP48_X1Y59          DSP48E1                                      r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg/CLK
                         clock pessimism             -0.501    37.540    
                         clock uncertainty           -0.102    37.438    
    DSP48_X1Y59          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362    37.076    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/ExtendedRedNoise_reg
  -------------------------------------------------------------------
                         required time                         37.076    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                 32.352    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        7.171ns  (logic 2.032ns (28.337%)  route 5.139ns (71.663%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=2)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y145                                     0.000     0.000 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/C
    SLICE_X32Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/Q
                         net (fo=2, routed)           1.432     1.888    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom[1]
    SLICE_X30Y142        LUT2 (Prop_lut2_I0_O)        0.124     2.012 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4/O
                         net (fo=1, routed)           0.000     2.012    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom[3]_i_4_n_0
    SLICE_X30Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.545 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.545    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[3]_i_1_n_0
    SLICE_X30Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.882 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.812     3.694    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ptr_diff_rd_dom_comb0_out[5]
    SLICE_X31Y142        LUT6 (Prop_lut6_I4_O)        0.306     4.000 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8/O
                         net (fo=1, routed)           0.575     4.575    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_8_n_0
    SLICE_X31Y144        LUT6 (Prop_lut6_I5_O)        0.124     4.699 f  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_rep[9]_i_3/O
                         net (fo=2, routed)           1.100     5.799    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/empty_comb
    SLICE_X28Y147        LUT2 (Prop_lut2_I1_O)        0.152     5.951 r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_sync_i/rd_ptr_rep[9]_i_1/O
                         net (fo=22, routed)          1.220     7.171    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/sel[0]
    SLICE_X28Y146        FDRE                                         r  MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X28Y146        FDRE (Setup_fdre_C_CE)      -0.407    39.593    MIPSfpga_system_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         39.593    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                 32.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.397%)  route 0.118ns (45.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/aclk
    SLICE_X20Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[24]/Q
                         net (fo=1, routed)           0.118    -0.204    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4_n_5
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.925    -0.227    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X19Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]/C
                         clock pessimism             -0.198    -0.425    
                         clock uncertainty            0.102    -0.323    
    SLICE_X19Y157        FDRE (Hold_fdre_C_D)         0.076    -0.247    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/aclk
    SLICE_X23Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y157        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4/random_num_reg[9]/Q
                         net (fo=1, routed)           0.116    -0.206    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG4_n_20
    SLICE_X27Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.924    -0.228    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X27Y157        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]/C
                         clock pessimism             -0.198    -0.426    
                         clock uncertainty            0.102    -0.324    
    SLICE_X27Y157        FDRE (Hold_fdre_C_D)         0.075    -0.249    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RandPRNG4Red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.145%)  route 0.187ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.652    -0.460    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X12Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[9]/Q
                         net (fo=2, routed)           0.187    -0.125    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/p_0_in[10]
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.840    -0.311    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]/C
                         clock pessimism              0.035    -0.276    
                         clock uncertainty            0.102    -0.174    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.006    -0.168    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[10]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.652    -0.460    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X12Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y150        FDRE (Prop_fdre_C_Q)         0.148    -0.312 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/rand_temp_reg[11]/Q
                         net (fo=2, routed)           0.183    -0.129    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/p_0_in[12]
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.840    -0.311    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/aclk
    SLICE_X10Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]/C
                         clock pessimism              0.035    -0.276    
                         clock uncertainty            0.102    -0.174    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)        -0.001    -0.175    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/PRNG2/random_num_reg[12]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.621%)  route 0.240ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.648    -0.464    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X30Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y154        FDRE (Prop_fdre_C_Q)         0.164    -0.300 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.out_fifo_eol_int_reg/Q
                         net (fo=1, routed)           0.240    -0.060    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/out_fifo_eol_int
    SLICE_X31Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.836    -0.315    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/aclk
    SLICE_X31Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]/C
                         clock pessimism              0.035    -0.280    
                         clock uncertainty            0.102    -0.178    
    SLICE_X31Y149        FDRE (Hold_fdre_C_D)         0.072    -0.106    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/OutEOLDelay/needs_delay.shift_register_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.333%)  route 0.119ns (45.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X24Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_blue_reg[4]/Q
                         net (fo=1, routed)           0.119    -0.203    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue[4]
    SLICE_X23Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.926    -0.226    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X23Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]/C
                         clock pessimism             -0.198    -0.424    
                         clock uncertainty            0.102    -0.322    
    SLICE_X23Y156        FDRE (Hold_fdre_C_D)         0.072    -0.250    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.565    -0.547    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/aclk
    SLICE_X34Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VideoOutDelay/needs_delay.shift_register_reg[6][18]/Q
                         net (fo=2, routed)           0.145    -0.238    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/D
    SLICE_X34Y149        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.836    -0.316    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/WCLK
    SLICE_X34Y149        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP/CLK
                         clock pessimism             -0.215    -0.531    
                         clock uncertainty            0.102    -0.429    
    SLICE_X34Y149        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.285    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP/CLK
                         clock pessimism             -0.198    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.072    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/DP
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.198    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.072    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out2_MIPSfpga_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.167%)  route 0.297ns (67.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.649    -0.463    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/Q
                         net (fo=85, routed)          0.297    -0.024    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/A2
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/WCLK
    SLICE_X34Y150        RAMD32                                       r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP/CLK
                         clock pessimism             -0.198    -0.428    
                         clock uncertainty            0.102    -0.326    
    SLICE_X34Y150        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.072    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_14_14/DP
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MIPSfpga_system_clk_wiz_0_0_1
  To Clock:  clk_out2_MIPSfpga_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.615ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.547ns  (logic 0.580ns (8.860%)  route 5.967ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.607    24.115    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.503    37.964    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]/C
                         clock pessimism             -0.586    37.378    
                         clock uncertainty           -0.219    37.159    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.429    36.730    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[1]
  -------------------------------------------------------------------
                         required time                         36.730    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.615    

Slack (MET) :             12.615ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.547ns  (logic 0.580ns (8.860%)  route 5.967ns (91.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.607    24.115    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.503    37.964    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]/C
                         clock pessimism             -0.586    37.378    
                         clock uncertainty           -0.219    37.159    
    SLICE_X39Y149        FDRE (Setup_fdre_C_R)       -0.429    36.730    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_red_out_reg[7]
  -------------------------------------------------------------------
                         required time                         36.730    
                         arrival time                         -24.115    
  -------------------------------------------------------------------
                         slack                                 12.615    

Slack (MET) :             12.751ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.413ns  (logic 0.580ns (9.044%)  route 5.833ns (90.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.474    23.981    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y149        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.219    37.161    
    SLICE_X32Y149        FDRE (Setup_fdre_C_R)       -0.429    36.732    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[0]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -23.981    
  -------------------------------------------------------------------
                         slack                                 12.751    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.219    37.161    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.732    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/full_int_reg
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.219    37.161    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.732    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[1]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.893ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.271ns  (logic 0.580ns (9.249%)  route 5.691ns (90.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.332    23.839    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.505    37.966    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y148        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]/C
                         clock pessimism             -0.586    37.380    
                         clock uncertainty           -0.219    37.161    
    SLICE_X32Y148        FDRE (Setup_fdre_C_R)       -0.429    36.732    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/read_ptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 12.893    

Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.042%)  route 5.834ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.475    23.982    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.680    38.142    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]/C
                         clock pessimism             -0.586    37.556    
                         clock uncertainty           -0.219    37.336    
    SLICE_X32Y150        FDRE (Setup_fdre_C_R)       -0.429    36.907    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[2]
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                         -23.982    
  -------------------------------------------------------------------
                         slack                                 12.925    

Slack (MET) :             12.925ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.414ns  (logic 0.580ns (9.042%)  route 5.834ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 38.142 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.475    23.982    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/sclr
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.680    38.142    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/aclk
    SLICE_X32Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]/C
                         clock pessimism             -0.586    37.556    
                         clock uncertainty           -0.219    37.336    
    SLICE_X32Y150        FDRE (Setup_fdre_C_R)       -0.429    36.907    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/write_ptr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                         -23.982    
  -------------------------------------------------------------------
                         slack                                 12.925    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.387ns  (logic 0.580ns (9.081%)  route 5.807ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.448    23.955    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.681    38.143    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]/C
                         clock pessimism             -0.586    37.557    
                         clock uncertainty           -0.219    37.337    
    SLICE_X26Y156        FDRE (Setup_fdre_C_R)       -0.429    36.908    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[4]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                         -23.955    
  -------------------------------------------------------------------
                         slack                                 12.953    

Slack (MET) :             12.953ns  (required time - arrival time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@40.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@20.000ns)
  Data Path Delay:        6.387ns  (logic 0.580ns (9.081%)  route 5.807ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.857ns = ( 38.143 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.432ns = ( 17.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.586ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    14.388 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    15.857    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       1.615    17.568    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456    18.024 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         3.359    21.383    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X28Y150        LUT1 (Prop_lut1_I0_O)        0.124    21.507 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/eol_d1_i_1/O
                         net (fo=55, routed)          2.448    23.955    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/sclr
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.619    34.973 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.397    36.370    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         1.681    38.143    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X26Y156        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]/C
                         clock pessimism             -0.586    37.557    
                         clock uncertainty           -0.219    37.337    
    SLICE_X26Y156        FDRE (Setup_fdre_C_R)       -0.429    36.908    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/RGB444OutGen.t_blue_out_reg[5]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                         -23.955    
  -------------------------------------------------------------------
                         slack                                 12.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.141ns (13.565%)  route 0.898ns (86.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.898     0.488    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X39Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X39Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.219     0.067    
    SLICE_X39Y150        FDRE (Hold_fdre_C_CE)       -0.039     0.028    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.141ns (13.342%)  route 0.916ns (86.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.916     0.506    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X41Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X41Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.219     0.067    
    SLICE_X41Y150        FDRE (Hold_fdre_C_CE)       -0.039     0.028    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.141ns (12.532%)  route 0.984ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         0.984     0.574    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X40Y152        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.921    -0.231    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X40Y152        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]/C
                         clock pessimism              0.079    -0.152    
                         clock uncertainty            0.219     0.067    
    SLICE_X40Y152        FDRE (Hold_fdre_C_CE)       -0.039     0.028    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.028    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.141ns (12.060%)  route 1.028ns (87.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.028     0.618    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X38Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.920    -0.232    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X38Y153        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]/C
                         clock pessimism              0.079    -0.153    
                         clock uncertainty            0.219     0.066    
    SLICE_X38Y153        FDRE (Hold_fdre_C_CE)       -0.016     0.050    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.045     0.635    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.219     0.068    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.029    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.141ns (11.888%)  route 1.045ns (88.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.045     0.635    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X37Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.219     0.068    
    SLICE_X37Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.029    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.186ns (12.868%)  route 1.259ns (87.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.259     0.849    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/p_2_in
    SLICE_X31Y151        LUT4 (Prop_lut4_I1_O)        0.045     0.894 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_i_1/O
                         net (fo=1, routed)           0.000     0.894    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_i_1_n_0
    SLICE_X31Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.923    -0.229    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X31Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg/C
                         clock pessimism              0.079    -0.150    
                         clock uncertainty            0.219     0.069    
    SLICE_X31Y151        FDRE (Hold_fdre_C_D)         0.091     0.160    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.fifo_wr_i_reg
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.186ns (11.541%)  route 1.426ns (88.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.426     1.015    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/p_2_in
    SLICE_X33Y154        LUT4 (Prop_lut4_I1_O)        0.045     1.060 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_i_1/O
                         net (fo=1, routed)           0.000     1.060    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_i_1_n_0
    SLICE_X33Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.922    -0.230    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/aclk
    SLICE_X33Y154        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg/C
                         clock pessimism              0.079    -0.151    
                         clock uncertainty            0.219     0.068    
    SLICE_X33Y154        FDRE (Hold_fdre_C_D)         0.091     0.159    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/axi_control_module_local.axi_control/NO_VTIMING_IF.core_en_i_reg
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.186ns (11.486%)  route 1.433ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 f  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.433     1.023    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/p_2_in
    SLICE_X28Y150        LUT3 (Prop_lut3_I0_O)        0.045     1.068 r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/BoxEn_i_1/O
                         net (fo=1, routed)           0.000     1.068    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/VBoxEn_reg_3
    SLICE_X28Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.924    -0.228    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X28Y150        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg/C
                         clock pessimism              0.079    -0.149    
                         clock uncertainty            0.219     0.070    
    SLICE_X28Y150        FDRE (Hold_fdre_C_D)         0.091     0.161    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/BoxEn_reg
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_MIPSfpga_system_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_MIPSfpga_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.141ns (9.193%)  route 1.393ns (90.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    MIPSfpga_system_i/clk_wiz_0/inst/clk_out1_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11795, routed)       0.561    -0.551    MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/SI_ClkIn
    SLICE_X61Y102        FDRE                                         r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/biu/_greset_n/q_reg[0]/Q
                         net (fo=137, routed)         1.393     0.983    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/p_2_in
    SLICE_X25Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_MIPSfpga_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MIPSfpga_system_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    MIPSfpga_system_i/clk_wiz_0/inst/clk_in1_MIPSfpga_system_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.563    -1.644 r  MIPSfpga_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.464    -1.181    MIPSfpga_system_i/clk_wiz_0/inst/clk_out2_MIPSfpga_system_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  MIPSfpga_system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=803, routed)         0.926    -0.226    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/aclk
    SLICE_X25Y151        FDRE                                         r  MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]/C
                         clock pessimism              0.079    -0.147    
                         clock uncertainty            0.219     0.072    
    SLICE_X25Y151        FDRE (Hold_fdre_C_CE)       -0.039     0.033    MIPSfpga_system_i/v_tpg_0/U0/tpg_top_inst/intcore/bar_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.949    





