// Seed: 765282607
module module_0;
  assign id_1 = 1;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6
    , id_9,
    output wand id_7
);
  wire id_10;
  wire id_11;
  assign id_3 = id_9;
  assign id_5 = 1;
  wire id_12;
  module_0 modCall_1 ();
  uwire id_13 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  initial #1 id_4 <= 1'h0;
  module_0 modCall_1 ();
endmodule
