#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e9e700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e9e890 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e8f2d0 .functor NOT 1, L_0x1effa80, C4<0>, C4<0>, C4<0>;
L_0x1eff860 .functor XOR 2, L_0x1eff720, L_0x1eff7c0, C4<00>, C4<00>;
L_0x1eff970 .functor XOR 2, L_0x1eff860, L_0x1eff8d0, C4<00>, C4<00>;
v0x1ef6aa0_0 .net *"_ivl_10", 1 0, L_0x1eff8d0;  1 drivers
v0x1ef6ba0_0 .net *"_ivl_12", 1 0, L_0x1eff970;  1 drivers
v0x1ef6c80_0 .net *"_ivl_2", 1 0, L_0x1eff680;  1 drivers
v0x1ef6d40_0 .net *"_ivl_4", 1 0, L_0x1eff720;  1 drivers
v0x1ef6e20_0 .net *"_ivl_6", 1 0, L_0x1eff7c0;  1 drivers
v0x1ef6f50_0 .net *"_ivl_8", 1 0, L_0x1eff860;  1 drivers
v0x1ef7030_0 .net "a", 0 0, v0x1ef0d60_0;  1 drivers
v0x1ef70d0_0 .net "b", 0 0, v0x1ef0e00_0;  1 drivers
v0x1ef7170_0 .net "c", 0 0, v0x1ef0ea0_0;  1 drivers
v0x1ef7210_0 .var "clk", 0 0;
v0x1ef72b0_0 .net "d", 0 0, v0x1ef0fe0_0;  1 drivers
v0x1ef7350_0 .net "out_pos_dut", 0 0, L_0x1eff370;  1 drivers
v0x1ef73f0_0 .net "out_pos_ref", 0 0, L_0x1ef8920;  1 drivers
v0x1ef7490_0 .net "out_sop_dut", 0 0, L_0x1efa3f0;  1 drivers
v0x1ef7530_0 .net "out_sop_ref", 0 0, L_0x1ecb510;  1 drivers
v0x1ef75d0_0 .var/2u "stats1", 223 0;
v0x1ef7670_0 .var/2u "strobe", 0 0;
v0x1ef7710_0 .net "tb_match", 0 0, L_0x1effa80;  1 drivers
v0x1ef77e0_0 .net "tb_mismatch", 0 0, L_0x1e8f2d0;  1 drivers
v0x1ef7880_0 .net "wavedrom_enable", 0 0, v0x1ef12b0_0;  1 drivers
v0x1ef7950_0 .net "wavedrom_title", 511 0, v0x1ef1350_0;  1 drivers
L_0x1eff680 .concat [ 1 1 0 0], L_0x1ef8920, L_0x1ecb510;
L_0x1eff720 .concat [ 1 1 0 0], L_0x1ef8920, L_0x1ecb510;
L_0x1eff7c0 .concat [ 1 1 0 0], L_0x1eff370, L_0x1efa3f0;
L_0x1eff8d0 .concat [ 1 1 0 0], L_0x1ef8920, L_0x1ecb510;
L_0x1effa80 .cmp/eeq 2, L_0x1eff680, L_0x1eff970;
S_0x1e9ea20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e9e890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e8f6b0 .functor AND 1, v0x1ef0ea0_0, v0x1ef0fe0_0, C4<1>, C4<1>;
L_0x1e8fa90 .functor NOT 1, v0x1ef0d60_0, C4<0>, C4<0>, C4<0>;
L_0x1e8fe70 .functor NOT 1, v0x1ef0e00_0, C4<0>, C4<0>, C4<0>;
L_0x1e900f0 .functor AND 1, L_0x1e8fa90, L_0x1e8fe70, C4<1>, C4<1>;
L_0x1ea93a0 .functor AND 1, L_0x1e900f0, v0x1ef0ea0_0, C4<1>, C4<1>;
L_0x1ecb510 .functor OR 1, L_0x1e8f6b0, L_0x1ea93a0, C4<0>, C4<0>;
L_0x1ef7da0 .functor NOT 1, v0x1ef0e00_0, C4<0>, C4<0>, C4<0>;
L_0x1ef7e10 .functor OR 1, L_0x1ef7da0, v0x1ef0fe0_0, C4<0>, C4<0>;
L_0x1ef7f20 .functor AND 1, v0x1ef0ea0_0, L_0x1ef7e10, C4<1>, C4<1>;
L_0x1ef7fe0 .functor NOT 1, v0x1ef0d60_0, C4<0>, C4<0>, C4<0>;
L_0x1ef80b0 .functor OR 1, L_0x1ef7fe0, v0x1ef0e00_0, C4<0>, C4<0>;
L_0x1ef8120 .functor AND 1, L_0x1ef7f20, L_0x1ef80b0, C4<1>, C4<1>;
L_0x1ef82a0 .functor NOT 1, v0x1ef0e00_0, C4<0>, C4<0>, C4<0>;
L_0x1ef8310 .functor OR 1, L_0x1ef82a0, v0x1ef0fe0_0, C4<0>, C4<0>;
L_0x1ef8230 .functor AND 1, v0x1ef0ea0_0, L_0x1ef8310, C4<1>, C4<1>;
L_0x1ef84a0 .functor NOT 1, v0x1ef0d60_0, C4<0>, C4<0>, C4<0>;
L_0x1ef85a0 .functor OR 1, L_0x1ef84a0, v0x1ef0fe0_0, C4<0>, C4<0>;
L_0x1ef8660 .functor AND 1, L_0x1ef8230, L_0x1ef85a0, C4<1>, C4<1>;
L_0x1ef8810 .functor XNOR 1, L_0x1ef8120, L_0x1ef8660, C4<0>, C4<0>;
v0x1e8ec00_0 .net *"_ivl_0", 0 0, L_0x1e8f6b0;  1 drivers
v0x1e8f000_0 .net *"_ivl_12", 0 0, L_0x1ef7da0;  1 drivers
v0x1e8f3e0_0 .net *"_ivl_14", 0 0, L_0x1ef7e10;  1 drivers
v0x1e8f7c0_0 .net *"_ivl_16", 0 0, L_0x1ef7f20;  1 drivers
v0x1e8fba0_0 .net *"_ivl_18", 0 0, L_0x1ef7fe0;  1 drivers
v0x1e8ff80_0 .net *"_ivl_2", 0 0, L_0x1e8fa90;  1 drivers
v0x1e90200_0 .net *"_ivl_20", 0 0, L_0x1ef80b0;  1 drivers
v0x1eef2d0_0 .net *"_ivl_24", 0 0, L_0x1ef82a0;  1 drivers
v0x1eef3b0_0 .net *"_ivl_26", 0 0, L_0x1ef8310;  1 drivers
v0x1eef490_0 .net *"_ivl_28", 0 0, L_0x1ef8230;  1 drivers
v0x1eef570_0 .net *"_ivl_30", 0 0, L_0x1ef84a0;  1 drivers
v0x1eef650_0 .net *"_ivl_32", 0 0, L_0x1ef85a0;  1 drivers
v0x1eef730_0 .net *"_ivl_36", 0 0, L_0x1ef8810;  1 drivers
L_0x7fc2eef2b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1eef7f0_0 .net *"_ivl_38", 0 0, L_0x7fc2eef2b018;  1 drivers
v0x1eef8d0_0 .net *"_ivl_4", 0 0, L_0x1e8fe70;  1 drivers
v0x1eef9b0_0 .net *"_ivl_6", 0 0, L_0x1e900f0;  1 drivers
v0x1eefa90_0 .net *"_ivl_8", 0 0, L_0x1ea93a0;  1 drivers
v0x1eefb70_0 .net "a", 0 0, v0x1ef0d60_0;  alias, 1 drivers
v0x1eefc30_0 .net "b", 0 0, v0x1ef0e00_0;  alias, 1 drivers
v0x1eefcf0_0 .net "c", 0 0, v0x1ef0ea0_0;  alias, 1 drivers
v0x1eefdb0_0 .net "d", 0 0, v0x1ef0fe0_0;  alias, 1 drivers
v0x1eefe70_0 .net "out_pos", 0 0, L_0x1ef8920;  alias, 1 drivers
v0x1eeff30_0 .net "out_sop", 0 0, L_0x1ecb510;  alias, 1 drivers
v0x1eefff0_0 .net "pos0", 0 0, L_0x1ef8120;  1 drivers
v0x1ef00b0_0 .net "pos1", 0 0, L_0x1ef8660;  1 drivers
L_0x1ef8920 .functor MUXZ 1, L_0x7fc2eef2b018, L_0x1ef8120, L_0x1ef8810, C4<>;
S_0x1ef0230 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e9e890;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ef0d60_0 .var "a", 0 0;
v0x1ef0e00_0 .var "b", 0 0;
v0x1ef0ea0_0 .var "c", 0 0;
v0x1ef0f40_0 .net "clk", 0 0, v0x1ef7210_0;  1 drivers
v0x1ef0fe0_0 .var "d", 0 0;
v0x1ef10d0_0 .var/2u "fail", 0 0;
v0x1ef1170_0 .var/2u "fail1", 0 0;
v0x1ef1210_0 .net "tb_match", 0 0, L_0x1effa80;  alias, 1 drivers
v0x1ef12b0_0 .var "wavedrom_enable", 0 0;
v0x1ef1350_0 .var "wavedrom_title", 511 0;
E_0x1e9d070/0 .event negedge, v0x1ef0f40_0;
E_0x1e9d070/1 .event posedge, v0x1ef0f40_0;
E_0x1e9d070 .event/or E_0x1e9d070/0, E_0x1e9d070/1;
S_0x1ef0560 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ef0230;
 .timescale -12 -12;
v0x1ef07a0_0 .var/2s "i", 31 0;
E_0x1e9cf10 .event posedge, v0x1ef0f40_0;
S_0x1ef08a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ef0230;
 .timescale -12 -12;
v0x1ef0aa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ef0b80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ef0230;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ef1530 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e9e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ef8c80 .functor AND 1, v0x1ef0d60_0, L_0x1ef8ad0, C4<1>, C4<1>;
L_0x1ef8f10 .functor AND 1, L_0x1ef8c80, L_0x1ef8d60, C4<1>, C4<1>;
L_0x1ef91d0 .functor AND 1, L_0x1ef8f10, L_0x1ef9020, C4<1>, C4<1>;
L_0x1ef9560 .functor AND 1, L_0x1ef92e0, L_0x1ef94c0, C4<1>, C4<1>;
L_0x1ef9780 .functor AND 1, L_0x1ef9560, L_0x1ef96a0, C4<1>, C4<1>;
L_0x1ef9890 .functor AND 1, L_0x1ef9780, v0x1ef0fe0_0, C4<1>, C4<1>;
L_0x1ef9990 .functor OR 1, L_0x1ef91d0, L_0x1ef9890, C4<0>, C4<0>;
L_0x1ef9c30 .functor AND 1, L_0x1ef9aa0, L_0x1ef9b40, C4<1>, C4<1>;
L_0x1ef9e30 .functor AND 1, L_0x1ef9c30, L_0x1ef9d90, C4<1>, C4<1>;
L_0x1efa040 .functor AND 1, L_0x1ef9e30, L_0x1ef9f40, C4<1>, C4<1>;
L_0x1efa200 .functor AND 1, L_0x1efa040, L_0x1efa160, C4<1>, C4<1>;
L_0x1efa2c0 .functor AND 1, L_0x1efa200, v0x1ef0fe0_0, C4<1>, C4<1>;
L_0x1efa3f0 .functor OR 1, L_0x1ef9990, L_0x1efa2c0, C4<0>, C4<0>;
L_0x1efa700 .functor OR 1, L_0x1efa550, L_0x1efa660, C4<0>, C4<0>;
L_0x1efa5f0 .functor OR 1, L_0x1efa700, L_0x1efa890, C4<0>, C4<0>;
L_0x1efa380 .functor OR 1, L_0x1efa5f0, v0x1ef0fe0_0, C4<0>, C4<0>;
L_0x1efad00 .functor OR 1, L_0x1efab30, L_0x1efabd0, C4<0>, C4<0>;
L_0x1efaeb0 .functor OR 1, L_0x1efad00, L_0x1efae10, C4<0>, C4<0>;
L_0x1efb1a0 .functor OR 1, L_0x1efaeb0, L_0x1efb060, C4<0>, C4<0>;
L_0x1efb2b0 .functor AND 1, L_0x1efa380, L_0x1efb1a0, C4<1>, C4<1>;
L_0x1efb5c0 .functor OR 1, L_0x1efafc0, L_0x1efb470, C4<0>, C4<0>;
L_0x1efb6d0 .functor OR 1, L_0x1efb5c0, v0x1ef0ea0_0, C4<0>, C4<0>;
L_0x1efb850 .functor OR 1, L_0x1efb6d0, v0x1ef0fe0_0, C4<0>, C4<0>;
L_0x1efb910 .functor AND 1, L_0x1efb2b0, L_0x1efb850, C4<1>, C4<1>;
L_0x1efbaf0 .functor OR 1, L_0x1efb100, v0x1ef0e00_0, C4<0>, C4<0>;
L_0x1efbd10 .functor OR 1, L_0x1efbaf0, L_0x1efbbb0, C4<0>, C4<0>;
L_0x1efbf00 .functor OR 1, L_0x1efbd10, v0x1ef0fe0_0, C4<0>, C4<0>;
L_0x1efbfc0 .functor AND 1, L_0x1efb910, L_0x1efbf00, C4<1>, C4<1>;
L_0x1efc260 .functor OR 1, v0x1ef0d60_0, L_0x1efc1c0, C4<0>, C4<0>;
L_0x1efc490 .functor OR 1, L_0x1efc260, L_0x1efc320, C4<0>, C4<0>;
L_0x1efc950 .functor OR 1, L_0x1efc490, L_0x1efc6a0, C4<0>, C4<0>;
L_0x1efca60 .functor AND 1, L_0x1efbfc0, L_0x1efc950, C4<1>, C4<1>;
L_0x1efc3c0 .functor OR 1, v0x1ef0d60_0, L_0x1efcc80, C4<0>, C4<0>;
L_0x1efce00 .functor OR 1, L_0x1efc3c0, v0x1ef0ea0_0, C4<0>, C4<0>;
L_0x1efd290 .functor OR 1, L_0x1efce00, L_0x1efd1f0, C4<0>, C4<0>;
L_0x1efd3a0 .functor AND 1, L_0x1efca60, L_0x1efd290, C4<1>, C4<1>;
L_0x1efd770 .functor OR 1, v0x1ef0d60_0, L_0x1efd5e0, C4<0>, C4<0>;
L_0x1efda40 .functor OR 1, L_0x1efd770, v0x1ef0ea0_0, C4<0>, C4<0>;
L_0x1efd4b0 .functor OR 1, L_0x1efda40, v0x1ef0fe0_0, C4<0>, C4<0>;
L_0x1efd570 .functor AND 1, L_0x1efd3a0, L_0x1efd4b0, C4<1>, C4<1>;
L_0x1efde30 .functor OR 1, v0x1ef0d60_0, v0x1ef0e00_0, C4<0>, C4<0>;
L_0x1efdf40 .functor OR 1, L_0x1efde30, L_0x1efdea0, C4<0>, C4<0>;
L_0x1efe350 .functor OR 1, L_0x1efdf40, L_0x1efe1b0, C4<0>, C4<0>;
L_0x1efe460 .functor AND 1, L_0x1efd570, L_0x1efe350, C4<1>, C4<1>;
L_0x1efe6e0 .functor OR 1, v0x1ef0d60_0, v0x1ef0e00_0, C4<0>, C4<0>;
L_0x1efe7f0 .functor OR 1, L_0x1efe6e0, L_0x1efe750, C4<0>, C4<0>;
L_0x1efea80 .functor OR 1, L_0x1efe7f0, v0x1ef0fe0_0, C4<0>, C4<0>;
L_0x1efeb40 .functor AND 1, L_0x1efe460, L_0x1efea80, C4<1>, C4<1>;
L_0x1efede0 .functor OR 1, v0x1ef0d60_0, v0x1ef0e00_0, C4<0>, C4<0>;
L_0x1efee50 .functor OR 1, L_0x1efede0, v0x1ef0ea0_0, C4<0>, C4<0>;
L_0x1eff260 .functor OR 1, L_0x1efee50, L_0x1eff0b0, C4<0>, C4<0>;
L_0x1eff370 .functor AND 1, L_0x1efeb40, L_0x1eff260, C4<1>, C4<1>;
v0x1ef16f0_0 .net *"_ivl_1", 0 0, L_0x1ef8ad0;  1 drivers
v0x1ef17b0_0 .net *"_ivl_10", 0 0, L_0x1ef91d0;  1 drivers
v0x1ef1890_0 .net *"_ivl_101", 0 0, L_0x1efc1c0;  1 drivers
v0x1ef1960_0 .net *"_ivl_102", 0 0, L_0x1efc260;  1 drivers
v0x1ef1a40_0 .net *"_ivl_105", 0 0, L_0x1efc320;  1 drivers
v0x1ef1b50_0 .net *"_ivl_106", 0 0, L_0x1efc490;  1 drivers
v0x1ef1c30_0 .net *"_ivl_109", 0 0, L_0x1efc6a0;  1 drivers
v0x1ef1cf0_0 .net *"_ivl_110", 0 0, L_0x1efc950;  1 drivers
v0x1ef1dd0_0 .net *"_ivl_112", 0 0, L_0x1efca60;  1 drivers
v0x1ef1f40_0 .net *"_ivl_115", 0 0, L_0x1efcc80;  1 drivers
v0x1ef2000_0 .net *"_ivl_116", 0 0, L_0x1efc3c0;  1 drivers
v0x1ef20e0_0 .net *"_ivl_118", 0 0, L_0x1efce00;  1 drivers
v0x1ef21c0_0 .net *"_ivl_121", 0 0, L_0x1efd1f0;  1 drivers
v0x1ef2280_0 .net *"_ivl_122", 0 0, L_0x1efd290;  1 drivers
v0x1ef2360_0 .net *"_ivl_124", 0 0, L_0x1efd3a0;  1 drivers
v0x1ef2440_0 .net *"_ivl_127", 0 0, L_0x1efd5e0;  1 drivers
v0x1ef2500_0 .net *"_ivl_128", 0 0, L_0x1efd770;  1 drivers
v0x1ef26f0_0 .net *"_ivl_13", 0 0, L_0x1ef92e0;  1 drivers
v0x1ef27b0_0 .net *"_ivl_130", 0 0, L_0x1efda40;  1 drivers
v0x1ef2890_0 .net *"_ivl_132", 0 0, L_0x1efd4b0;  1 drivers
v0x1ef2970_0 .net *"_ivl_134", 0 0, L_0x1efd570;  1 drivers
v0x1ef2a50_0 .net *"_ivl_136", 0 0, L_0x1efde30;  1 drivers
v0x1ef2b30_0 .net *"_ivl_139", 0 0, L_0x1efdea0;  1 drivers
v0x1ef2bf0_0 .net *"_ivl_140", 0 0, L_0x1efdf40;  1 drivers
v0x1ef2cd0_0 .net *"_ivl_143", 0 0, L_0x1efe1b0;  1 drivers
v0x1ef2d90_0 .net *"_ivl_144", 0 0, L_0x1efe350;  1 drivers
v0x1ef2e70_0 .net *"_ivl_146", 0 0, L_0x1efe460;  1 drivers
v0x1ef2f50_0 .net *"_ivl_148", 0 0, L_0x1efe6e0;  1 drivers
v0x1ef3030_0 .net *"_ivl_15", 0 0, L_0x1ef94c0;  1 drivers
v0x1ef30f0_0 .net *"_ivl_151", 0 0, L_0x1efe750;  1 drivers
v0x1ef31b0_0 .net *"_ivl_152", 0 0, L_0x1efe7f0;  1 drivers
v0x1ef3290_0 .net *"_ivl_154", 0 0, L_0x1efea80;  1 drivers
v0x1ef3370_0 .net *"_ivl_156", 0 0, L_0x1efeb40;  1 drivers
v0x1ef3660_0 .net *"_ivl_158", 0 0, L_0x1efede0;  1 drivers
v0x1ef3740_0 .net *"_ivl_16", 0 0, L_0x1ef9560;  1 drivers
v0x1ef3820_0 .net *"_ivl_160", 0 0, L_0x1efee50;  1 drivers
v0x1ef3900_0 .net *"_ivl_163", 0 0, L_0x1eff0b0;  1 drivers
v0x1ef39c0_0 .net *"_ivl_164", 0 0, L_0x1eff260;  1 drivers
v0x1ef3aa0_0 .net *"_ivl_19", 0 0, L_0x1ef96a0;  1 drivers
v0x1ef3b60_0 .net *"_ivl_2", 0 0, L_0x1ef8c80;  1 drivers
v0x1ef3c40_0 .net *"_ivl_20", 0 0, L_0x1ef9780;  1 drivers
v0x1ef3d20_0 .net *"_ivl_22", 0 0, L_0x1ef9890;  1 drivers
v0x1ef3e00_0 .net *"_ivl_24", 0 0, L_0x1ef9990;  1 drivers
v0x1ef3ee0_0 .net *"_ivl_27", 0 0, L_0x1ef9aa0;  1 drivers
v0x1ef3fa0_0 .net *"_ivl_29", 0 0, L_0x1ef9b40;  1 drivers
v0x1ef4060_0 .net *"_ivl_30", 0 0, L_0x1ef9c30;  1 drivers
v0x1ef4140_0 .net *"_ivl_33", 0 0, L_0x1ef9d90;  1 drivers
v0x1ef4200_0 .net *"_ivl_34", 0 0, L_0x1ef9e30;  1 drivers
v0x1ef42e0_0 .net *"_ivl_37", 0 0, L_0x1ef9f40;  1 drivers
v0x1ef43a0_0 .net *"_ivl_38", 0 0, L_0x1efa040;  1 drivers
v0x1ef4480_0 .net *"_ivl_41", 0 0, L_0x1efa160;  1 drivers
v0x1ef4540_0 .net *"_ivl_42", 0 0, L_0x1efa200;  1 drivers
v0x1ef4620_0 .net *"_ivl_44", 0 0, L_0x1efa2c0;  1 drivers
v0x1ef4700_0 .net *"_ivl_49", 0 0, L_0x1efa550;  1 drivers
v0x1ef47c0_0 .net *"_ivl_5", 0 0, L_0x1ef8d60;  1 drivers
v0x1ef4880_0 .net *"_ivl_51", 0 0, L_0x1efa660;  1 drivers
v0x1ef4940_0 .net *"_ivl_52", 0 0, L_0x1efa700;  1 drivers
v0x1ef4a20_0 .net *"_ivl_55", 0 0, L_0x1efa890;  1 drivers
v0x1ef4ae0_0 .net *"_ivl_56", 0 0, L_0x1efa5f0;  1 drivers
v0x1ef4bc0_0 .net *"_ivl_58", 0 0, L_0x1efa380;  1 drivers
v0x1ef4ca0_0 .net *"_ivl_6", 0 0, L_0x1ef8f10;  1 drivers
v0x1ef4d80_0 .net *"_ivl_61", 0 0, L_0x1efab30;  1 drivers
v0x1ef4e40_0 .net *"_ivl_63", 0 0, L_0x1efabd0;  1 drivers
v0x1ef4f00_0 .net *"_ivl_64", 0 0, L_0x1efad00;  1 drivers
v0x1ef4fe0_0 .net *"_ivl_67", 0 0, L_0x1efae10;  1 drivers
v0x1ef54b0_0 .net *"_ivl_68", 0 0, L_0x1efaeb0;  1 drivers
v0x1ef5590_0 .net *"_ivl_71", 0 0, L_0x1efb060;  1 drivers
v0x1ef5650_0 .net *"_ivl_72", 0 0, L_0x1efb1a0;  1 drivers
v0x1ef5730_0 .net *"_ivl_74", 0 0, L_0x1efb2b0;  1 drivers
v0x1ef5810_0 .net *"_ivl_77", 0 0, L_0x1efafc0;  1 drivers
v0x1ef58d0_0 .net *"_ivl_79", 0 0, L_0x1efb470;  1 drivers
v0x1ef5990_0 .net *"_ivl_80", 0 0, L_0x1efb5c0;  1 drivers
v0x1ef5a70_0 .net *"_ivl_82", 0 0, L_0x1efb6d0;  1 drivers
v0x1ef5b50_0 .net *"_ivl_84", 0 0, L_0x1efb850;  1 drivers
v0x1ef5c30_0 .net *"_ivl_86", 0 0, L_0x1efb910;  1 drivers
v0x1ef5d10_0 .net *"_ivl_89", 0 0, L_0x1efb100;  1 drivers
v0x1ef5dd0_0 .net *"_ivl_9", 0 0, L_0x1ef9020;  1 drivers
v0x1ef5e90_0 .net *"_ivl_90", 0 0, L_0x1efbaf0;  1 drivers
v0x1ef5f70_0 .net *"_ivl_93", 0 0, L_0x1efbbb0;  1 drivers
v0x1ef6030_0 .net *"_ivl_94", 0 0, L_0x1efbd10;  1 drivers
v0x1ef6110_0 .net *"_ivl_96", 0 0, L_0x1efbf00;  1 drivers
v0x1ef61f0_0 .net *"_ivl_98", 0 0, L_0x1efbfc0;  1 drivers
v0x1ef62d0_0 .net "a", 0 0, v0x1ef0d60_0;  alias, 1 drivers
v0x1ef6370_0 .net "b", 0 0, v0x1ef0e00_0;  alias, 1 drivers
v0x1ef6460_0 .net "c", 0 0, v0x1ef0ea0_0;  alias, 1 drivers
v0x1ef6550_0 .net "d", 0 0, v0x1ef0fe0_0;  alias, 1 drivers
v0x1ef6640_0 .net "out_pos", 0 0, L_0x1eff370;  alias, 1 drivers
v0x1ef6700_0 .net "out_sop", 0 0, L_0x1efa3f0;  alias, 1 drivers
L_0x1ef8ad0 .reduce/nor v0x1ef0e00_0;
L_0x1ef8d60 .reduce/nor v0x1ef0ea0_0;
L_0x1ef9020 .reduce/nor v0x1ef0fe0_0;
L_0x1ef92e0 .reduce/nor v0x1ef0d60_0;
L_0x1ef94c0 .reduce/nor v0x1ef0e00_0;
L_0x1ef96a0 .reduce/nor v0x1ef0ea0_0;
L_0x1ef9aa0 .reduce/nor v0x1ef0d60_0;
L_0x1ef9b40 .reduce/nor v0x1ef0e00_0;
L_0x1ef9d90 .reduce/nor v0x1ef0ea0_0;
L_0x1ef9f40 .reduce/nor v0x1ef0fe0_0;
L_0x1efa160 .reduce/nor v0x1ef0e00_0;
L_0x1efa550 .reduce/nor v0x1ef0d60_0;
L_0x1efa660 .reduce/nor v0x1ef0e00_0;
L_0x1efa890 .reduce/nor v0x1ef0ea0_0;
L_0x1efab30 .reduce/nor v0x1ef0d60_0;
L_0x1efabd0 .reduce/nor v0x1ef0e00_0;
L_0x1efae10 .reduce/nor v0x1ef0ea0_0;
L_0x1efb060 .reduce/nor v0x1ef0fe0_0;
L_0x1efafc0 .reduce/nor v0x1ef0d60_0;
L_0x1efb470 .reduce/nor v0x1ef0e00_0;
L_0x1efb100 .reduce/nor v0x1ef0d60_0;
L_0x1efbbb0 .reduce/nor v0x1ef0ea0_0;
L_0x1efc1c0 .reduce/nor v0x1ef0e00_0;
L_0x1efc320 .reduce/nor v0x1ef0ea0_0;
L_0x1efc6a0 .reduce/nor v0x1ef0fe0_0;
L_0x1efcc80 .reduce/nor v0x1ef0e00_0;
L_0x1efd1f0 .reduce/nor v0x1ef0fe0_0;
L_0x1efd5e0 .reduce/nor v0x1ef0e00_0;
L_0x1efdea0 .reduce/nor v0x1ef0ea0_0;
L_0x1efe1b0 .reduce/nor v0x1ef0fe0_0;
L_0x1efe750 .reduce/nor v0x1ef0ea0_0;
L_0x1eff0b0 .reduce/nor v0x1ef0fe0_0;
S_0x1ef6880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e9e890;
 .timescale -12 -12;
E_0x1e849f0 .event anyedge, v0x1ef7670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ef7670_0;
    %nor/r;
    %assign/vec4 v0x1ef7670_0, 0;
    %wait E_0x1e849f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ef0230;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef1170_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ef0230;
T_4 ;
    %wait E_0x1e9d070;
    %load/vec4 v0x1ef1210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ef10d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ef0230;
T_5 ;
    %wait E_0x1e9cf10;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %wait E_0x1e9cf10;
    %load/vec4 v0x1ef10d0_0;
    %store/vec4 v0x1ef1170_0, 0, 1;
    %fork t_1, S_0x1ef0560;
    %jmp t_0;
    .scope S_0x1ef0560;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ef07a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ef07a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e9cf10;
    %load/vec4 v0x1ef07a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef07a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ef07a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ef0230;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e9d070;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ef0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ef0e00_0, 0;
    %assign/vec4 v0x1ef0d60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ef10d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ef1170_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e9e890;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef7670_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e9e890;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ef7210_0;
    %inv;
    %store/vec4 v0x1ef7210_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e9e890;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ef0f40_0, v0x1ef77e0_0, v0x1ef7030_0, v0x1ef70d0_0, v0x1ef7170_0, v0x1ef72b0_0, v0x1ef7530_0, v0x1ef7490_0, v0x1ef73f0_0, v0x1ef7350_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e9e890;
T_9 ;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e9e890;
T_10 ;
    %wait E_0x1e9d070;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef75d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef75d0_0, 4, 32;
    %load/vec4 v0x1ef7710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef75d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef75d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef75d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ef7530_0;
    %load/vec4 v0x1ef7530_0;
    %load/vec4 v0x1ef7490_0;
    %xor;
    %load/vec4 v0x1ef7530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef75d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef75d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ef73f0_0;
    %load/vec4 v0x1ef73f0_0;
    %load/vec4 v0x1ef7350_0;
    %xor;
    %load/vec4 v0x1ef73f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef75d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ef75d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef75d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter1/response1/top_module.sv";
