	component bus2st_1TrbPkt_ram is
		port (
			data      : in  std_logic_vector(255 downto 0) := (others => 'X'); -- datain
			wraddress : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- wraddress
			rdaddress : in  std_logic_vector(6 downto 0)   := (others => 'X'); -- rdaddress
			wren      : in  std_logic                      := 'X';             -- wren
			clock     : in  std_logic                      := 'X';             -- clock
			rden      : in  std_logic                      := 'X';             -- rden
			q         : out std_logic_vector(255 downto 0)                     -- dataout
		);
	end component bus2st_1TrbPkt_ram;

