Release 12.3 Map M.70d (nt64)
Xilinx Map Application Log File for Design 'entidad'

Design Information
------------------
Command Line   : map -timing -ol high -pr b -p xc3s200-ft256-4 -o
entidad_map.ncd entidad.ngd
C:\Universidad\2\ElectronicaDigital\practica3\practica3\smartxplorer_results\run
7\entidad.pcf 
Target Device  : xc3s200
Target Package : ft256
Target Speed   : -4
Mapper Version : spartan3 -- $Revision: 1.52 $
Mapped Date    : Sat Oct 16 17:29:46 2010

Mapping design into LUTs...
Writing file entidad_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 secs 
Total CPU  time at the beginning of Placer: 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4007178b) REAL time: 1 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4007178b) REAL time: 1 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4007178b) REAL time: 1 secs 

Phase 4.2  Initial Clock and IO Placement
Phase 4.2  Initial Clock and IO Placement (Checksum:4007178b) REAL time: 1 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4007178b) REAL time: 1 secs 

Phase 6.4  Local Placement Optimization
..
Phase 6.4  Local Placement Optimization (Checksum:4007178b) REAL time: 1 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:4007178b) REAL time: 2 secs 

Phase 8.8  Global Placement
..
Phase 8.8  Global Placement (Checksum:73811b41) REAL time: 2 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:73811b41) REAL time: 2 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:73811b41) REAL time: 2 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:93fb5349) REAL time: 2 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:93fb5349) REAL time: 2 secs 

Total REAL time to Placer completion: 2 secs 
Total CPU  time to Placer completion: 1 secs 
Running post-placement packing...
WARNING:PhysDesignRules:367 - The signal <btn<0>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <btn<1>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <btn<2>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <btn<3>_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <mclk_IBUF> is incomplete. The signal
   does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of 4 input LUTs:                14 out of   3,840    1%
Logic Distribution:
  Number of occupied Slices:             10 out of   1,920    1%
    Number of Slices containing only related logic:      10 out of      10 100%
    Number of Slices containing unrelated logic:          0 out of      10   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:          14 out of   3,840    1%
  Number of bonded IOBs:                 33 out of     173   19%

Average Fanout of Non-Clock Nets:                2.65

Peak Memory Usage:  223 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   2 secs 

Mapping completed.
See MAP report file "entidad_map.mrp" for details.
