{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700292905701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700292905701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 15:35:05 2023 " "Processing started: Sat Nov 18 15:35:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700292905701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292905701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week8HW -c week8HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week8HW -c week8HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292905701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700292906113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700292906113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESULT result my_key_seg1.v(93) " "Verilog HDL Declaration information at my_key_seg1.v(93): object \"RESULT\" differs only in case from object \"result\" in the same scope" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700292912103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "operator OPERATOR my_key_seg1.v(94) " "Verilog HDL Declaration information at my_key_seg1.v(94): object \"operator\" differs only in case from object \"OPERATOR\" in the same scope" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700292912103 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CNT_MAX task1_2/my_key_fre_div.v 2 button_detection.v(4) " "Verilog HDL macro warning at button_detection.v(4): overriding existing definition for macro \"CNT_MAX\", which was defined in \"task1_2/my_key_fre_div.v\", line 2" {  } { { "task1_2/button_detection.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/button_detection.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1700292912123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_2/task1_2_top.v 4 4 " "Found 4 design units, including 4 entities, in source file task1_2/task1_2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_key_seg1 " "Found entity 1: my_key_seg1" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292912123 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_key_fre_div " "Found entity 2: my_key_fre_div" {  } { { "task1_2/my_key_fre_div.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_fre_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292912123 ""} { "Info" "ISGN_ENTITY_NAME" "3 button_detection " "Found entity 3: button_detection" {  } { { "task1_2/button_detection.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/button_detection.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292912123 ""} { "Info" "ISGN_ENTITY_NAME" "4 task1_2_top " "Found entity 4: task1_2_top" {  } { { "task1_2/task1_2_top.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292912123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292912123 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "task2_2_top " "Top-level design entity \"task2_2_top\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1700292912508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week8/output_files/week8HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week8/output_files/week8HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292912546 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700292912603 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 18 15:35:12 2023 " "Processing ended: Sat Nov 18 15:35:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700292912603 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700292912603 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700292912603 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292912603 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292913265 ""}
