#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 14 22:21:42 2021
# Process ID: 24336
# Current directory: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16832 C:\Users\user\Desktop\mayis\TX_1byte_tlast_enabled\alex.xpr
# Log file: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/vivado.log
# Journal file: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/user/Desktop/nisan/TX_1byte_tlast_enabled' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.086 ; gain = 71.586
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Interface_Mode {Framing}] [get_ips aurora_8b10b_0]
generate_target all [get_files  C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_0'...
catch { config_ip_cache -export [get_ips -all aurora_8b10b_0] }
export_ip_user_files -of_objects [get_files C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci] -no_script -sync -force -quiet
reset_run aurora_8b10b_0_synth_1
launch_runs aurora_8b10b_0_synth_1 -jobs 6
[Fri May 14 22:22:25 2021] Launched aurora_8b10b_0_synth_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/aurora_8b10b_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci] -directory C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.ip_user_files -ipstatic_source_dir C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri May 14 23:22:41 2021] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri May 14 23:23:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/synth_1/runme.log
[Fri May 14 23:23:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri May 14 23:30:03 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
set_property PROGRAM.FILE {C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/fpga.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/fpga.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3096.168 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri May 14 23:45:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Fri May 14 23:47:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/synth_1/runme.log
[Fri May 14 23:47:57 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/fpga.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3116.551 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/fpga.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3116.551 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sat May 15 00:02:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat May 15 00:03:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/synth_1/runme.log
[Sat May 15 00:03:58 2021] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/user/Desktop/mayis/TX_1byte_tlast_enabled/alex.runs/impl_1/fpga.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3135.391 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
