G_REG_BUF = "d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c7"
G_VERILOG_EXCLUDE_CELLS = "horizontal_halo_1x horizontal_halo_2x horizontal_halo_6x side_halo side_halo_6x corner_halo_6x inside_corner_halo_6x c73pxlayshrall_soc_isodic_cont c73pxlayshrall_soc_nestdic_cont d04qfd* c73pxlayshrall_prs_* d8xltoedm1273* d8xltoer1273*"
G_POWER_SWITCH_CELL = "d04pws00[getvar G_VT_TYPE_PREFIX]d0b0"
G_CONF_COMPARE_TYPE = "WRITE_HIER"
G_REF_LP_TYPE = "logical"
G_CONF_NAME_MAP_TYPE = "NAME_FIRST"
G_PRESERVE_ADDITIONAL_LINK_LIBRARIES = "1"
G_NON_CTS_MUX = "d04ann???n??? d04mtk22?n??? d04mbn22?d??? d04mbn23?d??? d04mbn24?d??? d04mbn22?n??? d04mbn23?n??? d04mbn24?n???  d04mdn22?d??? d04mdn22?n??? d04mkn22?d??? d04mkn22?n??? d04mbi24?d??? d04mbi24?n???"
G_TECH_TYPE = "d04"
G_STD_CELL_LIBS = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/wn/d04_wn_p1273_1x1r3_tttt_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/wn/d04_ls_wn_p1273_1x1r3_tttt_0.75v_to_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/wn/d04_coe_wn_p1273_1x1r3_tttt_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/wn/d04_coe_ls_wn_p1273_1x1r3_tttt_0.75v_to_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/wn/d04_fc_wn_p1273_1x1r3_tttt_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/ln/d04_ln_p1273_1x1r3_tttt_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/ln/d04_ls_ln_p1273_1x1r3_tttt_0.75v_to_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/ln/d04_coe_ln_p1273_1x1r3_tttt_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/ln/d04_coe_ls_ln_p1273_1x1r3_tttt_0.75v_to_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/ln/d04_fc_ln_p1273_1x1r3_tttt_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/nn/d04_nn_p1273_1x1r3_tttt_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/nn/d04_ls_nn_p1273_1x1r3_tttt_0.75v_to_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/nn/d04_coe_nn_p1273_1x1r3_tttt_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/nn/d04_coe_ls_nn_p1273_1x1r3_tttt_0.75v_to_0.75v_70.00c_max.lib /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/nn/d04_fc_nn_p1273_1x1r3_tttt_0.75v_70.00c_max.lib"
G_TAR_LP_TYPE = "logical"
G_INIT = "1"
G_DONT_USE_FF_LIST = "d04fku d04fkw d04fky d04frn d04frt d04lrk d04fyw d04fyy"
G_FIB_CELL = "d04qfc02ndz00"
G_VMIN_ECO_CELL_LIST = "d04f2w00?d0 d04f2w03?d0 d04f2wk3?d0 d04f4w00?d0 d04f4w03?d0 d04f4wk3?d0 d04fen00?d0 d04few00?d0  d04fkn03?d0 d04fkn0c?d0 d04fkn0f?d0 d04fkn43?d0 d04fkn8f?d0 d04fkw00?d0 d04fkw03?d0 d04fkw0c?d0  d04fkw0f?d0 d04fkw10?d0 d04fkw40?d0 d04fkw43?d0 d04fkw80?d0 d04fkw8f?d0 d04fyw03?d0 d04fyw0c?d0  d04fyw0f?d0 d04fyw43?d0 d04fyw8f?d0 d04fkt00?d0 d04fyt03?d0"
G_FLOW_TOTAL_DURATION = "220"
G_HFN_INSERTION_CELLS = "  d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0h0  d04inn00[getvar {G_VT_TYPE_PREFIX}]d0b5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c7  d04inn00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0h0  d04swb00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0f0  d04swi00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0f0 "
G_FLOW = "fev"
G_VT_TYPE_PREFIX = "l"
G_CONF_HIER_PREPEND_STR = " dofile /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/fev/outputs/hier_fev_prepend.do;"
G_FLOW_START_TIME = "1468214110"
G_HFN_DELAY_CELLS = "  d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0i0  d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0k0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0b5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0d0  d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0i0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0l0  d04swb00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0h0 \ 
    d04swi00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0h0 "
G_START_TIME = "07_11_10_41"
G_MIN_TLUPLUS_EMUL_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x1r5u1_dts15ww03.3/p1273_1x1r5u1.tttt.mfill_BXTP.tluPlus"
G_VERBOSE = "0"
G_REF_VERILOG_FILE_LIST = " /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/subIP/DFx_Secure_Plugin_PIC3_2016WW27_RTL1P0_V1/source/rtl/dfxsecure_plugin/stap_dfxsecure_plugin.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_fsm.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_irreg.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_irdecoder.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_drreg.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_tdomux.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_decoder.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/stap/stap_glue.sv /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/ctech_lib/stap_ctech_map.sv /nfs/site/disks/hdk_cad_3/cad/ctech/v15ww50e/source/v/ctech_lib_clk_buf.sv /nfs/site/disks/hdk_cad_3/cad/ctech/v15ww50e/source/v/ctech_lib_dq.sv /nfs/site/disks/hdk_cad_3/cad/ctech/v15ww50e/source/v/ctech_lib_mux_2to1.sv"
G_WIRE_LOAD_NAME = "unit_wl"
G_MULTI_DIM_TO_1DIM = "1"
G_VA_TILE_CHECK_WIDTH = "0.070"
G_STAGE_MEM = "0.0"
G_CLOCK_MUX_PATTERN = "*gmx22* *cgm22*"
G_LR_FILLER_CELL_LN = "d04spc00lnz01"
G_DONT_USE_LIST = "d04bfr d04tih00?nz00 ltl00 [getvar G_VECTOR_FF_LIST] [getvar G_DEEP_STACK_LIST]  [getvar G_BARED_PASSGATE_LIST]  [getvar G_DONT_USE_FF_LIST] [getvar G_SPECIAL_DONT_USE_CELL_LIST]  [getvar G_ONLY_1_IN_FAMILY_LIST]  [getvar G_DONT_USE_DELAY_CELL_LIST] [getvar G_LARGE_CELL_LIST]  [getvar G_SYNCCELL_LIST] [getvar G_BONUS_CELL_LIST]  [getvar G_VMIN_ECO_CELL_LIST] [getvar G_PN_RATIO_CELL_LIST] [getvar G_HIGH_METAL_CELL_LIST]  [getvar G_POWER_MANAGEMENT_CELLS] [getvar G_CLOCK_CELL_LIST] d04can03??0a5 d04ltn1g??0a? d04anic2????? d04oric2????? d04bfr* d04gbs01* d04gcd* d04gis01* d04inr* d04scb01*  d04sci01* d04swb0f* d04swi0f*"
G_LARGE_CELL_LIST = "d04????????o0 d04????????p0 d04????????q0 d04????????s0 d04????????s5 d04gno00?d?i0 d04gno00?d?j0 d04gno02?d?i0 d04gno02?d?j0"
G_RLSTECH = "/p/hdk/pu_tu/prd/rlstech_p1273/15.2.1.1"
G_CONF_MIN_COMMAND_SECONDS = "30"
G_FAIL_LOGSCAN_ON = "error"
G_IDV_CELL_PATTERN = "d8x*idv*"
G_AON_INVERTER_PATTERN = "*swi*"
G_TEXT_LINE_MAX_LENGTH = "1000"
G_DESIGN_NAME = "stap"
G_MAX_TLUPLUS_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x1r5u1_dts15ww03.3/p1273_1x1r5u1.tttt.tluPlus"
G_DIC_HOR_CELL = "not_set"
G_STDCELL_TILE_WIDTH = "0.070"
G_LOG_DIR = "./logs"
G_CONF_ANALYZE_ABORT = "1"
G_TAR_UPF_1801 = "1"
G_DIC_CELL_PATTERN = "d04*dic*"
G_STDCELL_DIRS = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10 /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC /p/hdk/cad/stdcells/d04alphaFIDUCIAL/15ww04.4_d04alphaFIDUCIAL_prj_hdk73_SD1.3.3_alphaFIDUCIAL /p/hdk/cad/stdcells/d04alphaTG/15ww07.5_d04alphaTG_prj_hdk73_SD1.2.5_alphaTG /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1 /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig /p/hdk/cad/stdcells/ec7/15ww06.4_ec7_d.0.cnl.sdg /p/hdk/cad/stdcells/ex0b/15ww10.3_ex0b_2.2.x74 /p/hdk/cad/stdcells/ex5/15ww10.3_ex5_prj_ihdk_2.1.0.x74 /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1 /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2 /p/hdk/cad/stdcells/ip10xadtshr/15ww11.1_ip10xadtshr_r.7 /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg"
G_LR_FILLER_CELL_NN = "d04spc00nnz01"
G_REPORTS_DIR = "./reports"
G_REF_DESIGN_NAME = "stap"
G_POWER_FLOW_PATH = "/p/hdk/pu_tu/prd/power/15.2.0"
G_LR_UBM_POINTER = "$env(KIT_PATH)/stdcells/[getvar G_TECH_TYPE]/default/latest/rumba_ubm/d04_p1273_1.3.0_c.0.p1_ln_nn_wn_1x1r3_tttt_v075_t70_max.ubm"
G_RESET_EBB_LIBS = "0"
G_DONT_USE_DELAY_CELL_LIST = "d04bfn11 d04bfn12 d04bfn13 d04inn12"
G_IDV_HOR_CELL = "not_set"
G_POWER_SWITCH_PWR_PORTS_UNSWITCHED = "vcc_in"
G_MIN_OPCON = "typical_1.00"
G_REF_READ_OPTIONS = "-systemverilog -noelaborate -gol"
G_CONF_DP = "1"
G_NN_FF_LIST = "d04f????n d04l????n"
G_ONLY_1_IN_FAMILY_LIST = "d04cak03 d04can3g"
G_AON_BUFFER_PATTERN = "*swb*"
G_DEEP_STACK_LIST = "d04orn04 d04can08 d04nan05 d04non04"
G_FEV_PHASE_MAP = "0"
G_READ_LIB_BOTH = "1"
G_DECAP_CLK_GATE_BUFFER = "d04cgc*"
G_CONF_MAP_UNREACH = "0"
G_LATCH_PATTERN = "???l?????????"
G_DEFAULT_LOAD_CELL = "d04bfn00[getvar G_VT_TYPE_PREFIX]n0d0"
G_POWER_MANAGEMENT_CELLS = "ani02 ori02"
G_KIT_PATH = "/p/hdk/pu_tu/prd/kits_p1273/15.2.1.3"
G_AON_PATTERNS = "d04sc* d04swb* d04swi*"
G_VA_TILE_CHECK_HEIGHT = "4.788"
G_FUNCTIONAL_BONUS_CELLS = "d04bbf* d04bca* d04bco* d04bfy* d04bin* d04bly* d04bmb* d04bna* d04bno* d04bxo*"
G_LIBRARY_TYPE = "d04"
G_BONUS_GATEARRAY_CELLS = " d04bar01[getvar {G_VT_TYPE_PREFIX}]nz04   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz08   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz012   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz016   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz020   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz024   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz028   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz032   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz036   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz040   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz048   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz064 "
G_PS_DELAY_CELL = "d04dly00[getvar {G_VT_TYPE_PREFIX}]d0b0"
G_CONF_NO_BBOX_NAME_MATCH = "0"
G_VECTOR_FF_LIST = "d04f2 d04f4 d04ltq"
G_DIC_VER_CELL = "not_set"
G_CONF_MAP = "1"
G_TAP_CELL = "d04tap02[getvar {G_VT_TYPE_PREFIX}]dz05"
G_IDV_DATABUFFER_CELL = "d04swb00[getvar {G_VT_TYPE_PREFIX}]d0h0"
G_CONF_CASE_SENSE = "0"
G_BUFFER_PATTERN = "*bfn*"
G_STDCELL_DIR = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10"
G_FEV_SIG_GEN = "0"
G_CONF_ANALYZE_OPTION = "AUTO"
G_CONF_PHASE_MAP = "0"
G_DEFAULT_NAND_CELL = "d04nan02[getvar G_VT_TYPE_PREFIX]n0d0"
G_FLOW_VARIANT = "fev"
G_CONF_MANUAL_MAP_POINTS = "0"
G_DEFAULT_BIG_DRIVING_CELL_PIN = "o"
G_FT_FLOW_PATH = "/p/hdk/cad/ft_rdt/15.6.0"
G_IDV_VER_CELL = "not_set"
G_VT_LEAKAGE_ORDER = "wn ln nn"
G_DECAP_CLK_BUFFER = "d04gbf*"
G_GLOBAL_FIDUCIAL_CELL = "not_set"
G_SINGLE_FILLERS_1 = "d04spc00wnz03 d04spc00wnz02"
G_CONF_STOP_CHECKPOINT = " read_lib read_golden read_revised map verify report power_check audit"
G_REF_UPF_LIST = "/nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/rtl/stap.upf"
G_SINGLE_FILLERS_2 = "d04spc00wnz01 d04spc00nnz01 d04spc00lnz01"
G_CONF_GATE_UNDRIVEN_SIGNAL_0 = "0"
G_PN_RATIO_CELL_LIST = "d04bfn00?d0b0 d04bfn00?d0b4 d04bfn00?d0c0 d04bfn00?n0b0 d04bfn00?n0c0 d04nan02?n0b5 d04nan02?d0b5 d04nan02?d0c0  
    			    d04non02?d0c5 d04non02?n0b5"
G_FV_LP = "0"
G_MAX_TLUPLUS_EMUL_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x1r5u1_dts15ww03.3/p1273_1x1r5u1.tttt.mfill_BXTP.tluPlus"
G_TAR_DESIGN_NAME = "stap"
G_STDCELL_TILE = "core"
G_HFN_SIZING_CELLS = "  d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0i0  d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0k0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0b5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0d0  d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0i0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0l0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0o7  d04swb00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0l0  d04swi00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0l0 "
G_TIE_LOW_CELL = "d04inn00[getvar {G_VT_TYPE_PREFIX}]n0i5"
G_CONF_DC_RESOURCE_FILE = "/nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/syn/reports/stap.syn_final.resources"
G_STDCELL_CORE2H_TILE = "core2h"
G_STDCELL_BONUS_GATEARRAY_TILE = "bonuscore"
G_LR_FILLER_CELL_WN = "d04spc00wnz01"
G_CONF_DYNAMIC_HIER = "1"
G_PARALLEL = "0"
G_POLARIS_CONFIG = "/p/hdk/pu_tu/prd/rdt/15.2.1.4/polaris/config/rdt.yaml"
G_CONF_CREATE_PROJECT = "0"
G_PV_FLOW_PATH = "/p/hdk/pu_tu/prd/pv/15.2.1.1"
G_DECAP_CLK_INVERTER = "d04gin*"
G_CONF_VALID_MODEL = "nodff_to_dlat_zero nodff_to_dlat_feedback latch_fold seq_constant GATED_clock seq_constant_feedback balanced_modeling {seq_constant_x_to 0} LATCH_Transparent nodff_to_dlat_zero nodff_to_dlat_feedback"
G_DEFAULT_DRIVING_CELL = "d04bfn00[getvar G_VT_TYPE_PREFIX]n0a5 "
G_POWER_SWITCH_PWR_PORTS_SWITCHED = "gtdout"
G_LOAD_LIBRARY_LIST = "d04"
G_LIB_SEARCH_PATH = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/wn /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/ln /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/nn /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/wn /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/ln /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/nn /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/wn /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/ln /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/nn /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/ln /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/nn /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig/lib/ln /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig/lib/nn /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc/lib/wn /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc/lib/ln /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc/lib/nn /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/wn /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/ln /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/nn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/v_b/wn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/wn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/v_b/ln /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/ln /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/v_b/nn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/nn /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/wn /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/ln /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/nn"
G_CONF_GATE_UNDEFINED_BBOX = "1"
G_GLOBAL_CLOCK_BUFFER_PATTERN = "d04gis01* d04gbs01*"
G_STDCELL_FILLER_CELLS = " d04spc00[getvar {G_VT_TYPE_PREFIX}]nz03  d04spc00[getvar {G_VT_TYPE_PREFIX}]nz02  d04spc00[getvar {G_VT_TYPE_PREFIX}]nz01 "
G_CORNER_NAME_TYPE = "vcclow+MAX"
G_PROJECT_LIB_DIR = "default"
G_MIN_TLUPLUS_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x1r5u1_dts15ww03.3/p1273_1x1r5u1.tttt.tluPlus"
G_PARTIAL_HIER_FEV = "0"
G_REF_SEARCH_PATH = " /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/rtl /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/subIP/DFx_Secure_Plugin_PIC3_2016WW27_RTL1P0_V1/source/rtl/include /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/source/rtl/include /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/rtl"
G_STOP_AFTER = "audit"
G_DEFAULT_BIG_DRIVING_CELL = "d04bfn00[getvar G_VT_TYPE_PREFIX]n0f0"
G_TRACK_TAG = "default"
G_STDCELL_DECAP_CELLS = "d04bdc00[getvar {G_VT_TYPE_PREFIX}]dz04"
G_TAR_GATE_LIST = "/nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/syn/outputs/stap.syn_final.vg"
G_TLUPLUS_MAP_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x1r5u1_dts15ww03.3/mw_star.layMap"
G_MW_TECH_FILE = "/p/hdk/pu_tu/prd/mw_techfiles/14ww28.2p2/techfiles/p1273_1.tf"
G_TIE_HIGH_CELL = "d04tih00[getvar {G_VT_TYPE_PREFIX}]nz00"
G_DEFAULT_LOAD_CELL_PIN = "a"
G_CONF_GATE_CLOCK = "1"
G_NAND_GATE_AREA = "0.50274"
G_CONF_HIER_APPEND_STR = " dofile /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/fev/outputs/hier_fev_append.do; analyze abort -compare;"
G_CTL_SEARCH_PATH = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/nn /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/ln /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/lib/wn /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/nn /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/ln /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/lib/wn /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/nn /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/ln /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/lib/wn /p/hdk/cad/stdcells/d04alphaFIDUCIAL/15ww04.4_d04alphaFIDUCIAL_prj_hdk73_SD1.3.3_alphaFIDUCIAL/lib/nn /p/hdk/cad/stdcells/d04alphaFIDUCIAL/15ww04.4_d04alphaFIDUCIAL_prj_hdk73_SD1.3.3_alphaFIDUCIAL/lib/ln /p/hdk/cad/stdcells/d04alphaFIDUCIAL/15ww04.4_d04alphaFIDUCIAL_prj_hdk73_SD1.3.3_alphaFIDUCIAL/lib/wn /p/hdk/cad/stdcells/d04alphaTG/15ww07.5_d04alphaTG_prj_hdk73_SD1.2.5_alphaTG/lib/nn /p/hdk/cad/stdcells/d04alphaTG/15ww07.5_d04alphaTG_prj_hdk73_SD1.2.5_alphaTG/lib/ln /p/hdk/cad/stdcells/d04alphaTG/15ww07.5_d04alphaTG_prj_hdk73_SD1.2.5_alphaTG/lib/wn /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/nn /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/ln /p/hdk/cad/stdcells/e05/15ww07.3_e05_d.0.p3_cnlgt/lib/wn /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1/lib/nn /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1/lib/ln /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1/lib/wn /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig/lib/nn /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig/lib/ln /p/hdk/cad/stdcells/ec0/15ww07.5_ec0_e.0.p3.cnl.sdg.mig/lib/wn /p/hdk/cad/stdcells/ec7/15ww06.4_ec7_d.0.cnl.sdg/lib/nn /p/hdk/cad/stdcells/ec7/15ww06.4_ec7_d.0.cnl.sdg/lib/ln /p/hdk/cad/stdcells/ec7/15ww06.4_ec7_d.0.cnl.sdg/lib/wn /p/hdk/cad/stdcells/ex0b/15ww10.3_ex0b_2.2.x74/lib/nn /p/hdk/cad/stdcells/ex0b/15ww10.3_ex0b_2.2.x74/lib/ln /p/hdk/cad/stdcells/ex0b/15ww10.3_ex0b_2.2.x74/lib/wn /p/hdk/cad/stdcells/ex5/15ww10.3_ex5_prj_ihdk_2.1.0.x74/lib/nn /p/hdk/cad/stdcells/ex5/15ww10.3_ex5_prj_ihdk_2.1.0.x74/lib/ln /p/hdk/cad/stdcells/ex5/15ww10.3_ex5_prj_ihdk_2.1.0.x74/lib/wn /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc/lib/nn /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc/lib/ln /p/hdk/cad/stdcells/f05/14ww47.5_f05_b.0_dmdsoc/lib/wn /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/nn /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/ln /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/wn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/nn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/ln /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/wn /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2/lib/nn /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2/lib/ln /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2/lib/wn /p/hdk/cad/stdcells/ip10xadtshr/15ww11.1_ip10xadtshr_r.7/lib/nn /p/hdk/cad/stdcells/ip10xadtshr/15ww11.1_ip10xadtshr_r.7/lib/ln /p/hdk/cad/stdcells/ip10xadtshr/15ww11.1_ip10xadtshr_r.7/lib/wn /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/nn /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/ln /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/wn"
G_CONF_REMODEL = " "
G_HORIZONTAL_ROUTING_TRACKS = "m0 m2 m4 m6 m8 tm1"
G_INVERTER_PATTERN = "*inn*"
G_LOCAL_FIDUCIAL_PREPLACE_CELL = "d04qfd02ndz00"
G_BARED_PASSGATE_LIST = "d04xnn02 d04xnn03 d04xon02 d04xon03 d04mdn22 d04rrn04 d04rrn20 d04rrn32 d04rrn42"
G_USE_LIST = "d04f4* d04f2* "
G_DELAY_CELL_LIST = "d04inn12[getvar G_VT_TYPE_PREFIX]???? d04bfn11[getvar G_VT_TYPE_PREFIX]???? d04bfn12[getvar G_VT_TYPE_PREFIX]???? d04bfn13[getvar G_VT_TYPE_PREFIX]????"
G_LOGSCAN_RULES = "lec"
G_CONF_ANALYZE_SETUP = "1"
G_CLOCK_GATE_NAME = "d04cgc01[getvar G_VT_TYPE_PREFIX]d0f0"
G_POWER_SWITCH_GND_PORTS = "vss"
G_RDT_COMMON_PATH = "/p/hdk/pu_tu/prd/rdt/15.2.1.4"
G_STAGE_DURATION = "0"
G_BONUS_CELL_LIST = "d04bar d04bbf d04bca d04bco d04bdc d04bdp d04bfy d04bgn d04bin d04bkp d04bly d04bmb d04bna d04bno d04bsc d04bth d04bxo"
G_SCRIPTS_SEARCH_PATH = "/nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/fev/inputs /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/fev/scripts /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/rtl ./scripts ./inputs /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/rtl /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/upf /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/timing_common /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/dft /nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/collateral/floorplan /p/sip/syn/scripts/FEV/p1273/flows/rdt/fev/scripts/soc/ /p/sip/syn/scripts/FEV/p1273/flows/rdt/fev/scripts /p/sip/syn/scripts/FEV/p1273/flows/rdt/common/scripts /p/hdk/pu_tu/prd/rdt_sd_1273_overrides/dts73_d04_bxt_hdk1.1.0_validation/flows/rdt/fev/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_1273_overrides/dts73_d04_bxt_hdk1.1.0_validation/flows/rdt/fev/scripts /p/hdk/pu_tu/prd/rdt_sd_1273_overrides/dts73_d04_bxt_hdk1.1.0_validation/flows/rdt/common/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_1273_overrides/dts73_d04_bxt_hdk1.1.0_validation/flows/rdt/common/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/dts73_d04_bxt_hdk1.1.0_validation/fev/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/dts73_d04_bxt_hdk1.1.0_validation/fev/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/dts73_d04_bxt_hdk1.1.0_validation/common/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/dts73_d04_bxt_hdk1.1.0_validation/common/scripts /p/hdk/cad/rdt_fev/15.11.0/scripts/soc/ /p/hdk/cad/rdt_fev/15.11.0/scripts /p/hdk/pu_tu/prd/kits_p1273/15.2.1.3/flows/rdt/common/scripts /p/hdk/pu_tu/prd/sd_build/15.2.1.6/fev/scripts/soc /p/hdk/pu_tu/prd/sd_build/15.2.1.6/fev/scripts /p/hdk/pu_tu/prd/sd_build/15.2.1.6/build_utils/scripts /p/hdk/pu_tu/prd/rdt/15.2.1.4/scripts"
G_RDT_TYPE = "rdt"
G_POLARIS_TAG = "stap"
G_IDV_VER_ANA_CELL = "not_set"
G_NACFIX_DIODE = "d04gnc01[getvar {G_VT_TYPE_PREFIX}]nz00"
G_AON_REG_BUF = "d04swb00[getvar {G_VT_TYPE_PREFIX}]d0c0"
G_BONUS_GATEARRAY_CELLS_2 = " d04bar01[getvar {G_VT_TYPE_PREFIX}]nz40   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz36   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz032   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz028   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz024   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz020   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz016   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz12   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz08   d04bar01[getvar {G_VT_TYPE_PREFIX}]nz04 "
G_REG_CLK_BUF = "d04gbf00[getvar {G_VT_TYPE_PREFIX}]d0b0"
G_AON_CLK_BUF = "d04scb00[getvar {G_VT_TYPE_PREFIX}]d0c0"
G_DEFAULT_DRIVING_CELL_PIN = "o"
G_ANALYSIS_TYPE = "[if {[getvar -quiet G_MCMM] == 1} { return on_chip_variation} else {return "bc_wc"}]"
G_CLOCK_CELL_LIST = "d04cdc03?d??? d04cdc13?d??? d04cdc23?d??? d04cgc00?d??? d04cgc01?d??? d04cgc02?d???  d04cgc03?d??? d04cgc04?d??? d04cgm22?d??? d04cgg00?d??? d04cpkf0?d??? d04cpk30?d??? d04gan00?d??? d04gan10?d???  d04gan11?d??? d04gan20?d??? d04gan30?d??? d04gna00?d??? d04gna02?d??? d04gam00?d??? d04gam10?d??? d04gam11?d???  d04gam20?d??? d04gam30?d??? d04gno00?d??? d04gno02?d??? d04gor???d??? d04gmx22?d??? d04gbc00?d??? d04gbc50?d??? d04gbf00?d???  d04gbf10?d??? d04gbf11?d??? d04gbf20?d??? d04gbf30?d??? d04gbf50?d??? d04gbf51?d??? d04gbf52?d??? d04gbf53?d???  d04gin00?d??? d04gin20?d??? d04gin30?d??? d04scb00?d??? d04sci00?d???"
G_SYNCCELL_LIST = "d04hgy d04hgn"
G_FUNC_DEFAULT = "-functiondefault z"
G_START_MEM = "736088"
G_TAR_UPF_LIST = "/nfs/iind/disks/dteg_disk008/users/ddyapa/slave_tap/dteg-stap/target/stap/ICPLP/aceroot/results/DC/stap/syn/outputs/stap.syn_final.upf"
G_FEV_MODE = "UNIT"
G_CONF_COMPARE_THREADS = "4"
G_VISA_CLOCK_REFERENCES = ""d04gbf00[getvar G_VT_TYPE_PREFIX]d0d0 d04gbf00[getvar G_VT_TYPE_PREFIX]d0e0 d04gbf00[getvar G_VT_TYPE_PREFIX]d0f0 d04gbf00[getvar G_VT_TYPE_PREFIX]d0g0 d04gbf00[getvar G_VT_TYPE_PREFIX]d0h0 d04gbf00[getvar {G_VT_TYPE_PREFIX}]d0k0 d04gbf00[getvar {G_VT_TYPE_PREFIX}]d0l0 d04scb00[getvar {G_VT_TYPE_PREFIX}]d0j0 d04scb00[getvar {G_VT_TYPE_PREFIX}]d0k0 d04scb00[getvar {G_VT_TYPE_PREFIX}]d0l0""
G_PROCESS_NAME = "p1273"
G_REF_UPF_1801 = "1"
G_VERTICAL_ROUTING_TRACKS = "m1 m3 m5 m7 m9"
G_STD_CELL_VERILOG = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/v/wn/d04_wn_core.v /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/v/ln/d04_ln_core.v /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/v/nn/d04_nn_core.v /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/v/primitives/d04_primitive_verilog.v /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/v/wn/d04_wn_core.v /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/v/ln/d04_ln_core.v /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/v/nn/d04_nn_core.v /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/v/wn/d04_wn_core.v /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/v/ln/d04_ln_core.v /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/v/nn/d04_nn_core.v"
G_HIGH_METAL_CELL_LIST = "d04gis* d04gbs* d04bfn00?d0p0 d04bfn00?d0q0 d04bfn00?d0r0"
G_STDCELL_MW_REFERENCE_LIBS = "/p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/wn/d04_wn_bonuscore /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/wn/d04_wn_core /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/wn/d04_wn_tapcore2h /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/wn/d04_wn_coe /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/wn/d04_wn_coe_bonus /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/wn/d04_wn_coe_ls /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/wn/d04_wn_hd /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/wn/d04_wn_spacer /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/fram/wn/d04_wn_fc /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/ln/d04_ln_bonuscore /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/ln/d04_ln_core /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/ln/d04_ln_tapcore2h /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/ln/d04_ln_coe /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/ln/d04_ln_coe_bonus /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/ln/d04_ln_coe_ls /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/ln/d04_ln_halotran /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/ln/d04_ln_hd /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/ln/d04_ln_hd_bonus /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/ln/d04_ln_spacer /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/fram/ln/d04_ln_fc /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/nn/d04_nn_bonuscore /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/nn/d04_nn_core /p/hdk/cad/stdcells/d04/15ww09.1_d04_prj_hdk73_SD1.7.10/fram/nn/d04_nn_tapcore2h /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/nn/d04_nn_coe /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/nn/d04_nn_coe_bonus /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/nn/d04_nn_coe_ls /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/nn/d04_nn_fibcut /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/nn/d04_nn_gthalo /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/nn/d04_nn_hd /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/nn/d04_nn_spacer /p/hdk/cad/stdcells/d04alphaCOE/15ww09.4_d04alphaCOE_prj_hdk73_SD1.8.10_alphaCOE/fram/nn/d04_nn_halotran /p/hdk/cad/stdcells/d04alphaFC/15ww01.5_d04alphaFC_prj_hdk73_SD1.9.8_alphaFC/fram/nn/d04_nn_fc /p/hdk/cad/stdcells/d04alphaFIDUCIAL/15ww04.4_d04alphaFIDUCIAL_prj_hdk73_SD1.3.3_alphaFIDUCIAL/fram/nn/d04dfd_nn_core"
G_REF_DEFINES_LIST = "SVA_OFF functional EMULATION SVA_OFF"
G_STDCELL_TILE_HEIGHT = "0.399"
G_SPECIAL_DONT_USE_CELL_LIST = "d04cpk d04cis d04dload d04dly00 d04fkt00?d0 d04fyt03?d0"
G_MAX_OPCON = "typical_1.00"
G_STDCELL_BONUS_GATEARRAY_TILE_WIDTH = "0.28"
G_IDV_CLKBUFFER_CELL = "d04scb00[getvar {G_VT_TYPE_PREFIX}]d0h0"
G_SD_BUILD = "/p/hdk/pu_tu/prd/sd_build/15.2.1.6"
G_ECO_FLOW_PATH = "/p/hdk/cad/rdt_eco/14.2.2"
G_CONF_RTL_UNDRIVEN_SIGNAL_0 = "0"
G_DOT_PROCESS = "1"
G_CONF_RTL_UNDEFINED_BBOX = "1"
G_FEV_FLOW_PATH = "/p/hdk/cad/rdt_fev/15.11.0"
G_WIRE_LOAD_LIB_NAME = "p1273_custom_wireload"
G_SKIP_REPORTS = "0"
G_CURRENT_STAGE = "report"
G_HALO_VA_EDGE = "both"
G_LOCAL_FIDUCIAL_POSTROUTE_CELLS = "d04qfd02nnz00 d04qfd01ndz00"
G_FLOW_TYPE = "fev"
G_RDT_PROJECT_TYPE = "soc"
G_CONF_COMPARE_EFFORT = "low"
