[Scintilla]
Verilog\style0\color = 808080
Verilog\style0\eolfill = false
Verilog\style0\font = Courier New, 12, 0, 0, 0
Verilog\style0\paper = f6f3ea
Verilog\style1\color = 7f00
Verilog\style1\eolfill = false
Verilog\style1\font = Courier New, 12, 0, 0, 0
Verilog\style1\paper = f6f3ea
Verilog\style2\color = 7f00
Verilog\style2\eolfill = false
Verilog\style2\font = Courier New, 12, 0, 0, 0
Verilog\style2\paper = f6f3ea
Verilog\style3\color = 3f7f3f
Verilog\style3\eolfill = true
Verilog\style3\font = Courier New, 12, 0, 0, 0
Verilog\style3\paper = f6f3ea
Verilog\style4\color = 7f7f
Verilog\style4\eolfill = false
Verilog\style4\font = Courier New, 12, 0, 0, 0
Verilog\style4\paper = f6f3ea
Verilog\style5\color = 8000ff
Verilog\style5\eolfill = false
Verilog\style5\font = Courier New, 12, 0, 0, 0
Verilog\style5\paper = f6f3ea
Verilog\style6\color = 7f007f
Verilog\style6\eolfill = false
Verilog\style6\font = Courier New, 12, 0, 0, 0
Verilog\style6\paper = f6f3ea
Verilog\style7\color = 7f7f
Verilog\style7\eolfill = false
Verilog\style7\font = Courier New, 12, 0, 0, 0
Verilog\style7\paper = f6f3ea
Verilog\style8\color = 804020
Verilog\style8\eolfill = false
Verilog\style8\font = Courier New, 12, 0, 0, 0
Verilog\style8\paper = f6f3ea
Verilog\style9\color = 7f7f00
Verilog\style9\eolfill = false
Verilog\style9\font = Courier New, 12, 0, 0, 0
Verilog\style9\paper = f6f3ea
Verilog\style10\color = 7070
Verilog\style10\eolfill = false
Verilog\style10\font = Courier New, 12, 0, 0, 0
Verilog\style10\paper = f6f3ea
Verilog\style11\color = 0
Verilog\style11\eolfill = false
Verilog\style11\font = Courier New, 12, 0, 0, 0
Verilog\style11\paper = f6f3ea
Verilog\style12\color = 0
Verilog\style12\eolfill = true
Verilog\style12\font = Courier New, 12, 0, 0, 0
Verilog\style12\paper = f6f3ea
Verilog\style19\color = 2a00ff
Verilog\style19\eolfill = false
Verilog\style19\font = Courier New, 12, 0, 0, 0
Verilog\style19\paper = f6f3ea
Verilog\style20\color = 2a00ff
Verilog\style20\eolfill = false
Verilog\style20\font = Courier New, 12, 0, 0, 0
Verilog\style20\paper = f6f3ea
Verilog\style21\color = 7f0000
Verilog\style21\eolfill = false
Verilog\style21\font = Courier New, 12, 0, 0, 0
Verilog\style21\paper = f6f3ea
Verilog\style22\color = 8000ff
Verilog\style22\eolfill = false
Verilog\style22\font = Courier New, 12, 0, 0, 0
Verilog\style22\paper = f6f3ea
Verilog\style23\color = ff
Verilog\style23\eolfill = false
Verilog\style23\font = Courier New, 12, 0, 0, 0
Verilog\style23\paper = f6f3ea
Verilog\style24\color = 5032
Verilog\style24\eolfill = false
Verilog\style24\font = Courier New, 12, 0, 0, 0
Verilog\style24\paper = f6f3ea
Verilog\style64\color = 0
Verilog\style64\eolfill = true
Verilog\style64\font = Courier New, 12, 0, 1, 0
Verilog\style64\paper = f6f3ea
Verilog\style65\color = 808080
Verilog\style65\eolfill = true
Verilog\style65\font = Courier New, 12, 0, 1, 0
Verilog\style65\paper = f6f3ea
Verilog\style66\color = 808080
Verilog\style66\eolfill = true
Verilog\style66\font = Courier New, 12, 0, 1, 0
Verilog\style66\paper = f6f3ea
Verilog\style67\color = 808080
Verilog\style67\eolfill = true
Verilog\style67\font = Courier New, 12, 0, 1, 0
Verilog\style67\paper = f6f3ea
Verilog\style68\color = 808080
Verilog\style68\eolfill = true
Verilog\style68\font = Courier New, 12, 0, 1, 0
Verilog\style68\paper = f6f3ea
Verilog\style69\color = 808080
Verilog\style69\eolfill = true
Verilog\style69\font = Courier New, 12, 0, 1, 0
Verilog\style69\paper = f6f3ea
Verilog\style70\color = 808080
Verilog\style70\eolfill = true
Verilog\style70\font = Courier New, 12, 0, 1, 0
Verilog\style70\paper = f6f3ea
Verilog\style71\color = 808080
Verilog\style71\eolfill = true
Verilog\style71\font = Courier New, 12, 0, 1, 0
Verilog\style71\paper = f6f3ea
Verilog\style72\color = 808080
Verilog\style72\eolfill = true
Verilog\style72\font = Courier New, 12, 0, 1, 0
Verilog\style72\paper = f6f3ea
Verilog\style73\color = 808080
Verilog\style73\eolfill = true
Verilog\style73\font = Courier New, 12, 0, 1, 0
Verilog\style73\paper = f6f3ea
Verilog\style74\color = 808080
Verilog\style74\eolfill = true
Verilog\style74\font = Courier New, 12, 0, 1, 0
Verilog\style74\paper = f6f3ea
Verilog\style75\color = 808080
Verilog\style75\eolfill = true
Verilog\style75\font = Courier New, 12, 0, 1, 0
Verilog\style75\paper = f6f3ea
Verilog\style76\color = 808080
Verilog\style76\eolfill = true
Verilog\style76\font = Courier New, 12, 0, 1, 0
Verilog\style76\paper = f6f3ea
Verilog\style83\color = 808080
Verilog\style83\eolfill = true
Verilog\style83\font = Courier New, 12, 0, 1, 0
Verilog\style83\paper = f6f3ea
Verilog\style84\color = 808080
Verilog\style84\eolfill = true
Verilog\style84\font = Courier New, 12, 0, 1, 0
Verilog\style84\paper = f6f3ea
Verilog\style85\color = 808080
Verilog\style85\eolfill = true
Verilog\style85\font = Courier New, 12, 0, 1, 0
Verilog\style85\paper = f6f3ea
Verilog\style86\color = 808080
Verilog\style86\eolfill = true
Verilog\style86\font = Courier New, 12, 0, 1, 0
Verilog\style86\paper = f6f3ea
Verilog\style87\color = 808080
Verilog\style87\eolfill = true
Verilog\style87\font = Courier New, 12, 0, 1, 0
Verilog\style87\paper = f6f3ea
Verilog\style88\color = 808080
Verilog\style88\eolfill = true
Verilog\style88\font = Courier New, 12, 0, 1, 0
Verilog\style88\paper = f6f3ea
Verilog\properties\foldatelse = false
Verilog\properties\foldcomments = false
Verilog\properties\foldcompact = true
Verilog\properties\foldpreprocessor = false
Verilog\properties\foldverilogflags = false
Verilog\defaultcolor = 0
Verilog\defaultpaper = f6f3ea
Verilog\defaultfont = Courier New, 12, 0, 0, 0
Verilog\autoindentstyle = -1

