module wideexpr_00073(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((({3'sb100,+(s0),(u0)<<<(6'sb011001)})<<<(4'b1000))<=((ctrl[3]?{6'sb000010,(ctrl[5]?5'b00001:2'b11)}:((u1)&(s6))<<({u5,u5,5'sb00000,s7}))))-(((s0)>(~({4'sb0001,1'b1,6'b011011})))&({3'sb111,s7,+(&(1'sb1))}));
  assign y1 = ~({((((($signed(+(u7)))<<<($unsigned(s6)))>>>(s4))|((s6)^~(((ctrl[3]?(ctrl[1]?s7:3'sb110):$signed(3'b001)))>>(-((ctrl[0]?5'sb11110:1'sb0))))))>>(s1))>=(6'sb110101),2'sb01});
  assign y2 = ((2'b01)>>(-(+((+(6'sb100000))<<<({1{s1}})))))<<<(({s0,(s1)>>>((~^(s7))!=((s0)==(u1))),(ctrl[1]?(ctrl[4]?(s7)>>>(s0):(6'sb110100)>>(6'sb001101)):s5),s6})>($unsigned(((ctrl[1]?s5:2'sb01))>((ctrl[7]?1'sb0:2'sb11)))));
  assign y3 = s0;
  assign y4 = u2;
  assign y5 = s3;
  assign y6 = {4{{1{-((-(s5))-((2'sb00)+(1'sb0)))}}}};
  assign y7 = {1{{1{6'b111000}}}};
endmodule
