#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb  9 20:56:23 2021
# Process ID: 4864
# Current directory: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10832 C:\Users\Lauri\Desktop\Spring2021\4304VHDL\Labs\mux_Nx1\mux_Nx1.xpr
# Log file: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/vivado.log
# Journal file: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1107.137 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'muxNx1_TB_TEXTIO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj muxNx1_TB_TEXTIO_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.sim/sim_1/behav/xsim'
"xelab -wto 9c4b7a3494e24e32b033165993f8f575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot muxNx1_TB_TEXTIO_behav xil_defaultlib.muxNx1_TB_TEXTIO -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9c4b7a3494e24e32b033165993f8f575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot muxNx1_TB_TEXTIO_behav xil_defaultlib.muxNx1_TB_TEXTIO -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "muxNx1_TB_TEXTIO_behav -key {Behavioral:sim_1:Functional:muxNx1_TB_TEXTIO} -tclbatch {muxNx1_TB_TEXTIO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source muxNx1_TB_TEXTIO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /muxNx1_TB_TEXTIO/file_vectors was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /muxNx1_TB_TEXTIO/file_results was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
ERROR: File C:C:\Users\Lauri\Desktop\Spring2021\4304VHDL\Labs\mux_Nx1\mux_Nx1.srcs\sim_1\new\input.txt is not open. Cannot call endfile on it
Time: 0 ps  Iteration: 0  Process: /muxNx1_TB_TEXTIO/TEXTIO_GEN
  File: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.srcs/sim_1/new/muxNx1_TB_TEXTIO_A.vhd

HDL Line: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.srcs/sim_1/new/muxNx1_TB_TEXTIO_A.vhd:53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'muxNx1_TB_TEXTIO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1107.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'muxNx1_TB_TEXTIO' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj muxNx1_TB_TEXTIO_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.srcs/sim_1/new/muxNx1_TB_TEXTIO_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'muxNx1_TB_TEXTIO'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.sim/sim_1/behav/xsim'
"xelab -wto 9c4b7a3494e24e32b033165993f8f575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot muxNx1_TB_TEXTIO_behav xil_defaultlib.muxNx1_TB_TEXTIO -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9c4b7a3494e24e32b033165993f8f575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot muxNx1_TB_TEXTIO_behav xil_defaultlib.muxNx1_TB_TEXTIO -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture structural of entity xil_defaultlib.mux2x1 [mux2x1_default]
Compiling architecture procedural of entity xil_defaultlib.muxNx1 [muxnx1_default]
Compiling architecture behavioral of entity xil_defaultlib.muxnx1_tb_textio
Built simulation snapshot muxNx1_TB_TEXTIO_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "muxNx1_TB_TEXTIO_behav -key {Behavioral:sim_1:Functional:muxNx1_TB_TEXTIO} -tclbatch {muxNx1_TB_TEXTIO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source muxNx1_TB_TEXTIO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /muxNx1_TB_TEXTIO/file_vectors was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /muxNx1_TB_TEXTIO/file_results was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
ERROR: File C:\Users\Lauri\Desktop\Spring2021\4304VHDL\Labs\mux_Nx1\input.txt is not open. Cannot call endfile on it
Time: 0 ps  Iteration: 0  Process: /muxNx1_TB_TEXTIO/TEXTIO_GEN
  File: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.srcs/sim_1/new/muxNx1_TB_TEXTIO_A.vhd

HDL Line: C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.srcs/sim_1/new/muxNx1_TB_TEXTIO_A.vhd:53
INFO: [USF-XSim-96] XSim completed. Design snapshot 'muxNx1_TB_TEXTIO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1107.137 ; gain = 0.000
add_bp {C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.srcs/sim_1/new/muxNx1_TB_TEXTIO_A.vhd} 53
remove_bps -file {C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/mux_Nx1/mux_Nx1.srcs/sim_1/new/muxNx1_TB_TEXTIO_A.vhd} -line 53
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  9 21:13:59 2021...
