Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               995.748       0.000              0            526
 DebugCore_JCLK         DebugCore_JCLK              23.909       0.000              0            356
 DebugCore_CAPTURE      DebugCore_JCLK              20.831       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           47.682       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.188       0.000              0            526
 DebugCore_JCLK         DebugCore_JCLK               0.339       0.000              0            356
 DebugCore_CAPTURE      DebugCore_JCLK              24.740       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.350       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               997.734       0.000              0            161
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.593       0.000              0            161
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               997.000       0.000              0            526
 DebugCore_JCLK         DebugCore_JCLK              24.198       0.000              0            356
 DebugCore_CAPTURE      DebugCore_JCLK              22.077       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           48.253       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.132       0.000              0            526
 DebugCore_JCLK         DebugCore_JCLK               0.264       0.000              0            356
 DebugCore_CAPTURE      DebugCore_JCLK              24.945       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.491       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk               998.422       0.000              0            161
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 led_test|clk           led_test|clk                 0.446       0.000              0            161
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

