$date
	Tue Jan 23 16:52:25 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! m $end
$var reg 1 " l $end
$var reg 1 # q $end
$var reg 1 $ s $end
$scope module sc1 $end
$var wire 1 " l $end
$var wire 1 ! m $end
$var wire 1 # q $end
$var wire 1 $ s $end
$var wire 1 % w04 $end
$var wire 1 & w08 $end
$var wire 1 ' w09 $end
$var wire 1 ( w18 $end
$var wire 1 ) w20 $end
$var wire 1 * w21 $end
$var wire 1 + w22 $end
$var wire 1 , w23 $end
$var wire 1 - w27 $end
$var wire 1 . w28 $end
$var wire 1 / w29 $end
$var wire 1 0 w36 $end
$var wire 1 1 w42 $end
$var wire 1 2 w45 $end
$var wire 1 3 w50 $end
$var wire 1 4 w62 $end
$var wire 1 5 w79 $end
$var wire 1 6 w80 $end
$var wire 1 7 w84 $end
$var wire 1 8 w85 $end
$var wire 1 9 w92 $end
$var wire 1 : w98 $end
$var wire 1 ; w99 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1;
1:
19
08
17
16
05
04
13
12
11
10
1/
1.
1-
1,
1+
0*
0)
0(
0'
1&
0%
0$
0#
0"
1!
$end
#10
0,
1%
1+
06
15
1(
03
14
1*
0:
18
01
00
07
1#
#20
1,
1!
0%
16
05
0(
13
04
0*
1:
08
11
10
17
0;
02
0#
1$
#30
0,
1%
1+
06
15
1(
03
14
1*
0:
18
01
00
07
1#
#40
1,
1!
0%
16
05
0(
13
04
0*
1:
08
11
10
17
1;
12
09
0-
0&
0#
0$
1"
#50
1!
1,
1%
1+
1(
03
14
0:
01
00
07
1#
#60
0,
06
15
1*
1'
0.
11
10
17
0;
02
0#
1$
#70
16
0+
0!
0*
0%
05
0'
0/
01
00
07
1#
#80
