`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n  ); 
    
    wire w1,w2;
    not not1(out_n,out);
    and and1(w1,a,b);
    and and2(w2,c,d);
    or or1(out,w1,w2);
endmodule
