m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vAccumulator
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1718319666
!i10b 1
!s100 [0@CiF9A>Ym_oYoEm7=Tl1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IoXB4UQZDo0SmF]M`:QDa]3
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/Max/Documents/GitHub/141architecture/modelsim
w1718235960
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
!i122 603
L0 1 62
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1718319665.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
n@accumulator
valu
R0
R1
!i10b 1
!s100 lL?>[]:[n3R<YNBi[P[zX3
R2
IILFcnC:2[f6QMaDoT5^?Z1
R3
S1
R4
w1718319495
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
!i122 604
L0 2 140
R5
r1
!s85 0
31
Z8 !s108 1718319666.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv|
!i113 1
R6
R7
valu_tb
R0
Z9 !s110 1718319669
!i10b 1
!s100 C`cj:J@2]nkLcJY0`3Y^>3
R2
IhSE;mMU7L<>IlRDAG9m<V2
R3
S1
R4
w1718260081
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv
!i122 612
L0 1 80
R5
r1
!s85 0
31
Z10 !s108 1718319668.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv|
!i113 1
R6
R7
vcontrol
R0
R1
!i10b 1
!s100 FFm=D_CY81HN4QLf]JXmZ0
R2
I^0nBk`Y@JRo`Chg56cF<32
R3
S1
R4
w1718319397
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
!i122 605
L0 2 117
R5
r1
!s85 0
31
R8
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv|
!i113 1
R6
R7
vdat_mem
R0
R1
!i10b 1
!s100 S9Q_^JaS`97lDbO6Kol0Z1
R2
ISUGTiH9`^S:4634VJ>N923
R3
S1
R4
w1718316186
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
!i122 606
L0 2 36
R5
r1
!s85 0
31
R8
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv|
!i113 1
R6
R7
vdat_mem_tb
R0
R9
!i10b 1
!s100 TIYbKL8Gc=49RndM47JI61
R2
IIkfGZ>S1_a:IE_KbRz@LP2
R3
S1
R4
w1717033924
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv
!i122 613
L0 3 71
R5
r1
!s85 0
31
Z11 !s108 1718319669.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv|
!i113 1
R6
R7
vinstr_ROM
R0
Z12 !s110 1718319667
!i10b 1
!s100 oOVnkNz9A?74^TkY>I?1:1
R2
IHRhl6zc;kbGoa30_0g6_?2
R3
S1
R4
w1718236753
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
!i122 607
L0 4 30
R5
r1
!s85 0
31
R8
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv|
!i113 1
R6
R7
ninstr_@r@o@m
vPC
R0
R12
!i10b 1
!s100 2@J4DX`j?2N4h`Y^e=>c03
R2
IZi@nS7bkP1:ji:8BD8TfC2
R3
S1
R4
w1718239781
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv
!i122 608
L0 5 44
R5
r1
!s85 0
31
Z13 !s108 1718319667.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv|
!i113 1
R6
R7
n@p@c
vPC_LUT
R0
Z14 !s110 1718319668
!i10b 1
!s100 NRKIST[I?a5:6n]XkXW033
R2
IP^5Bh;RA0Y5OAofz7Y;gm1
R3
S1
R4
w1718063661
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
!i122 609
L0 1 14
R5
r1
!s85 0
31
R13
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv|
!i113 1
R6
R7
n@p@c_@l@u@t
vpcAcc_tb
R0
!s110 1717633166
!i10b 1
!s100 gJDk[4HXA]=IFSXH_dSoh3
R2
IK[7XD@b7Y7R;U4BQCIWO:3
R3
S1
R4
w1717633137
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv
!i122 12
L0 1 122
R5
r1
!s85 0
31
!s108 1717633166.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv|
!i113 1
R6
R7
npc@acc_tb
vreg_file
R0
R14
!i10b 1
!s100 G?4b=EW]EfVZI:K_@j<kD2
R2
Ig:iC9DnU7Enjgn7d@UMD32
R3
S1
R4
w1718317989
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
!i122 610
L0 3 73
R5
r1
!s85 0
31
R10
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv|
!i113 1
R6
R7
vtest_bench
R0
!s110 1718260096
!i10b 1
!s100 N2Ui_aGeO<QU`Ee_[h_Df2
R2
IdAN78J`_7kYfW@2UcERHi3
R3
S1
R4
w1718255953
Z15 8C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv
Z16 FC:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv
!i122 587
Z17 L0 3 124
R5
r1
!s85 0
31
!s108 1718260095.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv|
Z18 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv|
!i113 1
R6
R7
vtest_bench1
R0
Z19 !s110 1718319670
!i10b 1
!s100 P4SIM9cI^`=c53OKjHCLI3
R2
I3ecPK8d7O_<Ze?bd1ZbJO1
R3
S1
R4
w1718316430
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench1.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench1.sv
!i122 615
L0 2 120
R5
r1
!s85 0
31
R11
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench1.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench1.sv|
!i113 1
R6
R7
vtest_bench2
R0
R19
!i10b 1
!s100 2L;lQOE<Edk4GMGi[TX3P2
R2
ILlH1?J[WQ^XlIDVE1Q_L_0
R3
S1
R4
w1718319561
R15
R16
!i122 616
R17
R5
r1
!s85 0
31
!s108 1718319670.000000
Z20 !s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/test_bench2.sv|
R18
!i113 1
R6
R7
vtop_level
R0
R14
!i10b 1
!s100 RKl2bKK8QRdCN:OXhi4IT0
R2
IkT?;d1Kz`NaC=]N]Me[B<3
R3
S1
R4
w1718318044
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
!i122 611
L0 1 180
R5
r1
!s85 0
31
R10
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv|
!i113 1
R6
R7
vtop_level_tb
R0
R9
!i10b 1
!s100 8KdGB?KD=_o;NeFbn]QXa0
R2
IS6WOLSiXHNgm;J33_HGFl3
R3
S1
R4
w1717866858
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv
!i122 614
L0 1 36
R5
r1
!s85 0
31
R11
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv|
!i113 1
R6
R7
