{"vcs1":{"timestamp_begin":1748097285.734855219, "rt":6.99, "ut":7.12, "st":0.25}}
{"vcselab":{"timestamp_begin":1748097292.776270725, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1748097293.004145563, "rt":0.66, "ut":0.53, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748097285.379757156}
{"VCS_COMP_START_TIME": 1748097285.379757156}
{"VCS_COMP_END_TIME": 1748097293.751882820}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 455348}}
{"vcselab": {"peak_mem": 161896}}
