INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13773/Desktop/corn/wwx_cpu/wwx_cpu/main_cpu_5/main_cpu_5.srcs/sim_1/new/tb_pre_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pre_adder_4
