
12. Printing statistics.

=== rr_4x4_4 ===

   Number of wires:                 16
   Number of wire bits:             62
   Number of public wires:          16
   Number of public wire bits:      62
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          4
     customAdder4_0                  1
     customAdder6_1                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder4_0 is unknown!
   Area for cell type \customAdder6_1 is unknown!

=== multiplier16bit_19 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_12_12                        1
     NR_12_4                         1
     NR_4_12                         1
     customAdder16_0                 1
     customAdder28_11                1
     rr_4x4_4                        1

   Area for cell type \NR_12_4 is unknown!
   Area for cell type \NR_12_12 is unknown!
   Area for cell type \NR_4_12 is unknown!
   Area for cell type \customAdder28_11 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \rr_4x4_4 is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder6_1 ===

   Number of wires:                  3
   Number of wire bits:             18
   Number of public wires:           3
   Number of public wire bits:      18
   Number of ports:                  3
   Number of port bits:             18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder4_0 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder4bit      1

   Area for cell type \unsignedBrentKungAdder4bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder28_11 ===

   Number of wires:                  3
   Number of wire bits:             74
   Number of public wires:           3
   Number of public wire bits:      74
   Number of ports:                  3
   Number of port bits:             74
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder28bit      1

   Area for cell type \unsignedBrentKungAdder28bit is unknown!

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_4_12 ===

   Number of wires:                 95
   Number of wire bits:            124
   Number of public wires:          95
   Number of public wire bits:     124
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     AndGate                        48
     FullAdder                      19
     HalfAdder                       3
     unsignedBrentKungAdder14bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== unsignedBrentKungAdder4bit ===

   Number of wires:                 19
   Number of wire bits:             29
   Number of public wires:          19
   Number of public wire bits:      29
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     BitwisePG                       4
     BlackCell                       1
     GrayCell                        3
     XorGate                         3

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_12_12 ===

   Number of wires:                365
   Number of wire bits:            410
   Number of public wires:         365
   Number of public wire bits:     410
   Number of ports:                  3
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     AndGate                       144
     FullAdder                      99
     HalfAdder                      11
     unsignedBrentKungAdder22bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder22bit is unknown!

=== NR_12_4 ===

   Number of wires:                 95
   Number of wire bits:            124
   Number of public wires:          95
   Number of public wire bits:     124
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     AndGate                        48
     FullAdder                      19
     HalfAdder                       3
     unsignedBrentKungAdder14bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder28bit ===

   Number of wires:                155
   Number of wire bits:            237
   Number of public wires:         155
   Number of public wire bits:     237
   Number of ports:                  3
   Number of port bits:             85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     BitwisePG                      28
     BlackCell                      21
     GrayCell                       27
     XorGate                        27

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder22bit ===

   Number of wires:                119
   Number of wire bits:            183
   Number of public wires:         119
   Number of public wire bits:     183
   Number of ports:                  3
   Number of port bits:             67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     BitwisePG                      22
     BlackCell                      15
     GrayCell                       21
     XorGate                        21

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== design hierarchy ===

   multiplier16bit_19                1
     NR_12_12                        1
       AndGate                     144
       FullAdder                    99
       HalfAdder                    11
       unsignedBrentKungAdder22bit      1
         BitwisePG                  22
         BlackCell                  15
         GrayCell                   21
         XorGate                    21
     NR_12_4                         1
       AndGate                      48
       FullAdder                    19
       HalfAdder                     3
       unsignedBrentKungAdder14bit      1
         BitwisePG                  14
         BlackCell                   8
         GrayCell                   13
         XorGate                    13
     NR_4_12                         1
       AndGate                      48
       FullAdder                    19
       HalfAdder                     3
       unsignedBrentKungAdder14bit      1
         BitwisePG                  14
         BlackCell                   8
         GrayCell                   13
         XorGate                    13
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder28_11                1
       unsignedBrentKungAdder28bit      1
         BitwisePG                  28
         BlackCell                  21
         GrayCell                   27
         XorGate                    27
     rr_4x4_4                        1
       NR_2_2                        4
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       customAdder4_0                1
         unsignedBrentKungAdder4bit      1
           BitwisePG                 4
           BlackCell                 1
           GrayCell                  3
           XorGate                   3
       customAdder6_1                1
         unsignedBrentKungAdder6bit      1
           BitwisePG                 6
           BlackCell                 2
           GrayCell                  5
           XorGate                   5

   Number of wires:               4577
   Number of wire bits:           5416
   Number of public wires:        4577
   Number of public wire bits:    5416
   Number of ports:               3181
   Number of port bits:           3822
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1380
     AND2x2_ASAP7_75t_R            447
     AO21x1_ASAP7_75t_R            163
     MAJx2_ASAP7_75t_R             137
     NAND3xp33_ASAP7_75t_R         137
     NOR3xp33_ASAP7_75t_R          137
     OAI21xp33_ASAP7_75t_R         137
     XOR2xp5_ASAP7_75t_R           222

   Chip area for top module '\multiplier16bit_19': 130.432680
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          4.19e-05   4.92e-05   1.13e-07   9.13e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.19e-05   4.92e-05   1.13e-07   9.13e-05 100.0%
                          45.9%      53.9%       0.1%
Startpoint: B[5] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  48.11   48.11 ^ B[5] (in)
  36.16   84.28 ^ M1/uut23/_0_/Y (AND2x2_ASAP7_75t_R)
  31.77  116.04 ^ M1/uut150/_2_/Y (MAJx2_ASAP7_75t_R)
  27.19  143.23 v M1/uut150/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.30  185.53 v M1/uut173/_2_/Y (MAJx2_ASAP7_75t_R)
  32.89  218.42 v M1/uut203/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  251.11 ^ M1/uut203/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  286.28 ^ M1/uut226/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  312.37 v M1/uut226/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  350.42 v M1/uut245/_2_/Y (MAJx2_ASAP7_75t_R)
  26.98  377.40 ^ M1/uut245/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  419.81 ^ M1/uut254/uut12/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.47  449.28 ^ M1/uut254/uut28/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.53  469.82 ^ M1/uut254/uut36/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  488.53 ^ M1/uut254/uut39/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  514.63 ^ M1/uut254/uut40/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.92  539.56 ^ M1/uut254/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.86  571.42 ^ M1/uut254/uut75/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.22  610.65 ^ adder2/adder_module/uut23/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  637.19 ^ adder2/adder_module/uut39/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  657.36 ^ adder2/adder_module/uut47/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  676.08 ^ adder2/adder_module/uut51/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  702.18 ^ adder2/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.92  727.11 ^ adder2/adder_module/uut62/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  747.91 ^ adder2/adder_module/uut75/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31  786.22 ^ adder2/adder_module/uut102/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  786.22 ^ P[31] (out)
         786.22   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -786.22   data arrival time
---------------------------------------------------------
        9213.78   slack (MET)


Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          5.12e-05   5.91e-05   6.85e-08   1.10e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.12e-05   5.91e-05   6.85e-08   1.10e-04 100.0%
                          46.4%      53.5%       0.1%
Startpoint: A[12] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 v input external delay
  10.26   10.26 v A[12] (in)
  26.52   36.79 v M1/M1/M4/M4/uut5/_0_/Y (AND2x2_ASAP7_75t_R)
  33.12   69.90 v M1/M1/M4/M4/uut37/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  102.59 ^ M1/M1/M4/M4/uut37/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  137.76 ^ M1/M1/M4/M4/uut44/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  163.85 v M1/M1/M4/M4/uut44/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  201.90 v M1/M1/M4/M4/uut51/_2_/Y (MAJx2_ASAP7_75t_R)
  26.89  228.79 ^ M1/M1/M4/M4/uut51/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  271.20 ^ M1/M1/M4/M4/uut56/uut4/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.46  300.66 ^ M1/M1/M4/M4/uut56/uut12/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.46  323.12 ^ M1/M1/M4/M4/uut56/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  343.92 ^ M1/M1/M4/M4/uut56/uut22/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62  374.54 ^ M1/M1/M4/M4/uut56/uut30/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.54  414.08 ^ M1/M1/M4/adder2/adder_module/uut2/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  28.08  442.16 ^ M1/M1/M4/adder2/adder_module/uut8/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  24.14  466.30 ^ M1/M1/M4/adder2/adder_module/uut10/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  33.07  499.37 ^ M1/M1/M4/adder2/adder_module/uut18/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.23  538.60 ^ M1/M1/adder2/adder_module/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.60  564.20 ^ M1/M1/adder2/adder_module/uut12/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.46  590.66 ^ M1/M1/adder2/adder_module/uut16/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.37  613.03 ^ M1/M1/adder2/adder_module/uut22/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62  643.65 ^ M1/M1/adder2/adder_module/uut30/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.21  682.86 ^ M1/adder2/adder_module/uut15/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  709.41 ^ M1/adder2/adder_module/uut28/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  729.58 ^ M1/adder2/adder_module/uut34/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  748.29 ^ M1/adder2/adder_module/uut37/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  774.40 ^ M1/adder2/adder_module/uut38/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.20  808.59 ^ M1/adder2/adder_module/uut70/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.16  847.76 ^ adder2/adder_module/uut23/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.55  874.31 ^ adder2/adder_module/uut39/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.17  894.47 ^ adder2/adder_module/uut47/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  913.19 ^ adder2/adder_module/uut51/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.10  939.29 ^ adder2/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.92  964.22 ^ adder2/adder_module/uut62/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  985.02 ^ adder2/adder_module/uut75/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31 1023.33 ^ adder2/adder_module/uut102/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1023.33 ^ P[31] (out)
        1023.33   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1023.33   data arrival time
---------------------------------------------------------
        8976.67   slack (MET)


