Simulator report for watch_cnt
Fri Jan 15 12:32:41 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 404 nodes    ;
; Simulation Coverage         ;      52.00 % ;
; Total Number of Transitions ; 2451229      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; ACEX1K       ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; watch_cnt.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      52.00 % ;
; Total nodes checked                                 ; 404          ;
; Total output ports checked                          ; 425          ;
; Total output ports with complete 1/0-value coverage ; 221          ;
; Total output ports with no 1/0-value coverage       ; 200          ;
; Total output ports with no 1-value coverage         ; 200          ;
; Total output ports with no 0-value coverage         ; 204          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                            ; Output Port Name                                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |watch_cnt|clk_1Khz                                                                                  ; |watch_cnt|clk_1Khz                                                                                       ; out              ;
; |watch_cnt|rst                                                                                       ; |watch_cnt|rst                                                                                            ; out              ;
; |watch_cnt|EN                                                                                        ; |watch_cnt|EN                                                                                             ; out              ;
; |watch_cnt|load                                                                                      ; |watch_cnt|load                                                                                           ; out              ;
; |watch_cnt|dispbuf[0]                                                                                ; |watch_cnt|dispbuf[0]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[1]                                                                                ; |watch_cnt|dispbuf[1]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[2]                                                                                ; |watch_cnt|dispbuf[2]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[3]                                                                                ; |watch_cnt|dispbuf[3]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[4]                                                                                ; |watch_cnt|dispbuf[4]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[5]                                                                                ; |watch_cnt|dispbuf[5]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[6]                                                                                ; |watch_cnt|dispbuf[6]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[7]                                                                                ; |watch_cnt|dispbuf[7]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[8]                                                                                ; |watch_cnt|dispbuf[8]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[9]                                                                                ; |watch_cnt|dispbuf[9]                                                                                     ; pin_out          ;
; |watch_cnt|dispbuf[10]                                                                               ; |watch_cnt|dispbuf[10]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[11]                                                                               ; |watch_cnt|dispbuf[11]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[12]                                                                               ; |watch_cnt|dispbuf[12]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[13]                                                                               ; |watch_cnt|dispbuf[13]                                                                                    ; pin_out          ;
; |watch_cnt|Six_counter:bit_6|out_dat[3]~0                                                            ; |watch_cnt|Six_counter:bit_6|out_dat[3]~0                                                                 ; out0             ;
; |watch_cnt|decimal_counter:bit_5|FULL~0                                                              ; |watch_cnt|decimal_counter:bit_5|FULL~0                                                                   ; out0             ;
; |watch_cnt|decimal_counter:bit_5|out_dat[3]~0                                                        ; |watch_cnt|decimal_counter:bit_5|out_dat[3]~0                                                             ; out0             ;
; |watch_cnt|Six_counter:bit_4|out_dat~1                                                               ; |watch_cnt|Six_counter:bit_4|out_dat~1                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_4|out_dat~2                                                               ; |watch_cnt|Six_counter:bit_4|out_dat~2                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_4|out_dat~3                                                               ; |watch_cnt|Six_counter:bit_4|out_dat~3                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_4|out_dat~4                                                               ; |watch_cnt|Six_counter:bit_4|out_dat~4                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_4|out_dat[1]                                                              ; |watch_cnt|Six_counter:bit_4|out_dat[1]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_4|out_dat[0]                                                              ; |watch_cnt|Six_counter:bit_4|out_dat[0]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_4|FULL~0                                                                  ; |watch_cnt|Six_counter:bit_4|FULL~0                                                                       ; out0             ;
; |watch_cnt|Six_counter:bit_4|out_dat[3]~0                                                            ; |watch_cnt|Six_counter:bit_4|out_dat[3]~0                                                                 ; out0             ;
; |watch_cnt|decimal_counter:bit_3|FULL                                                                ; |watch_cnt|decimal_counter:bit_3|FULL                                                                     ; regout           ;
; |watch_cnt|decimal_counter:bit_3|out_dat~1                                                           ; |watch_cnt|decimal_counter:bit_3|out_dat~1                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_3|out_dat~2                                                           ; |watch_cnt|decimal_counter:bit_3|out_dat~2                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_3|out_dat~3                                                           ; |watch_cnt|decimal_counter:bit_3|out_dat~3                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_3|out_dat~4                                                           ; |watch_cnt|decimal_counter:bit_3|out_dat~4                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_3|out_dat[3]                                                          ; |watch_cnt|decimal_counter:bit_3|out_dat[3]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_3|out_dat[2]                                                          ; |watch_cnt|decimal_counter:bit_3|out_dat[2]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_3|out_dat[1]                                                          ; |watch_cnt|decimal_counter:bit_3|out_dat[1]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_3|out_dat[0]                                                          ; |watch_cnt|decimal_counter:bit_3|out_dat[0]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_3|FULL~0                                                              ; |watch_cnt|decimal_counter:bit_3|FULL~0                                                                   ; out0             ;
; |watch_cnt|decimal_counter:bit_3|out_dat[3]~0                                                        ; |watch_cnt|decimal_counter:bit_3|out_dat[3]~0                                                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|FULL                                                                ; |watch_cnt|decimal_counter:bit_2|FULL                                                                     ; regout           ;
; |watch_cnt|decimal_counter:bit_2|out_dat~1                                                           ; |watch_cnt|decimal_counter:bit_2|out_dat~1                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_2|out_dat~2                                                           ; |watch_cnt|decimal_counter:bit_2|out_dat~2                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_2|out_dat~3                                                           ; |watch_cnt|decimal_counter:bit_2|out_dat~3                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_2|out_dat~4                                                           ; |watch_cnt|decimal_counter:bit_2|out_dat~4                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_2|out_dat[3]                                                          ; |watch_cnt|decimal_counter:bit_2|out_dat[3]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_2|out_dat[2]                                                          ; |watch_cnt|decimal_counter:bit_2|out_dat[2]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_2|out_dat[1]                                                          ; |watch_cnt|decimal_counter:bit_2|out_dat[1]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_2|out_dat[0]                                                          ; |watch_cnt|decimal_counter:bit_2|out_dat[0]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_2|FULL~0                                                              ; |watch_cnt|decimal_counter:bit_2|FULL~0                                                                   ; out0             ;
; |watch_cnt|decimal_counter:bit_2|out_dat[3]~0                                                        ; |watch_cnt|decimal_counter:bit_2|out_dat[3]~0                                                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|FULL                                                                ; |watch_cnt|decimal_counter:bit_1|FULL                                                                     ; regout           ;
; |watch_cnt|decimal_counter:bit_1|out_dat~1                                                           ; |watch_cnt|decimal_counter:bit_1|out_dat~1                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_1|out_dat~2                                                           ; |watch_cnt|decimal_counter:bit_1|out_dat~2                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_1|out_dat~3                                                           ; |watch_cnt|decimal_counter:bit_1|out_dat~3                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_1|out_dat~4                                                           ; |watch_cnt|decimal_counter:bit_1|out_dat~4                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_1|out_dat[3]                                                          ; |watch_cnt|decimal_counter:bit_1|out_dat[3]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_1|out_dat[2]                                                          ; |watch_cnt|decimal_counter:bit_1|out_dat[2]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_1|out_dat[1]                                                          ; |watch_cnt|decimal_counter:bit_1|out_dat[1]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_1|out_dat[0]                                                          ; |watch_cnt|decimal_counter:bit_1|out_dat[0]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_1|FULL~0                                                              ; |watch_cnt|decimal_counter:bit_1|FULL~0                                                                   ; out0             ;
; |watch_cnt|decimal_counter:bit_1|out_dat[3]~0                                                        ; |watch_cnt|decimal_counter:bit_1|out_dat[3]~0                                                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|FULL                                                                ; |watch_cnt|decimal_counter:bit_0|FULL                                                                     ; regout           ;
; |watch_cnt|decimal_counter:bit_0|out_dat~1                                                           ; |watch_cnt|decimal_counter:bit_0|out_dat~1                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_0|out_dat~2                                                           ; |watch_cnt|decimal_counter:bit_0|out_dat~2                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_0|out_dat~3                                                           ; |watch_cnt|decimal_counter:bit_0|out_dat~3                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_0|out_dat~4                                                           ; |watch_cnt|decimal_counter:bit_0|out_dat~4                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_0|out_dat[3]                                                          ; |watch_cnt|decimal_counter:bit_0|out_dat[3]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_0|out_dat[2]                                                          ; |watch_cnt|decimal_counter:bit_0|out_dat[2]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_0|out_dat[1]                                                          ; |watch_cnt|decimal_counter:bit_0|out_dat[1]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_0|out_dat[0]                                                          ; |watch_cnt|decimal_counter:bit_0|out_dat[0]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_0|FULL~0                                                              ; |watch_cnt|decimal_counter:bit_0|FULL~0                                                                   ; out0             ;
; |watch_cnt|decimal_counter:bit_0|out_dat[3]~0                                                        ; |watch_cnt|decimal_counter:bit_0|out_dat[3]~0                                                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|Equal0~0                                                            ; |watch_cnt|decimal_counter:bit_3|Equal0~0                                                                 ; out0             ;
; |watch_cnt|decimal_counter:bit_2|Equal0~0                                                            ; |watch_cnt|decimal_counter:bit_2|Equal0~0                                                                 ; out0             ;
; |watch_cnt|decimal_counter:bit_1|Equal0~0                                                            ; |watch_cnt|decimal_counter:bit_1|Equal0~0                                                                 ; out0             ;
; |watch_cnt|decimal_counter:bit_0|Equal0~0                                                            ; |watch_cnt|decimal_counter:bit_0|Equal0~0                                                                 ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[0]                                     ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[1]                                     ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[2]                                     ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[3]                                     ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[0]                                     ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[1]                                     ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[2]                                     ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[3]                                     ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[0]                                     ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[1]                                     ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[2]                                     ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[3]                                     ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[0]                                     ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[1]                                     ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[2]                                     ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[3]                                     ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[0]                                         ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[0]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[1]                                         ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[1]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[2]                                         ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[2]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[3]                                         ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|result_node[3]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~0                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~3                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~9                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~9                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~11                                     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~11                                          ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~12                                     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~12                                          ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~14                                     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~14                                          ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~15                                          ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                            ; Output Port Name                                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |watch_cnt|preset[0]                                                                                 ; |watch_cnt|preset[0]                                                                                      ; out              ;
; |watch_cnt|preset[1]                                                                                 ; |watch_cnt|preset[1]                                                                                      ; out              ;
; |watch_cnt|preset[2]                                                                                 ; |watch_cnt|preset[2]                                                                                      ; out              ;
; |watch_cnt|preset[3]                                                                                 ; |watch_cnt|preset[3]                                                                                      ; out              ;
; |watch_cnt|preset[4]                                                                                 ; |watch_cnt|preset[4]                                                                                      ; out              ;
; |watch_cnt|preset[5]                                                                                 ; |watch_cnt|preset[5]                                                                                      ; out              ;
; |watch_cnt|preset[6]                                                                                 ; |watch_cnt|preset[6]                                                                                      ; out              ;
; |watch_cnt|preset[7]                                                                                 ; |watch_cnt|preset[7]                                                                                      ; out              ;
; |watch_cnt|preset[8]                                                                                 ; |watch_cnt|preset[8]                                                                                      ; out              ;
; |watch_cnt|preset[9]                                                                                 ; |watch_cnt|preset[9]                                                                                      ; out              ;
; |watch_cnt|preset[10]                                                                                ; |watch_cnt|preset[10]                                                                                     ; out              ;
; |watch_cnt|preset[11]                                                                                ; |watch_cnt|preset[11]                                                                                     ; out              ;
; |watch_cnt|preset[12]                                                                                ; |watch_cnt|preset[12]                                                                                     ; out              ;
; |watch_cnt|preset[13]                                                                                ; |watch_cnt|preset[13]                                                                                     ; out              ;
; |watch_cnt|preset[14]                                                                                ; |watch_cnt|preset[14]                                                                                     ; out              ;
; |watch_cnt|preset[15]                                                                                ; |watch_cnt|preset[15]                                                                                     ; out              ;
; |watch_cnt|preset[16]                                                                                ; |watch_cnt|preset[16]                                                                                     ; out              ;
; |watch_cnt|preset[17]                                                                                ; |watch_cnt|preset[17]                                                                                     ; out              ;
; |watch_cnt|preset[18]                                                                                ; |watch_cnt|preset[18]                                                                                     ; out              ;
; |watch_cnt|preset[19]                                                                                ; |watch_cnt|preset[19]                                                                                     ; out              ;
; |watch_cnt|preset[20]                                                                                ; |watch_cnt|preset[20]                                                                                     ; out              ;
; |watch_cnt|preset[21]                                                                                ; |watch_cnt|preset[21]                                                                                     ; out              ;
; |watch_cnt|preset[22]                                                                                ; |watch_cnt|preset[22]                                                                                     ; out              ;
; |watch_cnt|preset[23]                                                                                ; |watch_cnt|preset[23]                                                                                     ; out              ;
; |watch_cnt|preset[24]                                                                                ; |watch_cnt|preset[24]                                                                                     ; out              ;
; |watch_cnt|preset[25]                                                                                ; |watch_cnt|preset[25]                                                                                     ; out              ;
; |watch_cnt|preset[26]                                                                                ; |watch_cnt|preset[26]                                                                                     ; out              ;
; |watch_cnt|preset[27]                                                                                ; |watch_cnt|preset[27]                                                                                     ; out              ;
; |watch_cnt|dispbuf[15]                                                                               ; |watch_cnt|dispbuf[15]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[16]                                                                               ; |watch_cnt|dispbuf[16]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[17]                                                                               ; |watch_cnt|dispbuf[17]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[18]                                                                               ; |watch_cnt|dispbuf[18]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[19]                                                                               ; |watch_cnt|dispbuf[19]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[20]                                                                               ; |watch_cnt|dispbuf[20]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[21]                                                                               ; |watch_cnt|dispbuf[21]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[22]                                                                               ; |watch_cnt|dispbuf[22]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[23]                                                                               ; |watch_cnt|dispbuf[23]                                                                                    ; pin_out          ;
; |watch_cnt|Six_counter:bit_6|out_dat~1                                                               ; |watch_cnt|Six_counter:bit_6|out_dat~1                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_6|out_dat~2                                                               ; |watch_cnt|Six_counter:bit_6|out_dat~2                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_6|out_dat~3                                                               ; |watch_cnt|Six_counter:bit_6|out_dat~3                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_6|out_dat~4                                                               ; |watch_cnt|Six_counter:bit_6|out_dat~4                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_6|out_dat[3]                                                              ; |watch_cnt|Six_counter:bit_6|out_dat[3]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_6|out_dat[2]                                                              ; |watch_cnt|Six_counter:bit_6|out_dat[2]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_6|out_dat[1]                                                              ; |watch_cnt|Six_counter:bit_6|out_dat[1]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_6|out_dat[0]                                                              ; |watch_cnt|Six_counter:bit_6|out_dat[0]                                                                   ; regout           ;
; |watch_cnt|decimal_counter:bit_5|FULL                                                                ; |watch_cnt|decimal_counter:bit_5|FULL                                                                     ; regout           ;
; |watch_cnt|decimal_counter:bit_5|out_dat~1                                                           ; |watch_cnt|decimal_counter:bit_5|out_dat~1                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_5|out_dat~2                                                           ; |watch_cnt|decimal_counter:bit_5|out_dat~2                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_5|out_dat~3                                                           ; |watch_cnt|decimal_counter:bit_5|out_dat~3                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_5|out_dat~4                                                           ; |watch_cnt|decimal_counter:bit_5|out_dat~4                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_5|out_dat[3]                                                          ; |watch_cnt|decimal_counter:bit_5|out_dat[3]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_5|out_dat[2]                                                          ; |watch_cnt|decimal_counter:bit_5|out_dat[2]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_5|out_dat[1]                                                          ; |watch_cnt|decimal_counter:bit_5|out_dat[1]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_5|out_dat[0]                                                          ; |watch_cnt|decimal_counter:bit_5|out_dat[0]                                                               ; regout           ;
; |watch_cnt|Six_counter:bit_4|FULL                                                                    ; |watch_cnt|Six_counter:bit_4|FULL                                                                         ; regout           ;
; |watch_cnt|Six_counter:bit_4|out_dat[3]                                                              ; |watch_cnt|Six_counter:bit_4|out_dat[3]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_6|Equal0~0                                                                ; |watch_cnt|Six_counter:bit_6|Equal0~0                                                                     ; out0             ;
; |watch_cnt|decimal_counter:bit_5|Equal0~0                                                            ; |watch_cnt|decimal_counter:bit_5|Equal0~0                                                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|Equal0~0                                                                ; |watch_cnt|Six_counter:bit_4|Equal0~0                                                                     ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[0]                                     ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[1]                                     ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[2]                                     ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[3]                                     ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[0]                                         ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[0]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[1]                                         ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[1]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[2]                                         ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[2]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[3]                                         ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[3]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~0                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~3                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~8                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~8                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~9                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~9                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~11                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~11                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~12                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~12                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~14                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~14                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~15                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                            ; Output Port Name                                                                                          ; Output Port Type ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |watch_cnt|preset[0]                                                                                 ; |watch_cnt|preset[0]                                                                                      ; out              ;
; |watch_cnt|preset[1]                                                                                 ; |watch_cnt|preset[1]                                                                                      ; out              ;
; |watch_cnt|preset[2]                                                                                 ; |watch_cnt|preset[2]                                                                                      ; out              ;
; |watch_cnt|preset[3]                                                                                 ; |watch_cnt|preset[3]                                                                                      ; out              ;
; |watch_cnt|preset[4]                                                                                 ; |watch_cnt|preset[4]                                                                                      ; out              ;
; |watch_cnt|preset[5]                                                                                 ; |watch_cnt|preset[5]                                                                                      ; out              ;
; |watch_cnt|preset[6]                                                                                 ; |watch_cnt|preset[6]                                                                                      ; out              ;
; |watch_cnt|preset[7]                                                                                 ; |watch_cnt|preset[7]                                                                                      ; out              ;
; |watch_cnt|preset[8]                                                                                 ; |watch_cnt|preset[8]                                                                                      ; out              ;
; |watch_cnt|preset[9]                                                                                 ; |watch_cnt|preset[9]                                                                                      ; out              ;
; |watch_cnt|preset[10]                                                                                ; |watch_cnt|preset[10]                                                                                     ; out              ;
; |watch_cnt|preset[11]                                                                                ; |watch_cnt|preset[11]                                                                                     ; out              ;
; |watch_cnt|preset[12]                                                                                ; |watch_cnt|preset[12]                                                                                     ; out              ;
; |watch_cnt|preset[13]                                                                                ; |watch_cnt|preset[13]                                                                                     ; out              ;
; |watch_cnt|preset[14]                                                                                ; |watch_cnt|preset[14]                                                                                     ; out              ;
; |watch_cnt|preset[15]                                                                                ; |watch_cnt|preset[15]                                                                                     ; out              ;
; |watch_cnt|preset[16]                                                                                ; |watch_cnt|preset[16]                                                                                     ; out              ;
; |watch_cnt|preset[17]                                                                                ; |watch_cnt|preset[17]                                                                                     ; out              ;
; |watch_cnt|preset[18]                                                                                ; |watch_cnt|preset[18]                                                                                     ; out              ;
; |watch_cnt|preset[19]                                                                                ; |watch_cnt|preset[19]                                                                                     ; out              ;
; |watch_cnt|preset[20]                                                                                ; |watch_cnt|preset[20]                                                                                     ; out              ;
; |watch_cnt|preset[21]                                                                                ; |watch_cnt|preset[21]                                                                                     ; out              ;
; |watch_cnt|preset[22]                                                                                ; |watch_cnt|preset[22]                                                                                     ; out              ;
; |watch_cnt|preset[23]                                                                                ; |watch_cnt|preset[23]                                                                                     ; out              ;
; |watch_cnt|preset[24]                                                                                ; |watch_cnt|preset[24]                                                                                     ; out              ;
; |watch_cnt|preset[25]                                                                                ; |watch_cnt|preset[25]                                                                                     ; out              ;
; |watch_cnt|preset[26]                                                                                ; |watch_cnt|preset[26]                                                                                     ; out              ;
; |watch_cnt|preset[27]                                                                                ; |watch_cnt|preset[27]                                                                                     ; out              ;
; |watch_cnt|dispbuf[14]                                                                               ; |watch_cnt|dispbuf[14]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[15]                                                                               ; |watch_cnt|dispbuf[15]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[16]                                                                               ; |watch_cnt|dispbuf[16]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[17]                                                                               ; |watch_cnt|dispbuf[17]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[18]                                                                               ; |watch_cnt|dispbuf[18]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[19]                                                                               ; |watch_cnt|dispbuf[19]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[20]                                                                               ; |watch_cnt|dispbuf[20]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[21]                                                                               ; |watch_cnt|dispbuf[21]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[22]                                                                               ; |watch_cnt|dispbuf[22]                                                                                    ; pin_out          ;
; |watch_cnt|dispbuf[23]                                                                               ; |watch_cnt|dispbuf[23]                                                                                    ; pin_out          ;
; |watch_cnt|Six_counter:bit_6|out_dat~1                                                               ; |watch_cnt|Six_counter:bit_6|out_dat~1                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_6|out_dat~2                                                               ; |watch_cnt|Six_counter:bit_6|out_dat~2                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_6|out_dat~3                                                               ; |watch_cnt|Six_counter:bit_6|out_dat~3                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_6|out_dat~4                                                               ; |watch_cnt|Six_counter:bit_6|out_dat~4                                                                    ; out              ;
; |watch_cnt|Six_counter:bit_6|out_dat[3]                                                              ; |watch_cnt|Six_counter:bit_6|out_dat[3]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_6|out_dat[2]                                                              ; |watch_cnt|Six_counter:bit_6|out_dat[2]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_6|out_dat[1]                                                              ; |watch_cnt|Six_counter:bit_6|out_dat[1]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_6|out_dat[0]                                                              ; |watch_cnt|Six_counter:bit_6|out_dat[0]                                                                   ; regout           ;
; |watch_cnt|decimal_counter:bit_5|FULL                                                                ; |watch_cnt|decimal_counter:bit_5|FULL                                                                     ; regout           ;
; |watch_cnt|decimal_counter:bit_5|out_dat~1                                                           ; |watch_cnt|decimal_counter:bit_5|out_dat~1                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_5|out_dat~2                                                           ; |watch_cnt|decimal_counter:bit_5|out_dat~2                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_5|out_dat~3                                                           ; |watch_cnt|decimal_counter:bit_5|out_dat~3                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_5|out_dat~4                                                           ; |watch_cnt|decimal_counter:bit_5|out_dat~4                                                                ; out              ;
; |watch_cnt|decimal_counter:bit_5|out_dat[3]                                                          ; |watch_cnt|decimal_counter:bit_5|out_dat[3]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_5|out_dat[2]                                                          ; |watch_cnt|decimal_counter:bit_5|out_dat[2]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_5|out_dat[1]                                                          ; |watch_cnt|decimal_counter:bit_5|out_dat[1]                                                               ; regout           ;
; |watch_cnt|decimal_counter:bit_5|out_dat[0]                                                          ; |watch_cnt|decimal_counter:bit_5|out_dat[0]                                                               ; regout           ;
; |watch_cnt|Six_counter:bit_4|FULL                                                                    ; |watch_cnt|Six_counter:bit_4|FULL                                                                         ; regout           ;
; |watch_cnt|Six_counter:bit_4|out_dat[3]                                                              ; |watch_cnt|Six_counter:bit_4|out_dat[3]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_4|out_dat[2]                                                              ; |watch_cnt|Six_counter:bit_4|out_dat[2]                                                                   ; regout           ;
; |watch_cnt|Six_counter:bit_6|Equal0~0                                                                ; |watch_cnt|Six_counter:bit_6|Equal0~0                                                                     ; out0             ;
; |watch_cnt|decimal_counter:bit_5|Equal0~0                                                            ; |watch_cnt|decimal_counter:bit_5|Equal0~0                                                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|Equal0~0                                                                ; |watch_cnt|Six_counter:bit_4|Equal0~0                                                                     ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_0|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_1|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_2|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_3|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~8                                      ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~8                                           ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |watch_cnt|Six_counter:bit_4|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[0]                                     ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[1]                                     ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[2]                                     ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[3]                                     ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                      ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                           ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |watch_cnt|decimal_counter:bit_5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[0]                                         ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[0]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[1]                                         ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[1]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[2]                                         ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[2]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[3]                                         ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|result_node[3]                                              ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                          ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                               ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]                            ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[0]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                        ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                             ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~0                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~0                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~1                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~1                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~2                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~2                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~3                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~3                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                          ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]~1                               ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]                            ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[3]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[2]                            ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[2]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[1]                            ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|datab_node[1]                                 ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~1                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~2                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~3                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                        ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                             ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                        ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                             ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                        ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                             ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~4                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~4                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~5                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~5                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~6                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~6                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~7                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~7                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~8                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~8                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~9                                      ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~9                                           ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~10                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~10                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~11                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~11                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~12                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~12                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~13                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~13                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~14                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~14                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~15                                     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|_~15                                          ; out0             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]          ; sout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]          ; sout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]          ; sout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT     ; cout             ;
; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]     ; |watch_cnt|Six_counter:bit_6|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]          ; sout             ;
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Jan 15 12:32:37 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off watch_cnt -c watch_cnt
Info: Using vector source file "C:/Users/yangs/Documents/DigitalWatch/watch_cnt/watch_cnt.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      52.00 %
Info: Number of transitions in simulation is 2451229
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Fri Jan 15 12:32:41 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


