// Seed: 1155478388
module module_0;
  logic id_1, id_2[1 : -1];
  assign id_2 = 1'b0;
  assign id_1 = 1;
  logic id_3, id_4;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input uwire id_2,
    output supply1 id_3
);
  logic id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd54
) (
    input  supply1 id_0,
    input  uwire   _id_1,
    input  supply0 id_2,
    output supply1 id_3
);
  wire id_5, id_6;
  assign id_5 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire [id_1 : -1] id_7, \id_8 ;
endmodule
