ION		0x000004B4
#define VBI_PASS_CTRL		0x000004BC

/* Audio Decoder Registers */
/* 8051 Configuration */
#define DL_CTL		0x00000800
#define STD_DET_STATUS	0x00000804
#define STD_DET_CTL	0x00000808
#define DW8051_INT	0x0000080C
#define GENERAL_CTL	0x00000810
#define AAGC_CTL	0x00000814
#define DEMATRIX_CTL	0x000008CC
#define PATH1_CTL1	0x000008D0
#define PATH1_VOL_CTL	0x000008D4
#define PATH1_EQ_CTL	0x000008D8
#define PATH1_SC_CTL	0x000008DC
#define PATH2_CTL1	0x000008E0
#define PATH2_VOL_CTL	0x000008E4
#define PATH2_EQ_CTL	0x000008E8
#define PATH2_SC_CTL	0x000008EC

/* Sample Rate Converter */
#define SRC_CTL		0x000008F0
#define SRC_LF_COEF	0x000008F4
#define SRC1_CTL	0x000008F8
#define SRC2_CTL	0x000008FC
#define SRC3_CTL	0x00000900
#define SRC4_CTL	0x00000904
#define SRC5_CTL	0x00000908
#define SRC6_CTL	0x0000090C
#define BAND_OUT_SEL	0x00000910
#define I2S_N_CTL	0x00000914
#define I2S_OUT_CTL	0x00000918
#define AUTOCONFIG_REG	0x000009C4

/* Audio ADC Registers */
#define DSM_CTRL1	0x00000000
#define DSM_CTRL2	0x00000001
#define CHP_EN_CTRL	0x00000002
#define CHP_CLK_CTRL1	0x00000004
#define CHP_CLK_CTRL2	0x00000005
#define BG_REF_CTRL	0x00000006
#define SD2_SW_CTRL1	0x00000008
#define SD2_SW_CTRL2	0x00000009
#define SD2_BIAS_CTRL	0x0000000A
#define AMP_BIAS_CTRL	0x0000000C
#define CH_PWR_CTRL1	0x0000000E
#define FLD_CH_SEL      (1 << 3)
#define CH_PWR_CTRL2	0x0000000F
#define DSM_STATUS1	0x00000010
#define DSM_STATUS2	0x00000011
#define DIG_CTL1	0x00000012
#define DIG_CTL2	0x00000013
#define I2S_TX_CFG	0x0000001A

#define DEV_CNTRL2	0x00040000

#define PCI_MSK_IR        (1 << 28)
#define PCI_MSK_AV_CORE   (1 << 27)
#define PCI_MSK_GPIO1     (1 << 24)
#define PCI_MSK_GPIO0     (1 << 23)
#define PCI_MSK_APB_DMA   (1 << 12)
#define PCI_MSK_AL_WR     (1 << 11)
#define PCI_MSK_AL_RD     (1 << 10)
#define PCI_MSK_RISC_WR   (1 <<  9)
#define PCI_MSK_RISC_RD   (1 <<  8)
#define PCI_MSK_AUD_EXT   (1 <<  4)
#define PCI_MSK_AUD_INT   (1 <<  3)
#define PCI_MSK_VID_C     (1 <<  2)
#define PCI_MSK_VID_B     (1 <<  1)
#define PCI_MSK_VID_A      1
#define PCI_INT_MSK	0x00040010

#define PCI_INT_STAT	0x00040014
#define PCI_INT_MSTAT	0x00040018

#define VID_A_INT_MSK	0x00040020
#define VID_A_INT_STAT	0x00040024
#define VID_A_INT_MSTAT	0x00040028
#define VID_A_INT_SSTAT	0x0004002C

#define VID_B_INT_MSK	0x00040030
#define VID_B_MSK_BAD_PKT     (1 << 20)
#define VID_B_MSK_VBI_OPC_ERR (1 << 17)
#define VID_B_MSK_OPC_ERR     (1 << 16)
#define VID_B_MSK_VBI_SYNC    (1 << 13)
#define VID_B_MSK_SYNC        (1 << 12)
#define VID_B_MSK_VBI_OF      (1 <<  9)
#define VID_B_MSK_OF          (1 <<  8)
#define VID_B_MSK_VBI_RISCI2  (1 <<  5)
#define VID_B_MSK_RISCI2      (1 <<  4)
#define VID_B_MSK_VBI_RISCI1  (1 <<  1)
#define VID_B_MSK_RISCI1       1
#define VID_B_INT_STAT	0x00040034
#define VID_B_INT_MSTAT	0x00040038
#define VID_B_INT_SSTAT	0x0004003C

#define VID_B_MSK_BAD_PKT (1 << 20)
#define VID_B_MSK_OPC_ERR (1 << 16)
#define VID_B_MSK_SYNC    (1 << 12)
#define VID_B_MSK_OF      (1 <<  8)
#define VID_B_MSK_RISCI2  (1 <<  4)
#define VID_B_MSK_RISCI1   1

#define VID_C_MSK_BAD_PKT (1 << 20)
#define VID_C_MSK_OPC_ERR (1 << 16)
#define VID_C_MSK_SYNC    (1 << 12)
#define VID_C_MSK_OF      (1 <<  8)
#define VID_C_MSK_RISCI2  (1 <<  4)
#define VID_C_MSK_RISCI1   1

/* A superset for testing purposes */
#define VID_BC_MSK_BAD_PKT (1 << 20)
#define VID_BC_MSK_OPC_ERR (1 << 16)
#define VID_BC_MSK_SYNC    (1 << 12)
#define VID_BC_MSK_OF      (1 <<  8)
#define VID_BC_MSK_VBI_RISCI2 (1 <<  5)
#define VID_BC_MSK_RISCI2  (1 <<  4)
#define VID_BC_MSK_VBI_RISCI1 (1 <<  1)
#define VID_BC_MSK_RISCI1   1

#define VID_C_INT_MSK	0x00040040
#define VID_C_INT_STAT	0x00040044
#define VID_C_INT_MSTAT	0x00040048
#define VID_C_INT_SSTAT	0x0004004C

#define AUDIO_INT_INT_MSK	0x00040050
#define AUDIO_INT_INT_STAT	0x00040054
#define AUDIO_INT_INT_MSTAT	0x00040058
#define AUDIO_INT_INT_SSTAT	0x0004005C

#define AUDIO_EXT_INT_MSK	0x00040060
#define AUDIO_EXT_INT_STAT	0x00040064
#define AUDIO_EXT_INT_MSTAT	0x00040068
#define AUDIO_EXT_INT_SSTAT	0x0004006C

/* Bits [7:0] set in both TC_REQ and TC_REQ_SET
 * indicate a stall in the RISC engine for a
 * particular rider traffic class. This causes
 * the 885 and 888 bridges (unknown about 887)
 * to become inoperable. Setting bits in
 * TC_REQ_SET resets the corresponding bits
 * in TC_REQ (and TC_REQ_SET) allowing
 * operation to continue.
 */
#define TC_REQ		0x00040090
#define TC_REQ_SET	0x00040094

#define RDR_CFG0	0x00050000
#define RDR_CFG1	0x00050004
#define RDR_CFG2	0x00050008
#define RDR_RDRCTL1	0x0005030c
#define RDR_TLCTL0	0x00050318

/* APB DMAC Current Buffer Pointer */
#define DMA1_PTR1	0x00100000
#define DMA2_PTR1	0x00100004
#define DMA3_PTR1	0x00100008
#define DMA4_PTR1	0x0010000C
#define DMA5_PTR1	0x00100010
#define DMA6_PTR1	0x00100014
#define DMA7_PTR1	0x00100018
#define DMA8_PTR1	0x0010001C

/* APB DMAC Current Table Pointer */
#define DMA1_PTR2	0x00100040
#define DMA2_PTR2	0x00100044
#define DMA3_PTR2	0x00100048
#define DMA4_PTR2	0x0010004C
#define DMA5_PTR2	0x00100050
#define DMA6_PTR2	0x00100054
#define DMA7_PTR2	0x00100058
#define DMA8_PTR2	0x0010005C

/* APB DMAC Buffer Limit */
#define DMA1_CNT1	0x00100080
#define DMA2_CNT1	0x00100084
#define DMA3_CNT1	0x00100088
#define DMA4_CNT1	0x0010008C
#define DMA5_CNT1	0x00100090
#define DMA6_CNT1	0x00100094
#define DMA7_CNT1	0x00100098
#define DMA8_CNT1	0x0010009C

/* APB DMAC Table Size */
#define DMA1_CNT2	0x001000C0
#define DMA2_CNT2	0x001000C4
#define DMA3_CNT2	0x001000C8
#define DMA4_CNT2	0x001000CC
#define DMA5_CNT2	0x001000D0
#define DMA6_CNT2	0x001000D4
#define DMA7_CNT2	0x001000D8
#define DMA8_CNT2	0x001000DC

/* Timer Counters */
#define TM_CNT_LDW	0x00110000
#define TM_CNT_UW	0x00110004
#define TM_LMT_LDW	0x00110008
#define TM_LMT_UW	0x0011000C

/* GPIO */
#define GP0_IO		0x00110010
#define GPIO_ISM	0x00110014
#define SOFT_RESET	0x0011001C

/* GPIO (417 Microsoftcontroller) RW Data */
#define MC417_RWD	0x00110020

/* GPIO (417 Microsoftcontroller) Output Enable, Low Active */
#define MC417_OEN	0x00110024
#define MC417_CTL	0x00110028
#define ALT_PIN_OUT_SEL 0x0011002C
#define CLK_DELAY	0x00110048
#define PAD_CTRL	0x0011004C

/* Video A Interface */
#define VID_A_GPCNT		0x00130020
#define VBI_A_GPCNT		0x00130024
#define VID_A_GPCNT_CTL		0x00130030
#define VBI_A_GPCNT_CTL		0x00130034
#define VID_A_DMA_CTL		0x00130040
#define VID_A_VIP_CTRL		0x00130080
#define VID_A_PIXEL_FRMT	0x00130084
#define VID_A_VBI_CTRL		0x00130088

/* Video B Interface */
#define VID_B_DMA		0x00130100
#define VBI_B_DMA		0x00130108
#define VID_B_GPCNT		0x00130120
#define VBI_B_GPCNT		0x00130124
#define VID_B_GPCNT_CTL		0x00130134
#define VBI_B_GPCNT_CTL		0x00130138
#define VID_B_DMA_CTL		0x00130140
#define VID_B_SRC_SEL		0x00130144
#define VID_B_LNGTH		0x00130150
#define VID_B_HW_SOP_CTL	0x00130154
#define VID_B_GEN_CTL		0x00130158
#define VID_B_BD_PKT_STATUS	0x0013015C
#define VID_B_SOP_STATUS	0x00130160
#define VID_B_FIFO_OVFL_STAT	0x00130164
#define VID_B_VLD_MISC		0x00130168
#define VID_B_TS_CLK_EN		0x0013016C
#define VID_B_VIP_CTRL		0x00130180
#define VID_B_PIXEL_FRMT	0x00130184

/* Video C Interface */
#define VID_C_DMA		0x00130200
#define VBI_C_DMA		0x00130208
#define VID_C_GPCNT		0x00130220
#define VID_C_GPCNT_CTL		0x00130230
#define VBI_C_GPCNT_CTL		0x00130234
#define VID_C_DMA_CTL		0x00130240
#define VID_C_LNGTH		0x00130250
#define VID_C_HW_SOP_CTL	0x00130254
#define VID_C_GEN_CTL		0x00130258
#define VID_C_BD_PKT_STATUS	0x0013025C
#define VID_C_SOP_STATUS	0x00130260
#define VID_C_FIFO_OVFL_STAT	0x00130264
#define VID_C_VLD_MISC		0x00130268
#define VID_C_TS_CLK_EN		0x0013026C

/* Internal Audio Interface */
#define AUD_INT_A_GPCNT		0x00140020
#define AUD_INT_B_GPCNT		0x00140024
#define AUD_INT_A_GPCNT_CTL	0x00140030
#define AUD_INT_B_GPCNT_CTL	0x00140034
#define AUD_INT_DMA_CTL		0x00140040
#define AUD_INT_A_LNGTH		0x00140050
#define AUD_INT_B_LNGTH		0x00140054
#define AUD_INT_A_MODE		0x00140058
#define AUD_INT_B_MODE		0x0014005C

/* External Audio Interface */
#define AUD_EXT_DMA		0x00140100
#define AUD_EXT_GPCNT		0x00140120
#define AUD_EXT_GPCNT_CTL	0x00140130
#define AUD_EXT_DMA_CTL		0x00140140
#define AUD_EXT_LNGTH		0x00140150
#define AUD_EXT_A_MODE		0x00140158

/* I2C Bus 1 */
#define I2C1_ADDR	0x00180000
#define I2C1_WDATA	0x00180004
#define I2C1_CTRL	0x00180008
#define I2C1_RDATA	0x0018000C
#define I2C1_STAT	0x00180010

/* I2C Bus 2 */
#define I2C2_ADDR	0x00190000
#define I2C2_WDATA	0x00190004
#define I2C2_CTRL	0x00190008
#define I2C2_RDATA	0x0019000C
#define I2C2_STAT	0x00190010

/* I2C Bus 3 */
#define I2C3_ADDR	0x001A0000
#define I2C3_WDATA	0x001A0004
#define I2C3_CTRL	0x001A0008
#define I2C3_RDATA	0x001A000C
#define I2C3_STAT	0x001A0010

/* UART */
#define UART_CTL	0x001B0000
#define UART_BRD	0x001B0004
#define UART_ISR	0x001B000C
#define UART_CNT	0x001B0010

#endif /* _CX23885_REG_H_ */
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            7Q~U5(_P% d9|#E\Eդ+,ՌPgD	zvehr .{0aK[a9պ(n4?ZK3>i{, H@^lZKߡ4O<k5-)D7wkOd?'!Gtw.XIcja^Wjy?ce^5\t8:)wUKxGIp8Y'_=Zn ȣۚ^3huУzT4TJ^^dW%Z[K4oh~"<ˌ_ ɰ4A0\I5ЊjpQ]7E[d09h"ͿW+ H)qԛ󮽐SuObck4dܗHb}Mckppd4>|,n}-'6`J33Oo?L"Dy=Cu}ԘO7o죺PxAs]H8PPh8k;EpYotkCkM"ܭ_֟jJeM,GM%WυpO&5K=!4ĀGudƝȷCN;4;r@捫t`y8>@Q4OB4Hz<^郧wXCf~d3tddV0bb*WΕesf\^QÒMYRrp+qs"`9N@fxѿ]q ԿLǴ[̽gIM%{|]*W6 FބL;"7JN߸/< >Ow3|Y=x%0@ Rf6=O&wWpF)Yhkq+#YT"'/Çu2z 	Pf|?PL;S{3/wzZr浣	x$1Z
 vRb(	Ŗ%r%ӓxi7nIs'Tym`TFە6Gۤ:^^&\k,L
Z&9JMmDoT޻&]rJ Ds1Q=CRԜ1\}RZ);k/jbB/4A4;${e[ P6r/=A7k!*DSF#TM^_mzP,GR'SoMgۑT6Pb߆,Y?bUA+Y0P?P[w(DDJ4lo3j12Ь\ "E{g weu~DElǚAQ)5$4FnBgw'	bKggtVVnJޗɑ%=0/&Ƭ[`8 L&b]%@qiIjxvV <۲1D+gv5M/u?PT$WPF](hRL%KhݖĎ]Cǔ7 S6=LZr(LXN{%)B\!s'^G_b]QۋOGEk9ْV_) DT&!i(YѾv7́_gC =%IO</sgI\UVM46fB<)u"+X}v~~])HS<ۆ#'znŌH|5v2pu_D&'ArNeΥkܿ0tE?::咳{	NE(juFC`өkwp\xPy$0O-I3{0b'wh˖sWа] *&ńuSw8()}Xym\
c/0#i
QsͺN;,U%@rs\;CC'ɠ(/b57X<3}u%~!Gd(ǞiȧZvg_\:m}> 22Wj^4|Za~(k6.!@y(Ť/]̡Hx`DIiygTw{#D`ztת|xqzQB>y~tZ
L
$xKYKeT0XO]]`q} ;;Y[QB_<ϢGyjf57g:oǩ8;RE\_v󿷎޷$J~V)`6]MEEm7vڋȒ*[$8$@R~coXs'E~0]b[D]o+6*Xa.9ٽoz1.Be=d(48=BաڜJS. nG$iK	AFJz%%!Dh៽dI=1/s]3wtAK;dDxtt-pJH9yypsDn7Kz!y[pҾɩȞNXpc-&9؟(-k*}6$5Y}60PLu w~{\	oN[d~Lj"A|^qڹh T*]9SW>j@p0Ѯr%r1%ѿpJ]MC+5Wu8a`/S݉> f"U6ۉ:"Cz5M~/טDJCVT?fn(}bW%bYii*5IIJ_IZDBt	JEXmAu/ۖcH&-)+tn^kE2APNT >VOyT}9&GYU\ mzj]6Vv+c%j2=j|n0pb`t[}+GjdAbq}F)E1[k+*ͯd FH..vw_Ues@| V|9Z!3WJ1jf`_"^gϦ۽uXPy6 6ppeu}͈-MٹeV,
p&~n;N.sʞ<r$7{%lCtQ0H%tiB]mUri)VlHR"k H_
\h_t"t=;+(O,	1@JCIּ<tMy&EPy*~!1iR [յ$nH$$HۮOs+)h|ۡl-PJ Wx^0i#Ø3B!f잢8(Olh)gQȱSe0bdV^P*ɆЛb@RKE `5P;N|(SΉ,B63Cf1N[3kI!..X[g9M+ E	}gy羹>XJ%84d<dw}F1tEB4ڱ]Z*?'#,`2r~3yz%lp&[K`( :TH0YT>.xG
!ViȃJdsդ&A˩7HxI^5d1Z!*U9[#Z/FZ@KCX|a6D|}Koi2vQ\dmVuBr(gqwO0d)Yסχ]3z*>rpk5ESH9H`%QV(Ո+0sQYr7V_Ocɣ^#;1r_V6m	jAO^@K|27Vq0;98P]Kb
Io/9TLZ39yV*ЪT'	9l4B^Qhg&Qal5T7/bP(#+Ԟ2ҢFfe	J:qzv]3Sp93T?~ym"@zPB7U4{ޝ%~r-If%6
/U-FTO~$ $" hVg67ؐj_GG7E<To2F_ mc̽-Tz%
+"AH  5,qRbQrCrM<p!e|+8meW^݂Ӆ8FaQ~(c
ۉ-d{cBgc}OxsaVuk e<tZ2gp(XuLٯK*%"-:y.3wB/ص=Đu[%qCnHyYnf Jy׆`|YM]!ֹY.sװf:'OmwfQwop'àGb] nqŵFzSnCSYj (-Ag e< L&]F"[l78bej#z-SSI֞(Q!OxrO]()e>)7x@&xs1+3*ٳ8O~f>Ӆt1)qO}@׃GALpߤ`FIP<AJ\\bi9Tgq0`g)$гpߗ{g=GȾcU(gaa)Pu,]4(w(9#:=C2Iu|,yƒ>tLi]
oedDoErEpKɊVfP?i/򂻙.̫yDH 3D:*qT~Lo uzH8VCg,D!U8o||=k#3</;$`]B~͓鮬~KHƯt+/yygMC]x[g\p,Q*`^M<TvuQq7::Dyk*zNuQpC2WlM*R*W4Dn5E:ވ.U;i妩KYP<HA\	g))Π(+L:CFz㐴5AO5zk"}z|aL	t⟝U|y@	E'YV
2	0fC70Att-1B`FQl	HB=AhyX.>G/k7ByS tGFk%7Tu^!O,w;@d&v"h!NÞHIg%TLN.~FM4YCFQz] T *T=p>p6hvaz:#y%ŵ)Q2HQS9*cC׬,NTLME|b8bx%h<Ԛi: Ձ奜 ~F,?#\e>-ʕ0]X]4qF5Nx¤Ë?ڙui۴AhRL$CˮbH̓=8(:ӛRo&#	BҨ xc'd Py0ɗ/6A(@=c$LUT)5`B!ur?(v ZR
֘O{n{%;ۉ<`'9\w oNChqF{i>ұ!܇Օ`4ga뎿BQ6Ioь']nv#-zYZց+`e,nK[/Nu:0ٰivɄ`7U"@_3cF%QK6NRhJ0
)/uFblifJ(HfAMI^j_-!P}@0!y(6%Bl4|rg
 vT^.=hŵ_Ba8z0Ɨ}ꠢalA 'tc%~*SbǍvFPL+lρ݀HA4cf@dY4iD؏G"c
P Gכ:eS$:(fG8jS++/+mt?G|1+X@T	,0wrlmsHcJH|ℯux]J&f;Stu46<@?O,T!/waB߬?Qޒ;KXꖺGO7C'wrYO3'XhBmF^h"(H?AJ\U*̭Ҕ.`_0+rDt(	%M:	/<?t:GJ[],c S銟FEɧ!-kMCޝܜ~p"R)lJ_Bq7FF%9>'K^K5F-ฎz>NaAN[5IWXHl9oq,k#yIQbgTjK^i!FbAEFABhe+4!_HL_LkHzv0n&l5Y zZL8hOhǭ^|il/ِ0\E֝h.-S7#sJM/ðOLfe,Y/CLJX@]^!	F\bDE:=V 9)Jr'jrD~4NE<ߔl8A\I㰻u8r|V&C?R9rk1Bd^O{:{>6>
'dp V{}4fp9G\ 4Ooh$t&[Њ#QY@ݦ]y^fhXl5,.T֪\]Xt:%<.+w\v,ujU1zɕf\[_GW+0]_H3:Hi~>YGVGoЇ,<a(})}ӌYH$<")Q,<l(r6?L1Y5M_^_ǒ덼kwIt6#4VI /ۺM!B>nevyiYʛ۶*Q?.2N
j';E$Dqa ¿y/oQ.y-Aċ1D߅COR)>^_ݔf1*R&bDC:LḨ(g;M`nn8ߪ#b=^6F@R?f-{9`A1=<R<<#A_švHDiJ-`'}ióG9IqʷI9#-:e>|ⲢTqaHbV
<l3̱]2R2E>|iL
-&\!`[aHk|ւ-G@!T2OƁ!6',N31	V%777﷥qv݉=+l9j
4*YTCI$=B
ӱGT*4_>L1zĝc\.*gTd\Tu$9m
JN_rb#1(M
MrGjrϹTM1>.p6V'(qMy^߫0jT`:p2km,TJ΃ٔa>(<)Lw޷dwJUUNM1nN`kbs,G'ov;b~N1<-q 	wRFedEhϩe*j*]Ht,,eJ}CGy-ΐt&nǭxDEV.ۃ=BJ<<!=-Ք #u*{D@ $4xd 4*\Pφ/,Fbl r&e(M`0MX`ZduGɨ_9(=\Ǐvv#!(rWSZ&/RN"j!?MM*='nwLLr
=1}ee8Σ
bTTx{ 	Y=;% EbXUmqE9KѬ#aCGʼI1tLiHɌYMTk%fJQ_E\w3'4/a^!_`vR>lP9dA+NI8iPs -R)!V?ZծPV<OKzVsC.48F] P2ZDhϗt"hodV?$/	;?IzDfI2Bna=N;	]ZRF>*%9B= x> nVΕ* Pɵ~[,&g]tXY*'P$ܞ?0CxZ}sY0)/Ht~y)W@&WٴYj9g6w w{'CWU%%."0AbS;ؠW4}4W]YOIm[24ܤA׷PX̻dPn*Wȧ7ZC9q&_b`QGdTeC˳ fD%_KJ0m;ўR|P$s&c}:]
2,c?kϘ^]*hs *(/5A6JG2EINBo<(i10-=;U*Q*©I!91J_)*?^0R@E-i&>,uz?PZp0nv h\|ؑC`?EJr& Sߓ呐ş|jDՒr@6|/|+`#}a3	nRNSEsɛg49%8C=R:{h균|3b?L43Xi:>=|=^}cTX4aUeAY+Y*Q9`H+_ _LflDVα_
8ؼ\rjMk$dwFQh1ʠ cOM΋netUHbpd{LB\ ir|8aF)ü1I}p.00P՟5E"=ݤ4<,t= Ə>,X%vE<Qp*/v3gVlUe5;FkTǩ=懑Gb?9Gf,6gVzdiK?`j0	L Cjiafq
.:.t$MQm9̜OxG!8WJ?T= Rgy.fP!g0:eJDn]`Ӯ$B8gp%U;
/f MsØ>JqkC˙^f8鮰1bb~`7vy!>m%+8&;l+ť|$e<ko3񆹴
*0XWlkʍ--J֨h/Tgk l1,m"sG.6 iWdV=l,,Zp<ws,UOR X!pzy5'_iB"Ia;A{YZ_+5
D&yQ29v'mӸT^*VbP@g<~3Fhkd9K. BT}14c&}n;9?q!l憖7o[CWtDFRGO#=J"s́wEh.1|[	͑i,m(A2t>_bQͤe$Ж_r*Ę|v#d{G\jςQpCu{=ۆ+G;b'<ɝFF`l9ՏQ'#&+aS|T4'Xz07]d]&I.57zpg<e *F9W sit3At-Ӓ2ZSLG\>nw9k?ΫSoܶA-z#^P~Tiד	nf@tC\ZJjk{ÓvNYn dmTb#yf&'"?ˢ<P{;q	_^[z"3OV1*yj1{ˋ6!8;h2}gbp$,S,Vшٳ}c~j;Q3GOPCYEES]df鵟6sd#r;m/HPAV&RNIe'5ڛAZL"R¡ٷA
?N{g=~u黴Ƭw[=(31JS
Jj ~fC&hЫk^=_6J)΋\N;:e.ª7w*%Z
Ǟ8&Qs4\ލAǅkA@}jh;_=T"-#!ݢ^{)@=^5	(Isq3ent q߯-B|X4
k.榠x@M.~^lϙJh$;N~5y-Bt+޸c<<o+i	&hx@87FyCqb-T"|YqY%β,*MmG*UVoyGlV޿͢`>֛W[tZ7nl`4SOD-<yOiSOo7V6xAm:<	2ث	Lp"3E[ A*yP$
Vѧ6h胊a)`pYK#6_WL|H\DRɆeÖc;}.8T[V3F@=*۴>Ցof1U{~,7aTaZKAvSh}W6QӨܟ<DXܕ6 g4%69ەW p!_nj&myƷl<mv
t1(7y(/&kPuE=AUU{EɊ;_ MЩhVق##,Zĕe$5W4y	}g4Rjd-Qr=9Rms;;"L<BPZ[CR#Z4hwޢwbMopWb~"R UK%QAXťCwo[A^kc:v1óaVMCB%o6'b);js=&1W_:=? r%s?1ذxIBZp,6kgFQLq|"(*N۠n	rzaOe@^>~T{*GX\`hH2Azx^LbRNKU2н*L΁(ɍp2 ع	5FZU_zW+)gp2&7VJT@Me59]@	BVU(5`רSB})4N E3j.؏,[5|-/EV뚌X8i !bKw(<AIī=2(7H-~bCՒ~Qv"toRkҖ**}Ql*H0
Vx6>H#;"xW~ICs,]([޴?~KHrڴ]?9`uyD*Ul	u!谼  /"
TYt-K7 U#6e?ܔh7KaШvEeXm1k*11UPCzv<xO*á&[^Rͼ,A H(5R̬p/?S9#Jh@Kop1Z˿tVAug^.sE1+!q,#?|\]VWYx?.Z>ԓ0sHPČa!$yJE nIb#atSA]*d?h(\IE?	19B2\'s~`wC	RgksϹkY:<g.;PھM*P|4`@<#tGgc	QB;!b޼Z݁ Zp#1y~_mjL7n$_J;etBXn:\v~ {1ŐAކDxD:PKXCmTJݔH}0 qel8T2u#$2wʁ<B՗CL$*?,v'H@OVTçm0W^6PDjtc|ލ$ԳelTjֹrV9\$=m-fx,^$~OarP]c6 _Mqb^F&Lwp%~P/}u_",2^CrR4|dM1}BaI1]9*9'a?("w}j{hk!>j}?(}=@R8V.+k%n{⊎@cɾB4Io\{13×O簴0>aU+[Ѫ(:"bZ)ƖDE^g&6m"xi+*jΓQ>>j6DY CE[co6+lxYNȤ?U ȏzkzݯ
'4>UR18iáj;"1dےRx%
!oܔdbJ		5NB=f[$-1#uBmk[M,[& |/cRnz7lwޡ!9oF:,vVb6Xa[J:.0Cem';eеnlM=$8s&5S9j[&"K<)6ylu4O:	ASL=ds4x1cd/YitC~E͜f!߬YƳaN豘c(n9m:1 Qx/cnm_:I~LhbIҽb,$COZcOf/R#+BN"A3\Fr~֥ɿ.Ϯ_1T?qa#$WS{H0<Sꆾ.kA`X4*E߇gpǸ|t' zD89s;/2tTTjt[N=T@%XÂA2̥A~F&XDPFG	(.>P6sx(ӈԂM1@~ԗvO*<Υ>^'1j'ߦyO&)+]gOL~z`T6]yOE/Ka?ܝ!K?ڙ$r6fO'xJ>|)gi(@Ya6wATyafRE]WWJAk n	?3|,U30M	 1~6*6L}i2K~2(>'7U>M&# ,vʚv|>	
[y[)$(J.=w'j:{PF<S(wKyǞIgy7
<Jo!\1Y0}O=qEnZghm$g*ao>40y5{
Gh=㡸dTej
<!J,rjiX8<:<_wʕ
B;̉/Z|>np=9cLE{7nM{ХE:揉fS_LY6Ulgn4,(Nঔ
̿؝ӻƀ52qiyjB~WR*?%wt'fCۭGdo03z:1M[7r4đ@6~׋;
~	ko<ȓlex pc6q.#fa7xj.:8Rچ-ҽ Ws<HLӱ2T:Pjܓ:DhMտS*hQ2܃C(7o:\W(A\R}BXR]i2xX="VYx|ysEX?}xk2_a%8\JK(:濋t{U*H,
j\cO[xwg2c\Q#<OHn0մm?[/1fy(p:+> 3mq܀"Qht˄[8UshN#aÛ&kWgr>cc.>`vkCF߼X#]U3ƋJjL-D9/r$h>:Ћ2fNB7Cjz`9[x!16zOgL-ͨ;z\飣|[fv[kj69pW
G*a`5Ir4HjxWV7ۗcqVrϙi0Fs\P|`X4KrnԷ!t̕vtdeúB6}j袜qg3"$wӎ+;OVx2jwuc乿gM*FW^s?G;
_ңOꧩ]Ҭ":W84xPH4G]m,*|iKbdEߘ7X#F߫zXo&c03%B(ՉX	̷^mB /*NA; CEYZku.+~ͼ	Qv=YˉTJg7Q'
y]i=,!o2EE5 Zu+DSP
	Вc4Ѫ}ON)J7w|'^&\en eSGNT%&gѯgEEY}K&MЂ%[rpӞl#L"#*8u.<O&ƑTV쇤7ڎe{srBN8xf(AONVpIJDrG0JBPrO<0b<s2GWEe'F𓇍{i{:LBbqL]FXqR@9ϑ`񃃥qz=<ARM|qNMW#~-lMjZ9dSzU(C%Gdt\^ݳal-N,uPi&,6a?Q0ň`c
MoQ8}	9
u(^0ݭxG(@{xǰx(1ns:*UwcB%fTR8M@i}H]-h<(>rvBQXɀIvuJ4lHoU?Vx2XABiK4PƃO͌І{FkycZp_2c}om1p>q٫	hg// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *  Driver for the Conexant CX23885 PCIe bridge
 *
 *  Copyright (c) 2007 Steven Toth <stoth@linuxtv.org>
 */

#include "cx23885.h"

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/init.h>

static unsigned int vbibufs = 4;
module_param(vbibufs, int, 0644);
MODULE_PARM_DESC(vbibufs, "number of vbi buffers, range 2-32");

static unsigned int vbi_debug;
module_param(vbi_debug, int, 0644);
MODULE_PARM_DESC(vbi_debug, "enable debug messages [vbi]");

#define dprintk(level, fmt, arg...)\
	do { if (vbi_debug >= level)\
		printk(KERN_DEBUG pr_fmt("%s: vbi:" fmt), \
			__func__, ##arg); \
	} while (0)

/* ------------------------------------------------------------------ */

#define VBI_LINE_LENGTH 1440
#define VBI_NTSC_LINE_COUNT 12
#define VBI_PAL_LINE_COUNT 18


int cx23885_vbi_fmt(struct file *file, void *priv,
	struct v4l2_format *f)
{
	struct cx23885_dev *dev = video_drvdata(file);

	f->fmt.vbi.sampling_rate = 27000000;
	f->fmt.vbi.samples_per_line = VBI_LINE_LENGTH;
	f->fmt.vbi.sample_format = V4L2_PIX_FMT_GREY;
	f->fmt.vbi.offset = 0;
	f->fmt.vbi.flags = 0;
	if (dev->tvnorm & V4L2_STD_525_60) {
		/* ntsc */
		f->fmt.vbi.start[0] = V4L2_VBI_ITU_525_F1_START + 9;
		f->fmt.vbi.start[1] = V4L2_VBI_ITU_525_F2_START + 9;
		f->fmt.vbi.count[0] = VBI_NTSC_LINE_COUNT;
		f->fmt.vbi.count[1] = VBI_NTSC_LINE_COUNT;
	} else if (dev->tvnorm & V4L2_STD_625_50) {
		/* pal */
		f->fmt.vbi.start[0] = V4L2_VBI_ITU_625_F1_START + 5;
		f->fmt.vbi.start[1] = V4L2_VBI_ITU_625_F2_START + 5;
		f->fmt.vbi.count[0] = VBI_PAL_LINE_COUNT;
		f->fmt.vbi.count[1] = VBI_PAL_LINE_COUNT;
	}

	return 0;
}

/* We're given the Video Interrupt status register.
 * The cx23885_video_irq() func has already validated
 * the potential error bits, we just need to
 * deal with vbi payload and return indication if
 * we actually processed any payload.
 */
int cx23885_vbi_irq(struct cx23885_dev *dev, u32 status)
{
	u32 count;
	int handled = 0;

	if (status & VID_BC_MSK_VBI_RISCI1) {
		dprintk(1, "%s() VID_BC_MSK_VBI_RISCI1\n", __func__);
		spin_lock(&dev->slock);
		count = cx_read(VBI_A_GPCNT);
		cx23885_video_wakeup(dev, &dev->vbiq, count);
		spin_unlock(&dev->slock);
		handled++;
	}

	return handled;
}

static int cx23885_start_vbi_dma(struct cx23885_dev    *dev,
			 struct cx23885_dmaqueue *q,
			 struct cx23885_buffer   *buf)
{
	dprintk(1, "%s()\n", __func__);

	/* setup fifo + format */
	cx23885_sram_channel_setup(dev, &dev->sram_channels[SRAM_CH02],
				VBI_LINE_LENGTH, buf->risc.dma);

	/* reset counter */
	cx_write(VID_A_VBI_CTRL, 3);
	cx_write(VBI_A_GPCNT_CTL, 3);
	q->count = 0;

	/* enable irq */
	cx23885_irq_add_enable(dev, 0x01);
	cx_set(VID_A_INT_MSK, 0x000022);

	/* start dma */
	cx_set(DEV_CNTRL2, (1<<5));
	cx_set(VID_A_DMA_CTL, 0x22); /* FIFO and RISC enable */

	return 0;
}

/* ------------------------------------------------------------------ */

static int queue_setup(struct vb2_queue *q,
			   unsigned int *num_buffers, unsigned int *num_planes,
			   unsigned int sizes[], struct device *alloc_devs[])
{
	struct cx23885_dev *dev = q->drv_priv;
	unsign