# cpu
A 32-bit RISC-V emulator

![screenshot](https://github.com/lilweege/cpu/assets/59585724/234ace56-e7f2-4e93-a2f2-8279b0193642)

### Notes
Currently, only I and Zicsr extensions are (mostly) supported. M and F extensions are in progress. I plan to fully implement M, F, and C extensions.
