-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "08/06/2021 19:49:52"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Digital_Radio_Interface IS
    PORT (
	clk : IN std_logic;
	s1 : IN std_logic;
	s2 : IN std_logic;
	b3 : IN std_logic;
	b4 : IN std_logic;
	estacao : OUT std_logic_vector(11 DOWNTO 0)
	);
END Digital_Radio_Interface;

ARCHITECTURE structure OF Digital_Radio_Interface IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_s1 : std_logic;
SIGNAL ww_s2 : std_logic;
SIGNAL ww_b3 : std_logic;
SIGNAL ww_b4 : std_logic;
SIGNAL ww_estacao : std_logic_vector(11 DOWNTO 0);
SIGNAL \s2~input_o\ : std_logic;
SIGNAL \estacao[0]~output_o\ : std_logic;
SIGNAL \estacao[1]~output_o\ : std_logic;
SIGNAL \estacao[2]~output_o\ : std_logic;
SIGNAL \estacao[3]~output_o\ : std_logic;
SIGNAL \estacao[4]~output_o\ : std_logic;
SIGNAL \estacao[5]~output_o\ : std_logic;
SIGNAL \estacao[6]~output_o\ : std_logic;
SIGNAL \estacao[7]~output_o\ : std_logic;
SIGNAL \estacao[8]~output_o\ : std_logic;
SIGNAL \estacao[9]~output_o\ : std_logic;
SIGNAL \estacao[10]~output_o\ : std_logic;
SIGNAL \estacao[11]~output_o\ : std_logic;
SIGNAL \s1~input_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \cont|clock2Hz|cont[30]~35_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1034_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1033_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1036_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1037_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1600_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1043_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~1039_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1041_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1042_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1050_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1051_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1045_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1046_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1603_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1047_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1049_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1052_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1053_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1054_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1055_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1056_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1614_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1615_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1057_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1058_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1059_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1060_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1061_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~1062_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1063_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1066_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1067_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1068_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1069_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1070_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1071_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1072_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1073_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1074_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1075_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1076_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1636_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1637_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1077_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1078_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1079_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1080_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1081_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1082_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1083_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~1084_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1086_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1096_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1087_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1088_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1089_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1090_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1091_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1092_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1093_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1094_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~1095_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1097_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1098_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1099_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1100_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1101_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1102_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1103_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1104_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1105_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1648_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1107_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1109_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1110_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1111_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1112_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1113_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1114_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1115_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1116_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1117_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1118_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1119_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1120_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1121_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1122_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1123_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1124_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1125_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1126_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1127_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1128_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1129_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1130_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1131_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1132_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1133_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~1134_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1672_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1135_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1138_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1139_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1140_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1141_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1142_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1143_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1144_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1145_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1146_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1147_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1148_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1149_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1150_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1151_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1137_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1152_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1153_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1154_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1171_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1155_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1156_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1157_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1158_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1159_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1160_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1161_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1162_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1163_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1164_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1165_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1166_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1167_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1169_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1174_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1175_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1176_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1177_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1178_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1179_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1180_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1181_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1182_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1183_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1184_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1185_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1186_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1187_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1188_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1189_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1173_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1190_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1191_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1192_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1210_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1193_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1194_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1195_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1196_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1197_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1198_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1199_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1200_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1201_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1202_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1203_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1204_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1205_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1206_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1207_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~1208_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1213_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1214_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1215_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1216_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1217_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1218_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1219_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1220_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1221_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1222_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1223_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1224_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1225_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1226_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1227_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1228_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1229_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1230_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1212_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1231_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1232_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1233_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1253_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1234_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1235_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1236_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1237_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1238_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1239_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1240_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1241_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1242_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1243_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1244_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1245_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1246_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1247_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1248_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1249_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1250_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~1251_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1256_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1257_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1258_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1259_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1260_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1261_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1262_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1263_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1264_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1265_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1266_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1267_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1268_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1269_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1270_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1271_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1272_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1273_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1274_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1275_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1255_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1276_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1277_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1278_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1301_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1279_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1280_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1281_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1282_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1283_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1284_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1285_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1286_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1287_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1288_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1289_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1290_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1291_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1292_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1293_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1294_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1295_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1296_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1297_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1299_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1304_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1305_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1306_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1307_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1308_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1309_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1310_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1311_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1312_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1313_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1314_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1315_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1316_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1317_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1318_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1319_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1320_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1321_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1322_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1323_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1324_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1325_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1303_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1326_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1327_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1328_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1352_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1329_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1330_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1331_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1332_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1333_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1334_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1335_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1336_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1337_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1338_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1339_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1340_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1341_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1342_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1343_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1344_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1345_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1346_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1347_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1348_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1349_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~1350_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1355_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1356_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1357_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1358_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1359_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1360_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1361_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1362_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1363_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1364_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1365_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1366_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1367_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1368_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1369_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1370_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1371_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1372_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1373_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1374_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1375_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1376_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1377_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1378_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1354_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1379_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1380_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1381_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1407_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1382_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1383_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1384_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1385_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1386_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1387_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1388_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1389_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1390_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1391_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1392_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1393_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1394_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1395_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1396_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1397_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1398_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1399_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1400_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1401_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1402_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1403_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1404_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~1405_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1410_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1411_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1412_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1413_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1414_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1415_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1416_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1417_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1418_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1419_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1420_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1421_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1422_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1423_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1424_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1425_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1426_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1427_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1428_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1429_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1430_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1431_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1432_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1433_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1434_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1435_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1409_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1436_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1437_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1438_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~53\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1466_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1439_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1440_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1441_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1442_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1443_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1444_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1445_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1446_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1447_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1448_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1449_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1450_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1451_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1452_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1453_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1454_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1455_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1456_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1457_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1458_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1459_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1460_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1461_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1462_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1463_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~1464_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~53\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~55\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1469_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1470_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1471_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1472_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1473_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1474_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1475_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1476_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1477_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1478_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1479_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1480_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1481_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1482_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1483_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1484_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1485_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1486_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1487_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1488_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1489_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1490_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1491_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1492_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1493_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1494_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1495_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1496_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1468_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1497_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1498_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1499_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~53\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~55\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1500_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1501_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1502_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1503_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1504_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1505_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1506_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1507_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1508_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1509_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1510_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1511_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1512_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1513_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1514_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1515_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1516_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1517_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1518_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1519_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1520_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1521_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~1522_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~1523_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~1524_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~1525_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~1526_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~1527_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1529_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1563_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1564_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1596_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[1]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1531_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1561_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1562_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[2]~27_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~1559_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~1560_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[4]~25_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~1\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[4]~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~1557_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~1558_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~23_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[6]~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~1555_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~1556_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[8]~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~1553_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~1554_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[10]~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~1551_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~1552_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[12]~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~1549_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~1550_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[14]~11_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~1547_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~1548_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[16]~13_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~1545_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~1546_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[18]~15_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan2~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan2~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[5]~41_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~3\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~5\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~7\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~9\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~11\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~13\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~15\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~17\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~19\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~21\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~23\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~25\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~27\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~29\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~31\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~33\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~49\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~51\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~53\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~55\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~57\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~59\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~61\ : std_logic;
SIGNAL \cont|clock2Hz|Add1~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Equal0~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~33_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont~37_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1530_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~29\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~31\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~33\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~53\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~55\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~57\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~59\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~1532_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~1533_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~1534_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~1535_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~1536_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~1537_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~1538_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~1539_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~1540_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~1541_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~1542_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~1543_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~1544_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~35\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~53\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~55\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~57\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~59\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~61\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1595_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[0]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[0]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1467_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[5]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[5]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1408_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[7]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1353_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[9]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1302_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[11]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1254_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[13]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1211_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[15]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1172_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[17]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1136_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~57\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[3]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[3]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1671_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~35\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[19]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1108_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~37\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[20]~17_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1647_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1106_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~39\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~41\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[22]~19_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1085_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~43\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[23]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1065_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[21]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~75_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1602_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1044_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~2062_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~1598_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~31_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~45\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~47\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~49\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~51\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~53\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~55\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~57\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~59\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[31]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[31]~39_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~59\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~61\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~62_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1035_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~29_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[30]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~60_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1032_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~1038_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1064_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[24]~21_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~49\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[25]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~51\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~73_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1048_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[26]~23_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~53\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~30_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~42_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[27]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~55\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1599_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~32_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~36_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~44_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~54_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[28]~25_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~57\ : std_logic;
SIGNAL \cont|clock2Hz|Add0~58_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[29]~31_combout\ : std_logic;
SIGNAL \cont|clock2Hz|Add2~56_combout\ : std_logic;
SIGNAL \cont|clock2Hz|cont[29]~34_combout\ : std_logic;
SIGNAL \cont|clock2Hz|LessThan1~9_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~0_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~1_combout\ : std_logic;
SIGNAL \cont|clock2Hz|saida~q\ : std_logic;
SIGNAL \cont|Add3~0_combout\ : std_logic;
SIGNAL \cont|Add2~0_combout\ : std_logic;
SIGNAL \b3~input_o\ : std_logic;
SIGNAL \cont|contador_fm~0_combout\ : std_logic;
SIGNAL \b4~input_o\ : std_logic;
SIGNAL \cont|contador_fm[0]~1_combout\ : std_logic;
SIGNAL \cont|estacao[0]~0_combout\ : std_logic;
SIGNAL \cont|Add1~0_combout\ : std_logic;
SIGNAL \cont|Add0~0_combout\ : std_logic;
SIGNAL \cont|Add0~1\ : std_logic;
SIGNAL \cont|Add0~2_combout\ : std_logic;
SIGNAL \cont|Add1~9\ : std_logic;
SIGNAL \cont|Add1~10_combout\ : std_logic;
SIGNAL \cont|Add0~7\ : std_logic;
SIGNAL \cont|Add0~9\ : std_logic;
SIGNAL \cont|Add0~10_combout\ : std_logic;
SIGNAL \cont|contador_am~9_combout\ : std_logic;
SIGNAL \cont|Equal1~0_combout\ : std_logic;
SIGNAL \cont|contador_am[29]~1_combout\ : std_logic;
SIGNAL \cont|contador_am~10_combout\ : std_logic;
SIGNAL \cont|contador_am[1]~3_combout\ : std_logic;
SIGNAL \cont|Add1~11\ : std_logic;
SIGNAL \cont|Add1~12_combout\ : std_logic;
SIGNAL \cont|Add0~11\ : std_logic;
SIGNAL \cont|Add0~12_combout\ : std_logic;
SIGNAL \cont|contador_am~11_combout\ : std_logic;
SIGNAL \cont|Add1~13\ : std_logic;
SIGNAL \cont|Add1~14_combout\ : std_logic;
SIGNAL \cont|Add0~13\ : std_logic;
SIGNAL \cont|Add0~14_combout\ : std_logic;
SIGNAL \cont|contador_am~12_combout\ : std_logic;
SIGNAL \cont|Add1~15\ : std_logic;
SIGNAL \cont|Add1~16_combout\ : std_logic;
SIGNAL \cont|Add0~15\ : std_logic;
SIGNAL \cont|Add0~16_combout\ : std_logic;
SIGNAL \cont|contador_am~13_combout\ : std_logic;
SIGNAL \cont|Add1~17\ : std_logic;
SIGNAL \cont|Add1~18_combout\ : std_logic;
SIGNAL \cont|Add0~17\ : std_logic;
SIGNAL \cont|Add0~18_combout\ : std_logic;
SIGNAL \cont|Equal0~9_combout\ : std_logic;
SIGNAL \cont|contador_am~14_combout\ : std_logic;
SIGNAL \cont|contador_am~15_combout\ : std_logic;
SIGNAL \cont|Equal1~1_combout\ : std_logic;
SIGNAL \cont|Add1~1\ : std_logic;
SIGNAL \cont|Add1~2_combout\ : std_logic;
SIGNAL \cont|contador_am~4_combout\ : std_logic;
SIGNAL \cont|Add1~3\ : std_logic;
SIGNAL \cont|Add1~4_combout\ : std_logic;
SIGNAL \cont|Add0~3\ : std_logic;
SIGNAL \cont|Add0~4_combout\ : std_logic;
SIGNAL \cont|contador_am~5_combout\ : std_logic;
SIGNAL \cont|Add0~5\ : std_logic;
SIGNAL \cont|Add0~6_combout\ : std_logic;
SIGNAL \cont|contador_am~6_combout\ : std_logic;
SIGNAL \cont|Add1~5\ : std_logic;
SIGNAL \cont|Add1~6_combout\ : std_logic;
SIGNAL \cont|contador_am~7_combout\ : std_logic;
SIGNAL \cont|Add1~7\ : std_logic;
SIGNAL \cont|Add1~8_combout\ : std_logic;
SIGNAL \cont|Add0~8_combout\ : std_logic;
SIGNAL \cont|contador_am~8_combout\ : std_logic;
SIGNAL \cont|Equal0~0_combout\ : std_logic;
SIGNAL \cont|Add1~19\ : std_logic;
SIGNAL \cont|Add1~20_combout\ : std_logic;
SIGNAL \cont|Add0~19\ : std_logic;
SIGNAL \cont|Add0~20_combout\ : std_logic;
SIGNAL \cont|contador_am~16_combout\ : std_logic;
SIGNAL \cont|Add1~21\ : std_logic;
SIGNAL \cont|Add1~22_combout\ : std_logic;
SIGNAL \cont|Add0~21\ : std_logic;
SIGNAL \cont|Add0~22_combout\ : std_logic;
SIGNAL \cont|contador_am~17_combout\ : std_logic;
SIGNAL \cont|Add1~23\ : std_logic;
SIGNAL \cont|Add1~24_combout\ : std_logic;
SIGNAL \cont|Add0~23\ : std_logic;
SIGNAL \cont|Add0~24_combout\ : std_logic;
SIGNAL \cont|contador_am~18_combout\ : std_logic;
SIGNAL \cont|Equal0~1_combout\ : std_logic;
SIGNAL \cont|Add1~25\ : std_logic;
SIGNAL \cont|Add1~26_combout\ : std_logic;
SIGNAL \cont|Add0~25\ : std_logic;
SIGNAL \cont|Add0~26_combout\ : std_logic;
SIGNAL \cont|contador_am~19_combout\ : std_logic;
SIGNAL \cont|Add1~27\ : std_logic;
SIGNAL \cont|Add1~28_combout\ : std_logic;
SIGNAL \cont|Add0~27\ : std_logic;
SIGNAL \cont|Add0~28_combout\ : std_logic;
SIGNAL \cont|contador_am~20_combout\ : std_logic;
SIGNAL \cont|Add1~29\ : std_logic;
SIGNAL \cont|Add1~30_combout\ : std_logic;
SIGNAL \cont|Add0~29\ : std_logic;
SIGNAL \cont|Add0~30_combout\ : std_logic;
SIGNAL \cont|contador_am~21_combout\ : std_logic;
SIGNAL \cont|Add1~31\ : std_logic;
SIGNAL \cont|Add1~32_combout\ : std_logic;
SIGNAL \cont|Add0~31\ : std_logic;
SIGNAL \cont|Add0~32_combout\ : std_logic;
SIGNAL \cont|contador_am~22_combout\ : std_logic;
SIGNAL \cont|Equal0~2_combout\ : std_logic;
SIGNAL \cont|Add1~33\ : std_logic;
SIGNAL \cont|Add1~34_combout\ : std_logic;
SIGNAL \cont|Add0~33\ : std_logic;
SIGNAL \cont|Add0~34_combout\ : std_logic;
SIGNAL \cont|contador_am~23_combout\ : std_logic;
SIGNAL \cont|Add1~35\ : std_logic;
SIGNAL \cont|Add1~36_combout\ : std_logic;
SIGNAL \cont|Add0~35\ : std_logic;
SIGNAL \cont|Add0~36_combout\ : std_logic;
SIGNAL \cont|contador_am~24_combout\ : std_logic;
SIGNAL \cont|Add1~37\ : std_logic;
SIGNAL \cont|Add1~38_combout\ : std_logic;
SIGNAL \cont|Add0~37\ : std_logic;
SIGNAL \cont|Add0~38_combout\ : std_logic;
SIGNAL \cont|contador_am~25_combout\ : std_logic;
SIGNAL \cont|Add1~39\ : std_logic;
SIGNAL \cont|Add1~40_combout\ : std_logic;
SIGNAL \cont|Add0~39\ : std_logic;
SIGNAL \cont|Add0~40_combout\ : std_logic;
SIGNAL \cont|contador_am~26_combout\ : std_logic;
SIGNAL \cont|Equal0~3_combout\ : std_logic;
SIGNAL \cont|Equal0~4_combout\ : std_logic;
SIGNAL \cont|Add1~41\ : std_logic;
SIGNAL \cont|Add1~42_combout\ : std_logic;
SIGNAL \cont|Add0~41\ : std_logic;
SIGNAL \cont|Add0~42_combout\ : std_logic;
SIGNAL \cont|contador_am~27_combout\ : std_logic;
SIGNAL \cont|Add1~43\ : std_logic;
SIGNAL \cont|Add1~44_combout\ : std_logic;
SIGNAL \cont|Add0~43\ : std_logic;
SIGNAL \cont|Add0~44_combout\ : std_logic;
SIGNAL \cont|contador_am~28_combout\ : std_logic;
SIGNAL \cont|Add1~45\ : std_logic;
SIGNAL \cont|Add1~46_combout\ : std_logic;
SIGNAL \cont|Add0~45\ : std_logic;
SIGNAL \cont|Add0~46_combout\ : std_logic;
SIGNAL \cont|contador_am~29_combout\ : std_logic;
SIGNAL \cont|Add1~47\ : std_logic;
SIGNAL \cont|Add1~48_combout\ : std_logic;
SIGNAL \cont|Add0~47\ : std_logic;
SIGNAL \cont|Add0~48_combout\ : std_logic;
SIGNAL \cont|contador_am~30_combout\ : std_logic;
SIGNAL \cont|Equal0~5_combout\ : std_logic;
SIGNAL \cont|Add1~49\ : std_logic;
SIGNAL \cont|Add1~50_combout\ : std_logic;
SIGNAL \cont|Add0~49\ : std_logic;
SIGNAL \cont|Add0~50_combout\ : std_logic;
SIGNAL \cont|contador_am~31_combout\ : std_logic;
SIGNAL \cont|Add1~51\ : std_logic;
SIGNAL \cont|Add1~52_combout\ : std_logic;
SIGNAL \cont|Add0~51\ : std_logic;
SIGNAL \cont|Add0~52_combout\ : std_logic;
SIGNAL \cont|contador_am~32_combout\ : std_logic;
SIGNAL \cont|Add1~53\ : std_logic;
SIGNAL \cont|Add1~54_combout\ : std_logic;
SIGNAL \cont|Add0~53\ : std_logic;
SIGNAL \cont|Add0~54_combout\ : std_logic;
SIGNAL \cont|contador_am~33_combout\ : std_logic;
SIGNAL \cont|Add1~55\ : std_logic;
SIGNAL \cont|Add1~56_combout\ : std_logic;
SIGNAL \cont|Add0~55\ : std_logic;
SIGNAL \cont|Add0~56_combout\ : std_logic;
SIGNAL \cont|contador_am~34_combout\ : std_logic;
SIGNAL \cont|Equal0~6_combout\ : std_logic;
SIGNAL \cont|Add1~57\ : std_logic;
SIGNAL \cont|Add1~58_combout\ : std_logic;
SIGNAL \cont|Add0~57\ : std_logic;
SIGNAL \cont|Add0~58_combout\ : std_logic;
SIGNAL \cont|contador_am~35_combout\ : std_logic;
SIGNAL \cont|Add1~59\ : std_logic;
SIGNAL \cont|Add1~60_combout\ : std_logic;
SIGNAL \cont|Add0~59\ : std_logic;
SIGNAL \cont|Add0~60_combout\ : std_logic;
SIGNAL \cont|contador_am~36_combout\ : std_logic;
SIGNAL \cont|Equal0~7_combout\ : std_logic;
SIGNAL \cont|Equal0~8_combout\ : std_logic;
SIGNAL \cont|Equal0~10_combout\ : std_logic;
SIGNAL \cont|contador_am~0_combout\ : std_logic;
SIGNAL \cont|contador_am~2_combout\ : std_logic;
SIGNAL \cont|Add2~1\ : std_logic;
SIGNAL \cont|Add2~2_combout\ : std_logic;
SIGNAL \cont|Add3~1\ : std_logic;
SIGNAL \cont|Add3~3\ : std_logic;
SIGNAL \cont|Add3~4_combout\ : std_logic;
SIGNAL \cont|contador_fm~5_combout\ : std_logic;
SIGNAL \cont|Add2~3\ : std_logic;
SIGNAL \cont|Add2~4_combout\ : std_logic;
SIGNAL \cont|Add3~5\ : std_logic;
SIGNAL \cont|Add3~6_combout\ : std_logic;
SIGNAL \cont|Add3~9\ : std_logic;
SIGNAL \cont|Add3~10_combout\ : std_logic;
SIGNAL \cont|Add2~5\ : std_logic;
SIGNAL \cont|Add2~7\ : std_logic;
SIGNAL \cont|Add2~9\ : std_logic;
SIGNAL \cont|Add2~10_combout\ : std_logic;
SIGNAL \cont|contador_fm~11_combout\ : std_logic;
SIGNAL \cont|Add2~11\ : std_logic;
SIGNAL \cont|Add2~12_combout\ : std_logic;
SIGNAL \cont|contador_fm~12_combout\ : std_logic;
SIGNAL \cont|Add3~11\ : std_logic;
SIGNAL \cont|Add3~13\ : std_logic;
SIGNAL \cont|Add3~14_combout\ : std_logic;
SIGNAL \cont|Add2~13\ : std_logic;
SIGNAL \cont|Add2~14_combout\ : std_logic;
SIGNAL \cont|contador_fm~14_combout\ : std_logic;
SIGNAL \cont|Add2~15\ : std_logic;
SIGNAL \cont|Add2~16_combout\ : std_logic;
SIGNAL \cont|contador_fm~15_combout\ : std_logic;
SIGNAL \cont|Add3~15\ : std_logic;
SIGNAL \cont|Add3~16_combout\ : std_logic;
SIGNAL \cont|contador_fm~16_combout\ : std_logic;
SIGNAL \cont|Add2~17\ : std_logic;
SIGNAL \cont|Add2~18_combout\ : std_logic;
SIGNAL \cont|contador_fm~17_combout\ : std_logic;
SIGNAL \cont|Add3~17\ : std_logic;
SIGNAL \cont|Add3~18_combout\ : std_logic;
SIGNAL \cont|contador_fm~18_combout\ : std_logic;
SIGNAL \cont|Add3~19\ : std_logic;
SIGNAL \cont|Add3~20_combout\ : std_logic;
SIGNAL \cont|Add2~19\ : std_logic;
SIGNAL \cont|Add2~20_combout\ : std_logic;
SIGNAL \cont|contador_fm~19_combout\ : std_logic;
SIGNAL \cont|contador_fm~20_combout\ : std_logic;
SIGNAL \cont|Equal3~1_combout\ : std_logic;
SIGNAL \cont|Equal3~2_combout\ : std_logic;
SIGNAL \cont|Add3~12_combout\ : std_logic;
SIGNAL \cont|contador_fm~13_combout\ : std_logic;
SIGNAL \cont|Equal2~8_combout\ : std_logic;
SIGNAL \cont|Equal2~9_combout\ : std_logic;
SIGNAL \cont|Equal2~10_combout\ : std_logic;
SIGNAL \cont|Add2~6_combout\ : std_logic;
SIGNAL \cont|contador_fm~8_combout\ : std_logic;
SIGNAL \cont|Add3~7\ : std_logic;
SIGNAL \cont|Add3~8_combout\ : std_logic;
SIGNAL \cont|Add2~8_combout\ : std_logic;
SIGNAL \cont|contador_fm~9_combout\ : std_logic;
SIGNAL \cont|contador_fm~10_combout\ : std_logic;
SIGNAL \cont|Equal3~0_combout\ : std_logic;
SIGNAL \cont|contador_fm[10]~6_combout\ : std_logic;
SIGNAL \cont|contador_fm~7_combout\ : std_logic;
SIGNAL \cont|Equal2~0_combout\ : std_logic;
SIGNAL \cont|Add3~21\ : std_logic;
SIGNAL \cont|Add3~22_combout\ : std_logic;
SIGNAL \cont|Add2~21\ : std_logic;
SIGNAL \cont|Add2~22_combout\ : std_logic;
SIGNAL \cont|contador_fm~21_combout\ : std_logic;
SIGNAL \cont|Add3~23\ : std_logic;
SIGNAL \cont|Add3~24_combout\ : std_logic;
SIGNAL \cont|Add2~23\ : std_logic;
SIGNAL \cont|Add2~24_combout\ : std_logic;
SIGNAL \cont|contador_fm~22_combout\ : std_logic;
SIGNAL \cont|Add3~25\ : std_logic;
SIGNAL \cont|Add3~26_combout\ : std_logic;
SIGNAL \cont|Add2~25\ : std_logic;
SIGNAL \cont|Add2~26_combout\ : std_logic;
SIGNAL \cont|contador_fm~23_combout\ : std_logic;
SIGNAL \cont|Add3~27\ : std_logic;
SIGNAL \cont|Add3~28_combout\ : std_logic;
SIGNAL \cont|Add2~27\ : std_logic;
SIGNAL \cont|Add2~28_combout\ : std_logic;
SIGNAL \cont|contador_fm~24_combout\ : std_logic;
SIGNAL \cont|Equal2~1_combout\ : std_logic;
SIGNAL \cont|Add3~29\ : std_logic;
SIGNAL \cont|Add3~30_combout\ : std_logic;
SIGNAL \cont|Add2~29\ : std_logic;
SIGNAL \cont|Add2~30_combout\ : std_logic;
SIGNAL \cont|contador_fm~25_combout\ : std_logic;
SIGNAL \cont|Add3~31\ : std_logic;
SIGNAL \cont|Add3~32_combout\ : std_logic;
SIGNAL \cont|Add2~31\ : std_logic;
SIGNAL \cont|Add2~32_combout\ : std_logic;
SIGNAL \cont|contador_fm~26_combout\ : std_logic;
SIGNAL \cont|Add3~33\ : std_logic;
SIGNAL \cont|Add3~34_combout\ : std_logic;
SIGNAL \cont|Add2~33\ : std_logic;
SIGNAL \cont|Add2~34_combout\ : std_logic;
SIGNAL \cont|contador_fm~27_combout\ : std_logic;
SIGNAL \cont|Add3~35\ : std_logic;
SIGNAL \cont|Add3~36_combout\ : std_logic;
SIGNAL \cont|Add2~35\ : std_logic;
SIGNAL \cont|Add2~36_combout\ : std_logic;
SIGNAL \cont|contador_fm~28_combout\ : std_logic;
SIGNAL \cont|Equal2~2_combout\ : std_logic;
SIGNAL \cont|Add3~37\ : std_logic;
SIGNAL \cont|Add3~38_combout\ : std_logic;
SIGNAL \cont|Add2~37\ : std_logic;
SIGNAL \cont|Add2~38_combout\ : std_logic;
SIGNAL \cont|contador_fm~29_combout\ : std_logic;
SIGNAL \cont|Add3~39\ : std_logic;
SIGNAL \cont|Add3~40_combout\ : std_logic;
SIGNAL \cont|Add2~39\ : std_logic;
SIGNAL \cont|Add2~40_combout\ : std_logic;
SIGNAL \cont|contador_fm~30_combout\ : std_logic;
SIGNAL \cont|Add3~41\ : std_logic;
SIGNAL \cont|Add3~42_combout\ : std_logic;
SIGNAL \cont|Add2~41\ : std_logic;
SIGNAL \cont|Add2~42_combout\ : std_logic;
SIGNAL \cont|contador_fm~31_combout\ : std_logic;
SIGNAL \cont|Add3~43\ : std_logic;
SIGNAL \cont|Add3~44_combout\ : std_logic;
SIGNAL \cont|Add2~43\ : std_logic;
SIGNAL \cont|Add2~44_combout\ : std_logic;
SIGNAL \cont|contador_fm~32_combout\ : std_logic;
SIGNAL \cont|Equal2~3_combout\ : std_logic;
SIGNAL \cont|Equal2~4_combout\ : std_logic;
SIGNAL \cont|Add3~45\ : std_logic;
SIGNAL \cont|Add3~46_combout\ : std_logic;
SIGNAL \cont|Add2~45\ : std_logic;
SIGNAL \cont|Add2~46_combout\ : std_logic;
SIGNAL \cont|contador_fm~33_combout\ : std_logic;
SIGNAL \cont|Add3~47\ : std_logic;
SIGNAL \cont|Add3~48_combout\ : std_logic;
SIGNAL \cont|Add2~47\ : std_logic;
SIGNAL \cont|Add2~48_combout\ : std_logic;
SIGNAL \cont|contador_fm~34_combout\ : std_logic;
SIGNAL \cont|Add3~49\ : std_logic;
SIGNAL \cont|Add3~50_combout\ : std_logic;
SIGNAL \cont|Add2~49\ : std_logic;
SIGNAL \cont|Add2~50_combout\ : std_logic;
SIGNAL \cont|contador_fm~35_combout\ : std_logic;
SIGNAL \cont|Add3~51\ : std_logic;
SIGNAL \cont|Add3~52_combout\ : std_logic;
SIGNAL \cont|Add2~51\ : std_logic;
SIGNAL \cont|Add2~52_combout\ : std_logic;
SIGNAL \cont|contador_fm~36_combout\ : std_logic;
SIGNAL \cont|Equal2~5_combout\ : std_logic;
SIGNAL \cont|Add3~53\ : std_logic;
SIGNAL \cont|Add3~54_combout\ : std_logic;
SIGNAL \cont|Add2~53\ : std_logic;
SIGNAL \cont|Add2~54_combout\ : std_logic;
SIGNAL \cont|contador_fm~37_combout\ : std_logic;
SIGNAL \cont|Add3~55\ : std_logic;
SIGNAL \cont|Add3~56_combout\ : std_logic;
SIGNAL \cont|Add2~55\ : std_logic;
SIGNAL \cont|Add2~56_combout\ : std_logic;
SIGNAL \cont|contador_fm~38_combout\ : std_logic;
SIGNAL \cont|Add3~57\ : std_logic;
SIGNAL \cont|Add3~58_combout\ : std_logic;
SIGNAL \cont|Add2~57\ : std_logic;
SIGNAL \cont|Add2~58_combout\ : std_logic;
SIGNAL \cont|contador_fm~39_combout\ : std_logic;
SIGNAL \cont|Add3~59\ : std_logic;
SIGNAL \cont|Add3~60_combout\ : std_logic;
SIGNAL \cont|Add2~59\ : std_logic;
SIGNAL \cont|Add2~60_combout\ : std_logic;
SIGNAL \cont|contador_fm~40_combout\ : std_logic;
SIGNAL \cont|Equal2~6_combout\ : std_logic;
SIGNAL \cont|Add3~61\ : std_logic;
SIGNAL \cont|Add3~62_combout\ : std_logic;
SIGNAL \cont|Add2~61\ : std_logic;
SIGNAL \cont|Add2~62_combout\ : std_logic;
SIGNAL \cont|contador_fm~41_combout\ : std_logic;
SIGNAL \cont|Equal2~7_combout\ : std_logic;
SIGNAL \cont|contador_fm~2_combout\ : std_logic;
SIGNAL \cont|Add3~2_combout\ : std_logic;
SIGNAL \cont|contador_fm~3_combout\ : std_logic;
SIGNAL \cont|contador_fm~4_combout\ : std_logic;
SIGNAL \cont|estacao[1]~1_combout\ : std_logic;
SIGNAL \cont|estacao[2]~2_combout\ : std_logic;
SIGNAL \cont|estacao[3]~3_combout\ : std_logic;
SIGNAL \cont|estacao[4]~4_combout\ : std_logic;
SIGNAL \cont|estacao[5]~5_combout\ : std_logic;
SIGNAL \cont|estacao[6]~6_combout\ : std_logic;
SIGNAL \cont|estacao[7]~7_combout\ : std_logic;
SIGNAL \cont|estacao[8]~8_combout\ : std_logic;
SIGNAL \cont|estacao[9]~9_combout\ : std_logic;
SIGNAL \cont|estacao[10]~10_combout\ : std_logic;
SIGNAL \cont|estacao[11]~11_combout\ : std_logic;
SIGNAL \cont|contador_am\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cont|clock2Hz|cont\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cont|contador_fm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cont|clock2Hz|ALT_INV_cont[5]~41_combout\ : std_logic;
SIGNAL \cont|clock2Hz|ALT_INV_saida~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_s1 <= s1;
ww_s2 <= s2;
ww_b3 <= b3;
ww_b4 <= b4;
estacao <= ww_estacao;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\cont|clock2Hz|ALT_INV_cont[5]~41_combout\ <= NOT \cont|clock2Hz|cont[5]~41_combout\;
\cont|clock2Hz|ALT_INV_saida~0_combout\ <= NOT \cont|clock2Hz|saida~0_combout\;

\estacao[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[0]~0_combout\,
	devoe => ww_devoe,
	o => \estacao[0]~output_o\);

\estacao[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[1]~1_combout\,
	devoe => ww_devoe,
	o => \estacao[1]~output_o\);

\estacao[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[2]~2_combout\,
	devoe => ww_devoe,
	o => \estacao[2]~output_o\);

\estacao[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[3]~3_combout\,
	devoe => ww_devoe,
	o => \estacao[3]~output_o\);

\estacao[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[4]~4_combout\,
	devoe => ww_devoe,
	o => \estacao[4]~output_o\);

\estacao[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[5]~5_combout\,
	devoe => ww_devoe,
	o => \estacao[5]~output_o\);

\estacao[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[6]~6_combout\,
	devoe => ww_devoe,
	o => \estacao[6]~output_o\);

\estacao[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[7]~7_combout\,
	devoe => ww_devoe,
	o => \estacao[7]~output_o\);

\estacao[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[8]~8_combout\,
	devoe => ww_devoe,
	o => \estacao[8]~output_o\);

\estacao[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[9]~9_combout\,
	devoe => ww_devoe,
	o => \estacao[9]~output_o\);

\estacao[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[10]~10_combout\,
	devoe => ww_devoe,
	o => \estacao[10]~output_o\);

\estacao[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \cont|estacao[11]~11_combout\,
	devoe => ww_devoe,
	o => \estacao[11]~output_o\);

\s1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_s1,
	o => \s1~input_o\);

\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

\cont|clock2Hz|cont[30]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[30]~35_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|cont\(30))) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(30),
	datab => \cont|clock2Hz|Add0~60_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[30]~35_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1034\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1034_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1034_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1033\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1033_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1033_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1036\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1036_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1036_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\ $ (VCC)
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1037\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1037_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1037_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1600_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~56_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1600_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1599_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1600_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1599_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1600_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1599_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1600_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1036_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1037_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1036_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1037_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1036_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1037_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1036_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[97]~1037_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1034_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1035_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1034_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1035_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1034_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1034_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1035_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1032_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1033_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1032_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1033_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1032_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1033_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1032_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1033_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1043\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1043_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1043_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~1039\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~1039_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~1039_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1041\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1041_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1041_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~56_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1042\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1042_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1042_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1043_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1043_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1043_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1043_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1050\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1050_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1050_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1051\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1051_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1051_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1041_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1041_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1041_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[130]~1040_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1045\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1045_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1045_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1042_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1042_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1042_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1042_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1046\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1046_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1046_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1603_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\cont|clock2Hz|Add0~54_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~54_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1603_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1602_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1603_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1602_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1603_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1602_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1603_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1047\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1047_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1047_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\ = \cont|clock2Hz|Add0~52_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\ & (\cont|clock2Hz|Add0~50_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~50_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1049\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1049_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1049_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1048_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1049_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1048_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1049_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1048_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1049_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1047_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1047_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1047_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1047_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1046_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1046_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1046_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1046_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1045_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1045_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1045_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1606_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[163]~1045_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1052\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1052_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1052_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1053\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1053_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1053_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1054\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1054_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1054_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1055\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1055_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1055_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1056\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1056_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1056_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1614_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\cont|clock2Hz|Add0~50_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~50_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1614_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1615_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\cont|clock2Hz|Add0~50_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~50_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1615_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1614_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1615_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1614_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1615_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1614_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[192]~1615_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1055_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1056_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1055_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1056_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1055_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1056_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1055_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[193]~1056_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1054_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1054_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1054_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1053_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1053_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1053_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1053_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1052_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1052_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1052_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1052_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1051_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1051_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1051_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1051_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1050_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1050_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1050_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1050_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1057\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1057_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1057_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1058\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1058_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1058_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[196]~1611_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1059\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1059_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1059_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1060\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1060_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1060_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1061\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1061_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1061_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~1062_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~1062_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1063_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1063_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1066_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1066_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1067_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1067_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1059_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1059_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1059_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1618_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[229]~1059_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1068_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1068_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1069_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1069_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1070_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1070_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1071_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1071_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1072_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1072_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1073_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1073_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1074_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1074_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1075_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1075_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1076_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1076_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1075_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1076_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1075_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1076_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1075_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[256]~1076_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1073_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1074_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1073_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1074_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1073_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1074_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1073_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[257]~1074_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1072_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1072_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1072_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1071_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1071_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1071_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1071_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1070_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1070_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1070_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1070_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1069_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1069_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1069_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1069_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1068_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1068_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1068_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1068_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1067_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1067_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1067_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1067_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1066_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1066_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1066_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1066_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1636_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\cont|clock2Hz|Add0~44_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~44_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1636_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1637_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\cont|clock2Hz|Add0~44_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~44_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1637_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1636_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1637_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1636_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1637_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1636_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[288]~1637_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1077_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1077_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1078_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1078_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[262]~1624_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1079_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1079_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1080_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1080_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1081_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1081_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1082_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1082_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1083_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1083_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~1084_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~1084_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1086_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1086_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1085_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1086_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1085_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1086_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1085_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1086_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1085_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1086_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~1084_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~1084_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~1084_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1083_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1083_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1083_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1083_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1082_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1082_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1082_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1082_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1081_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1081_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1081_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1081_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1080_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1080_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1080_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1080_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1079_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1079_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1079_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1079_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1078_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1078_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1078_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1078_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1077_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1077_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1077_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1077_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\cont|clock2Hz|Add0~44_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~44_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1096_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1096_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1087_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1087_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1088_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1088_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[295]~1631_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1089_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1089_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1090_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1090_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1091_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1091_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1092_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1092_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1093_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1093_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1094_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1094_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~1095_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~1095_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1096_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1096_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1096_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1646_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[321]~1096_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~1095_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~1095_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~1095_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1094_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1094_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1094_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1094_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1093_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1093_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1093_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1093_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1092_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1092_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1092_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1092_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1091_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1091_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1091_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1091_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1090_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1090_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1090_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1090_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1089_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1089_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1089_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1089_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1088_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1088_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1088_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1088_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1087_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1087_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1087_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1087_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1097_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1097_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1098_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1098_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[328]~1640_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1099_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1099_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1100_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1100_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1101_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1101_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1102_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1102_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1103_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1103_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1104_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1104_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1105_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1105_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1648_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\cont|clock2Hz|Add0~42_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~42_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1648_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1647_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1648_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1647_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1648_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1647_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1648_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1107_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1107_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1109_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1109_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1108_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1109_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1108_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1108_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1109_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1107_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1107_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1107_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1107_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1106_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1106_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1106_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1105_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1105_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1105_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1105_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1104_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1104_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1104_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1104_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1103_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1103_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1103_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1103_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1102_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1102_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1102_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1102_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1101_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1101_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1101_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1101_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1100_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1100_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1100_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1100_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1099_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1099_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1099_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1099_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1098_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1098_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1098_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1098_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1097_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1097_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1097_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1097_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1110_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1110_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1111_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1111_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[361]~1651_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1112_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1112_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1113_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1113_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1114_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1114_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1115_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1115_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1116_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1116_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1117_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1117_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1118_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1118_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1658_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1119_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1119_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1120_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1120_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1121_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1121_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1122_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1122_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1110_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1110_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1110_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1110_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1123_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1123_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1111_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1111_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1111_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1111_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1124_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1124_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1112_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1112_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1112_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1662_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[394]~1112_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1125_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1125_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1113_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1113_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1113_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1113_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1126_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1126_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1114_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1114_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1114_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1114_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1127_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1127_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1115_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1115_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1115_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1115_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1128_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1128_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1116_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1116_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1116_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1116_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1129_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1129_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1117_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1117_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1117_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1117_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1130_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1130_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1118_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1118_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1118_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1118_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1131_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1131_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1119_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1119_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1119_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1119_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1132_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1132_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1120_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1120_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1120_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1133_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1133_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1121_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1122_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1121_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1122_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1121_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1122_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1121_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[385]~1122_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~1134_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~1134_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1672_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\cont|clock2Hz|Add0~38_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~38_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1672_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1671_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1672_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1671_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1672_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1671_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1672_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1135_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1135_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1138_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1138_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1139_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1139_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1125_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1125_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1125_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1675_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[427]~1125_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1140_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1140_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1141_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1141_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1142_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1142_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1143_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1143_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1144_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1144_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1145_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1145_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1146_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1146_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1147_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1147_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1148_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1148_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1149_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1149_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1150_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1150_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1151_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1151_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1137_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1137_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1136_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1137_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1136_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1136_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1137_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1152_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1152_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1153_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (\cont|clock2Hz|Add0~34_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Add0~34_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1153_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1154_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (\cont|clock2Hz|Add0~34_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~34_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1154_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1153_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1154_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1153_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1153_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[448]~1154_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1151_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1152_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1151_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1152_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1151_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1152_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1151_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[449]~1152_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1150_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1150_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1150_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1149_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1149_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1149_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1149_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1148_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1148_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1148_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1148_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1147_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1147_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1147_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1147_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1146_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1146_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1146_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1146_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1145_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1145_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1145_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1145_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1144_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1144_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1144_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1144_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1143_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1143_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1143_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1143_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1142_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1142_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1142_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1142_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1141_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1141_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1141_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1141_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1140_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1140_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1140_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1140_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1139_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1139_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1139_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1139_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1138_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1138_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1138_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1138_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & (\cont|clock2Hz|Add0~34_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Add0~34_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1171_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1171_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1155_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1155_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1156_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1156_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[460]~1687_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1157_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1157_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1158_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1158_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1159_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1159_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1160_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1160_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1161_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1161_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1162_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1162_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1163_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1163_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1164_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1164_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1165_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1165_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1166_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1166_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1167_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1167_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1169_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1169_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1171_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1171_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1171_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1171_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1169_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1169_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1169_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1167_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1167_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1167_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1167_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1166_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1166_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1166_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1166_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1165_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1165_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1165_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1165_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1164_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1164_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1164_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1164_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1163_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1163_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1163_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1163_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1162_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1162_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1162_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1162_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1161_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1161_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1161_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1161_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1160_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1160_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1160_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1160_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1159_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1159_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1159_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1159_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1158_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1158_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1158_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1158_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1157_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1157_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1157_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1157_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1156_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1156_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1156_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1156_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1155_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1155_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1155_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1155_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1174_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1174_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1175_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1175_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[493]~1700_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1176_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1176_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1177_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1177_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1178_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1178_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1179_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1179_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1180_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1180_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1181_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1181_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1182_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1182_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1183_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1183_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1184_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1184_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1185_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1185_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1186_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1186_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[482]~1168_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1187_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1187_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[481]~1170_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1188_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1188_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1189_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1189_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1173_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1173_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1172_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1173_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1172_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1172_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1173_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1190_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1190_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1191_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & (\cont|clock2Hz|Add0~30_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Add0~30_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1191_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1192_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & (\cont|clock2Hz|Add0~30_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~30_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1192_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1191_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1192_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1191_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1192_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1191_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[512]~1192_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1189_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1190_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1189_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1190_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1189_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1190_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1189_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[513]~1190_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1188_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1188_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1188_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1187_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1187_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1187_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1187_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1186_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1186_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1186_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1186_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1185_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1185_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1185_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1185_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1184_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1184_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1184_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1184_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1183_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1183_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1183_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1183_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1182_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1182_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1182_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1182_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1181_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1181_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1181_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1181_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1180_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1180_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1180_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1180_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1179_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1179_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1179_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1179_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1178_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1178_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1178_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1178_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1177_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1177_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1177_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1177_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1176_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1176_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1176_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1176_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1175_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1175_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1175_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1175_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1174_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1174_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1174_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1174_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & (\cont|clock2Hz|Add0~30_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Add0~30_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1210_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1210_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1193_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1193_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1194_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1194_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[526]~1713_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1195_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1195_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1196_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1196_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1197_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1197_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1198_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1198_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1199_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1199_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1200_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1200_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1201_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1201_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1202_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1202_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1203_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1203_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1204_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1204_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1205_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1205_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[515]~1724_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1206_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1206_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1207_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1207_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~1208_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~1208_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1210_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1210_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1210_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1210_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~1208_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~1208_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~1208_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1207_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1207_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1207_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1207_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1206_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1206_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1206_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1206_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1205_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1205_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1205_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1205_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1204_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1204_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1204_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1204_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1203_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1203_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1203_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1203_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1202_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1202_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1202_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1202_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1201_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1201_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1201_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1201_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1200_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1200_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1200_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1200_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1199_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1199_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1199_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1199_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1198_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1198_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1198_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1198_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1197_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1197_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1197_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1197_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1196_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1196_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1196_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1196_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1195_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1195_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1195_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1195_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1194_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1194_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1194_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1194_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1193_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1193_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1193_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1193_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1213_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1213_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1214_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1214_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[559]~1728_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1215_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1215_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1216_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1216_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1217_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1217_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1218_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1218_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1219_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1219_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1220_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1220_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1221_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1221_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1222_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1222_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1223_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1223_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1224_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1224_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1225_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1225_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[548]~1739_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1226_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1226_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1227_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1227_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[546]~2069_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1228_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1228_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[545]~1209_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1229_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1229_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1230_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1230_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1212_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1212_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1211_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1212_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1211_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1212_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1211_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1212_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1231_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1231_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1232_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & (\cont|clock2Hz|Add0~26_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Add0~26_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1232_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1233_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & (\cont|clock2Hz|Add0~26_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~26_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1233_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1232_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1233_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1232_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1232_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[576]~1233_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1230_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1231_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1230_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1231_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1230_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1231_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1230_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[577]~1231_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1229_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1229_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1229_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1228_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1228_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1228_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1228_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1227_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1227_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1227_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1227_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1226_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1226_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1226_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1226_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1225_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1225_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1225_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1225_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1224_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1224_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1224_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1224_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1223_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1223_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1223_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1223_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1222_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1222_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1222_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1222_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1221_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1221_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1221_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1221_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1220_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1220_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1220_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1220_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1219_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1219_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1219_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1219_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1218_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1218_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1218_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1218_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1217_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1217_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1217_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1217_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1216_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1216_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1216_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1216_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1215_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1215_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1215_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1215_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1214_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1214_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1214_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1214_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1213_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1213_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1213_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1213_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & (\cont|clock2Hz|Add0~26_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Add0~26_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1253_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1253_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1234_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1234_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1235_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1235_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[592]~1743_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1236_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1236_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1237_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1237_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1238_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1238_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1239_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1239_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1240_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1240_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1241_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1241_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1242_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1242_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1243_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1243_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1244_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1244_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1245_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1245_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1246_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1246_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[581]~1754_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1247_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1247_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1248_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1248_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[579]~1756_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1249_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1249_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1250_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1250_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~1251_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~1251_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1253_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1253_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1253_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1253_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~1251_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~1251_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~1251_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1250_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1250_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1250_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1250_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1249_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1249_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1249_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1249_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1248_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1248_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1248_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1248_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1247_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1247_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1247_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1247_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1246_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1246_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1246_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1246_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1245_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1245_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1245_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1245_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1244_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1244_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1244_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1244_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1243_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1243_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1243_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1243_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1242_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1242_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1242_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1242_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1241_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1241_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1241_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1241_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1240_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1240_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1240_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1240_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1239_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1239_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1239_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1239_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1238_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1238_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1238_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1238_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1237_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1237_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1237_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1237_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1236_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1236_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1236_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1236_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1235_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1235_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1235_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1235_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1234_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1234_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1234_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1234_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1256_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1256_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1257_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1257_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[625]~1760_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1258_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1258_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1259_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1259_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1260_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1260_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1261_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1261_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1262_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1262_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1263_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1263_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1264_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1264_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1265_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1265_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1266_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1266_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1267_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1267_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1268_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1268_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[614]~1771_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1269_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1269_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1270_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1270_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[612]~1773_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1271_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1271_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1272_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1272_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[610]~2070_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1273_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1273_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[609]~1252_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1274_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1274_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1275_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1275_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1255_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1255_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1254_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1255_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1254_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1255_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1254_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1255_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1276_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1276_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1277_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & (\cont|clock2Hz|Add0~22_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1277_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1278_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & (\cont|clock2Hz|Add0~22_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~22_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1278_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1277_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1278_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1277_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1277_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[640]~1278_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1275_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1276_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1275_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1276_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1275_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1276_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1275_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[641]~1276_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1274_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1274_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1274_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1273_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1273_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1273_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1273_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1272_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1272_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1272_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1272_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1271_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1271_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1271_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1271_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1270_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1270_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1270_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1270_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1269_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1269_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1269_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1269_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1268_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1268_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1268_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1268_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1267_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1267_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1267_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1267_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1266_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1266_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1266_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1266_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1265_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1265_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1265_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1265_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1264_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1264_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1264_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1264_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1263_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1263_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1263_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1263_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1262_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1262_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1262_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1262_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1261_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1261_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1261_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1261_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1260_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1260_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1260_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1260_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1259_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1259_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1259_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1259_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1258_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1258_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1258_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1258_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1257_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1257_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1257_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1257_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1256_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1256_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1256_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1256_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & (\cont|clock2Hz|Add0~22_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1301_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1301_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1279_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1279_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1280_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1280_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[658]~1777_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1281_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1281_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1282_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1282_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1283_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1283_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1284_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1284_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1285_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1285_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1286_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1286_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1287_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1287_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1288_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1288_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1289_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1289_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1290_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1290_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1291_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1291_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[647]~1788_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1292_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1292_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1293_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1293_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[645]~1790_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1294_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1294_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1295_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1295_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[643]~1792_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1296_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1296_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1297_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1297_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1299_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1299_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1301_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1301_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1301_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1301_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1299_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1299_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1299_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1297_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1297_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1297_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1297_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1296_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1296_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1296_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1296_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1295_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1295_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1295_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1295_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1294_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1294_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1294_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1294_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1293_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1293_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1293_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1293_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1292_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1292_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1292_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1292_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1291_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1291_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1291_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1291_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1290_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1290_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1290_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1290_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1289_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1289_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1289_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1289_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1288_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1288_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1288_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1288_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1287_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1287_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1287_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1287_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1286_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1286_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1286_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1286_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1285_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1285_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1285_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1285_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1284_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1284_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1284_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1284_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1283_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1283_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1283_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1283_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1282_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1282_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1282_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1282_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1281_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1281_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1281_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1281_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1280_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1280_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1280_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1280_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1279_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1279_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1279_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1279_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1304_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1304_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1305_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1305_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[691]~1796_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1306_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1306_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1307_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1307_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1308_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1308_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1309_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1309_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1310_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1310_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1311_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1311_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1312_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1312_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1313_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1313_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1314_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1314_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1315_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1315_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1316_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1316_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[680]~1807_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1317_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1317_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1318_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1318_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[678]~1809_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1319_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1319_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1320_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1320_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[676]~1811_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1321_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1321_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1322_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1322_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[674]~1298_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1323_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1323_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[673]~1300_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1324_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1324_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1325_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1325_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1303_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1303_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1302_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1303_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1302_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1303_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1302_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1303_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1326_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1326_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1327_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & (\cont|clock2Hz|Add0~18_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1327_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1328_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & (\cont|clock2Hz|Add0~18_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~18_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1328_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1327_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1328_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1327_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1328_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1327_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[704]~1328_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1325_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1326_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1325_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1326_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1325_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1326_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1325_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[705]~1326_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1324_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1324_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1324_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1323_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1323_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1323_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1323_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1322_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1322_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1322_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1322_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1321_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1321_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1321_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1321_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1320_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1320_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1320_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1320_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1319_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1319_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1319_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1319_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1318_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1318_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1318_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1318_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1317_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1317_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1317_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1317_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1316_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1316_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1316_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1316_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1315_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1315_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1315_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1315_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1314_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1314_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1314_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1314_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1313_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1313_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1313_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1313_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1312_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1312_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1312_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1312_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1311_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1311_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1311_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1311_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1310_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1310_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1310_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1310_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1309_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1309_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1309_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1309_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1308_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1308_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1308_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1308_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1307_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1307_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1307_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1307_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1306_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1306_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1306_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1306_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1305_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1305_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1305_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1305_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1304_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1304_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1304_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1304_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & (\cont|clock2Hz|Add0~18_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1352_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1352_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1329_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1329_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1330_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1330_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[724]~1815_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1331_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1331_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1332_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1332_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1333_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1333_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1334_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1334_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1335_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1335_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1336_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1336_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1337_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1337_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1338_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1338_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1339_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1339_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1340_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1340_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1341_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1341_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[713]~1826_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1342_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1342_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1343_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1343_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[711]~1828_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1344_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1344_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1345_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1345_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[709]~1830_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1346_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1346_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1347_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1347_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[707]~1832_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1348_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1348_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1349_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1349_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~1350_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~1350_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1352_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1352_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1352_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1352_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~1350_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~1350_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~1350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~1350_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1349_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1349_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1349_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1349_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1348_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1348_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1348_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1348_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1347_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1347_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1347_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1347_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1346_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1346_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1346_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1346_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1345_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1345_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1345_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1345_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1344_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1344_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1344_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1344_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1343_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1343_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1343_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1343_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1342_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1342_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1342_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1342_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1341_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1341_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1341_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1341_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1340_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1340_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1340_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1340_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1339_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1339_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1339_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1339_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1338_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1338_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1338_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1338_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1337_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1337_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1337_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1337_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1336_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1336_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1336_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1336_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1335_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1335_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1335_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1335_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1334_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1334_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1334_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1334_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1333_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1333_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1333_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1333_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1332_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1332_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1332_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1332_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1331_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1331_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1331_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1331_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1330_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1330_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1330_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1330_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1329_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1329_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1329_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1329_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1355_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1355_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1356_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1356_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[757]~1836_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1357_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1357_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1358_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1358_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1359_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1359_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1360_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1360_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1361_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1361_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1362_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1362_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1363_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1363_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1364_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1364_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1365_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1365_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1366_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1366_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1367_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1367_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[746]~1847_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1368_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1368_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1369_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1369_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[744]~1849_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1370_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1370_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1371_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1371_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[742]~1851_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1372_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1372_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1373_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1373_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[740]~1853_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1374_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1374_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1375_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1375_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[738]~2071_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1376_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1376_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[737]~1351_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1377_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1377_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1378_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1378_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1354_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1354_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1353_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1354_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1353_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1353_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1354_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1379_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1379_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1380_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & (\cont|clock2Hz|Add0~14_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1380_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1381_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & (\cont|clock2Hz|Add0~14_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~14_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1381_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1380_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1381_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1380_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1381_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1380_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[768]~1381_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1378_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1379_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1378_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1379_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1378_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1379_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1378_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[769]~1379_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1377_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1377_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1377_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1376_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1376_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1376_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1376_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1375_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1375_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1375_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1375_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1374_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1374_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1374_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1374_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1373_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1373_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1373_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1373_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1372_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1372_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1372_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1372_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1371_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1371_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1371_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1371_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1370_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1370_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1370_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1370_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1369_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1369_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1369_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1369_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1368_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1368_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1368_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1368_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1367_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1367_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1367_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1367_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1366_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1366_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1366_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1366_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1365_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1365_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1365_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1365_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1364_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1364_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1364_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1364_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1363_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1363_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1363_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1363_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1362_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1362_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1362_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1362_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1361_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1361_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1361_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1361_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1360_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1360_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1360_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1360_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1359_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1359_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1359_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1359_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1358_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1358_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1358_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1358_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1357_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1357_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1357_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1357_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1356_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1356_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1356_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1356_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1355_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~47\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1355_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1355_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1355_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & (\cont|clock2Hz|Add0~14_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1407_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1407_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1382_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1382_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1383_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1383_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[790]~1857_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1384_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1384_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1385_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1385_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1386_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1386_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1387_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1387_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1388_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1388_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1389_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1389_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1390_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1390_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1391_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1391_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1392_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1392_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1393_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1393_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1394_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1394_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[779]~1868_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1395_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1395_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1396_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1396_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[777]~1870_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1397_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1397_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1398_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1398_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[775]~1872_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1399_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1399_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1400_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1400_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[773]~1874_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1401_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1401_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1402_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1402_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[771]~1876_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1403_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1403_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1404_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1404_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~1405_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~1405_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1407_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1407_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1407_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1407_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~1405_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~1405_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~1405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~1405_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1404_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1404_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1404_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1404_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1403_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1403_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1403_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1403_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1402_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1402_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1402_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1402_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1401_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1401_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1401_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1401_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1400_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1400_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1400_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1400_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1399_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1399_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1399_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1399_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1398_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1398_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1398_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1398_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1397_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1397_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1397_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1397_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1396_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1396_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1396_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1396_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1395_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1395_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1395_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1395_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1394_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1394_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1394_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1394_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1393_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1393_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1393_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1393_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1392_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1392_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1392_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1392_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1391_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1391_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1391_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1391_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1390_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1390_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1390_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1390_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1389_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1389_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1389_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1389_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1388_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1388_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1388_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1388_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1387_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1387_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1387_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1387_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1386_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1386_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1386_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1386_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1385_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1385_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1385_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1385_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1384_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1384_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1384_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1384_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1383_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~47\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1383_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1383_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1383_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~49\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1382_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~49\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1382_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~51\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1382_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1382_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~51\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1410_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1410_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1411_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1411_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[823]~1880_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1412_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1412_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1413_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1413_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1414_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1414_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1415_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1415_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1416_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1416_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1417_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1417_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1418_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1418_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1419_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1419_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1420_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1420_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1421_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1421_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1422_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1422_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[812]~1891_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1423_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1423_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1424_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1424_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[810]~1893_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1425_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1425_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1426_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1426_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[808]~1895_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1427_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1427_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1428_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1428_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[806]~1897_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1429_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1429_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1430_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1430_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[804]~1899_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1431_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1431_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1432_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1432_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[802]~2072_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1433_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1433_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[801]~1406_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1434_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1434_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1435_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1435_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1409_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1409_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1408_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1409_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1408_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1409_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1408_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1409_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1436_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1436_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1437_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & (\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1437_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1438_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & (\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~10_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1438_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1437_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1438_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1437_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1437_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[832]~1438_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1435_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1436_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1435_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1436_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1435_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1436_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1435_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[833]~1436_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1434_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1434_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1434_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1433_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1433_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1433_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1433_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1432_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1432_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1432_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1432_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1431_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1431_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1431_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1431_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1430_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1430_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1430_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1430_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1429_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1429_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1429_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1429_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1428_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1428_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1428_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1428_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1427_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1427_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1427_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1427_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1426_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1426_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1426_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1426_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1425_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1425_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1425_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1425_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1424_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1424_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1424_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1424_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1423_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1423_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1423_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1423_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1422_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1422_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1422_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1422_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1421_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1421_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1421_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1421_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1420_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1420_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1420_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1420_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1419_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1419_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1419_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1419_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1418_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1418_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1418_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1418_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1417_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1417_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1417_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1417_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1416_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1416_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1416_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1416_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1415_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1415_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1415_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1415_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1414_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1414_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1414_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1414_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1413_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1413_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1413_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1413_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1412_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~47\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1412_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1412_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1412_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~49\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1411_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~49\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1411_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~51\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1411_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1411_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~51\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~51\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1410_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~51\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1410_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~53\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1410_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1410_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~53\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~53\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & (\cont|clock2Hz|Add0~10_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1466_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1466_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1439_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1439_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1440_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1440_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[856]~1903_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1441_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1441_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1442_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1442_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1443_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1443_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1444_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1444_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1445_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1445_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1446_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1446_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1447_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1447_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1448_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1448_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1449_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1449_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1450_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1450_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1451_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1451_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[845]~1914_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1452_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1452_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1453_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1453_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[843]~1916_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1454_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1454_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1455_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1455_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[841]~1918_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1456_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1456_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1457_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1457_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[839]~1920_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1458_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1458_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1459_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1459_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[837]~1922_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1460_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1460_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1461_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1461_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[835]~1924_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1462_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1462_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1463_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1463_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~1464_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~1464_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1466_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1466_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1466_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1466_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~1464_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~1464_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~1464_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1463_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1463_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1463_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1463_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1462_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1462_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1462_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1462_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1461_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1461_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1461_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1461_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1460_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1460_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1460_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1460_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1459_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1459_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1459_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1459_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1458_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1458_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1458_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1458_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1457_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1457_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1457_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1457_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1456_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1456_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1456_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1456_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1455_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1455_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1455_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1455_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1454_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1454_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1454_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1454_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1453_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1453_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1453_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1453_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1452_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1452_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1452_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1452_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1451_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1451_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1451_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1451_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1450_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1450_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1450_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1450_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1449_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1449_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1449_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1449_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1448_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1448_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1448_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1448_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1447_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1447_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1447_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1447_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1446_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1446_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1446_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1446_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1445_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1445_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1445_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1445_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1444_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1444_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1444_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1444_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1443_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1443_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1443_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1443_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1442_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~47\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1442_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1442_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1442_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~49\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1441_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~49\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1441_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~51\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1441_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1441_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~51\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~51\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1440_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~51\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1440_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~53\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1440_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1440_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~53\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~53\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1439_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~53\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1439_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~55\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1439_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1439_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~53\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~55\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~55\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1469_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1469_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~50_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1470_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1470_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[889]~1928_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1471_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1471_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1472_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1472_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1473_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1473_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1474_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1474_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1475_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1475_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1476_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1476_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1477_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1477_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1478_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1478_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1479_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1479_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1480_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1480_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1481_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1481_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[878]~1939_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1482_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1482_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1483_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1483_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[876]~1941_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1484_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1484_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1485_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1485_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[874]~1943_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1486_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1486_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1487_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1487_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[872]~1945_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1488_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1488_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1489_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1489_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[870]~1947_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1490_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1490_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1491_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1491_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[868]~1949_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1492_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1492_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1493_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1493_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[866]~2073_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1494_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1494_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[865]~1465_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1495_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1495_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1496_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1496_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1468_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1468_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1467_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1468_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1467_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1468_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1467_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1468_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1497_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1497_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1498_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & (\cont|clock2Hz|Add0~6_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1498_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1499_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & (\cont|clock2Hz|Add0~6_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~6_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1499_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1498_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1499_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1498_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1498_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[896]~1499_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1496_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1497_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1496_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1497_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1496_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1497_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1496_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[897]~1497_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1495_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1495_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1495_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1495_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1494_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1494_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1494_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1494_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1493_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1493_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1493_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1493_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1492_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1492_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1492_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1492_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1491_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1491_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1491_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1491_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1490_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1490_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1490_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1490_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1489_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1489_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1489_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1489_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1488_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1488_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1488_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1488_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1487_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1487_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1487_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1487_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1486_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1486_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1486_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1486_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1485_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1485_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1485_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1485_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1484_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1484_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1484_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1484_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1483_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1483_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1483_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1483_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1482_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1482_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1482_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1482_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1481_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1481_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1481_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1481_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1480_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1480_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1480_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1480_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1479_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1479_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1479_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1479_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1478_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1478_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1478_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1478_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1477_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1477_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1477_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1477_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1476_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1476_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1476_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1476_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1475_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1475_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1475_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1475_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1474_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1474_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1474_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1474_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1473_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~47\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1473_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1473_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1473_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~49\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1472_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~49\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1472_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~51\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1472_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1472_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~51\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~51\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1471_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~51\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1471_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~53\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1471_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1471_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~53\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~53\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1470_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~53\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1470_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~55\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1470_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1470_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~53\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~55\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~55\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1469_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~55\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1469_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~57\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1469_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1469_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~55\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~57\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1500_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1500_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1501_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1501_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[922]~1953_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1502_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1502_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1503_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1503_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1504_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1504_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1505_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1505_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1506_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1506_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1507_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1507_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1508_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1508_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1509_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1509_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1510_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1510_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1511_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1511_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1512_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1512_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[911]~1964_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1513_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1513_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1514_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1514_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[909]~1966_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1515_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1515_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1516_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1516_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[907]~1968_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1517_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1517_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1518_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1518_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[905]~1970_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1519_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1519_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1520_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1520_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[903]~1972_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1521_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1521_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~1522_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~1522_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[901]~1974_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~1523_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~1523_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~1524_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~1524_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[899]~1976_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~1525_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~1525_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~1526_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~1526_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~1527_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~1527_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1529_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1529_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & (\cont|clock2Hz|Add0~2_combout\ $ (((\cont|clock2Hz|Add0~0_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datab => \cont|clock2Hz|Add0~2_combout\,
	datac => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1563_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & (\cont|clock2Hz|Add0~2_combout\ $ (((\cont|clock2Hz|Add0~0_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datab => \cont|clock2Hz|Add0~2_combout\,
	datac => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1563_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1564_combout\ = (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & (\cont|clock2Hz|Add0~2_combout\ $ (((\cont|clock2Hz|Add0~0_combout\ & 
-- \cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~2_combout\,
	datab => \cont|clock2Hz|Add0~0_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1564_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1563_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1564_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1563_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1564_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1563_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[960]~1564_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1596_combout\ = (\cont|clock2Hz|Add0~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1596_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1595_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1596_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1595_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1596_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1595_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1596_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[1]~28_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1593_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[993]~1594_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[1]~28_combout\);

\cont|clock2Hz|cont~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~32_combout\ = \cont|clock2Hz|Add0~0_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|cont~32_combout\);

\cont|clock2Hz|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~0_combout\ = (\cont|clock2Hz|cont~32_combout\ & (\cont|clock2Hz|Add0~62_combout\ $ (VCC))) # (!\cont|clock2Hz|cont~32_combout\ & (\cont|clock2Hz|Add0~62_combout\ & VCC))
-- \cont|clock2Hz|Add1~1\ = CARRY((\cont|clock2Hz|cont~32_combout\ & \cont|clock2Hz|Add0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont~32_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Add1~0_combout\,
	cout => \cont|clock2Hz|Add1~1\);

\cont|clock2Hz|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~2_combout\ = (\cont|clock2Hz|Add1~1\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~2_combout\)))) # (!\cont|clock2Hz|Add1~1\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~2_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~3\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~2_combout\)) # (!\cont|clock2Hz|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~2_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~1\,
	combout => \cont|clock2Hz|Add1~2_combout\,
	cout => \cont|clock2Hz|Add1~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1531_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1531_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1530_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1531_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1530_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1531_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1530_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1531_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1561_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1561_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1562_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1562_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1561_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1562_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1561_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1562_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1561_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1562_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1561_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[961]~1562_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[2]~27_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~2075_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[994]~1592_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[2]~27_combout\);

\cont|clock2Hz|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~0_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[1]~28_combout\ & (\cont|clock2Hz|cont~33_combout\ $ (VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[1]~28_combout\ & (\cont|clock2Hz|cont~33_combout\ & 
-- VCC))
-- \cont|clock2Hz|Add2~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[1]~28_combout\ & \cont|clock2Hz|cont~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[1]~28_combout\,
	datab => \cont|clock2Hz|cont~33_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Add2~0_combout\,
	cout => \cont|clock2Hz|Add2~1\);

\cont|clock2Hz|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[2]~27_combout\ & (!\cont|clock2Hz|Add2~1\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[2]~27_combout\ & ((\cont|clock2Hz|Add2~1\) # (GND)))
-- \cont|clock2Hz|Add2~3\ = CARRY((!\cont|clock2Hz|Add2~1\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[2]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[2]~27_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~1\,
	combout => \cont|clock2Hz|Add2~2_combout\,
	cout => \cont|clock2Hz|Add2~3\);

\cont|clock2Hz|cont~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~38_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~2_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~2_combout\,
	datab => \cont|clock2Hz|Add0~4_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont~38_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~1527_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~1527_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~1527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~1527_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[930]~2074_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~1559_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~1559_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~1560_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~1560_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~1560_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~1560_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~1560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~1560_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~1559_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~1559_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~1559_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~2032_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[963]~1559_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[4]~25_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~2059_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[996]~1590_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[4]~25_combout\);

\cont|clock2Hz|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~4_combout\ = ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[3]~26_combout\ $ (\cont|clock2Hz|cont~33_combout\ $ (!\cont|clock2Hz|Add2~3\)))) # (GND)
-- \cont|clock2Hz|Add2~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[3]~26_combout\ & ((\cont|clock2Hz|cont~33_combout\) # (!\cont|clock2Hz|Add2~3\))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[3]~26_combout\ & 
-- (\cont|clock2Hz|cont~33_combout\ & !\cont|clock2Hz|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[3]~26_combout\,
	datab => \cont|clock2Hz|cont~33_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~3\,
	combout => \cont|clock2Hz|Add2~4_combout\,
	cout => \cont|clock2Hz|Add2~5\);

\cont|clock2Hz|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[4]~25_combout\ & (!\cont|clock2Hz|Add2~5\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[4]~25_combout\ & ((\cont|clock2Hz|Add2~5\) # (GND)))
-- \cont|clock2Hz|Add2~7\ = CARRY((!\cont|clock2Hz|Add2~5\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[4]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[4]~25_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~5\,
	combout => \cont|clock2Hz|Add2~6_combout\,
	cout => \cont|clock2Hz|Add2~7\);

\cont|clock2Hz|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~0_combout\ = \cont|clock2Hz|cont\(0) $ (VCC)
-- \cont|clock2Hz|Add0~1\ = CARRY(\cont|clock2Hz|cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(0),
	datad => VCC,
	combout => \cont|clock2Hz|Add0~0_combout\,
	cout => \cont|clock2Hz|Add0~1\);

\cont|clock2Hz|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~2_combout\ = (\cont|clock2Hz|cont\(1) & (!\cont|clock2Hz|Add0~1\)) # (!\cont|clock2Hz|cont\(1) & ((\cont|clock2Hz|Add0~1\) # (GND)))
-- \cont|clock2Hz|Add0~3\ = CARRY((!\cont|clock2Hz|Add0~1\) # (!\cont|clock2Hz|cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(1),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~1\,
	combout => \cont|clock2Hz|Add0~2_combout\,
	cout => \cont|clock2Hz|Add0~3\);

\cont|clock2Hz|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~4_combout\ = (\cont|clock2Hz|cont\(2) & (\cont|clock2Hz|Add0~3\ $ (GND))) # (!\cont|clock2Hz|cont\(2) & (!\cont|clock2Hz|Add0~3\ & VCC))
-- \cont|clock2Hz|Add0~5\ = CARRY((\cont|clock2Hz|cont\(2) & !\cont|clock2Hz|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(2),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~3\,
	combout => \cont|clock2Hz|Add0~4_combout\,
	cout => \cont|clock2Hz|Add0~5\);

\cont|clock2Hz|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~6_combout\ = (\cont|clock2Hz|cont\(3) & (!\cont|clock2Hz|Add0~5\)) # (!\cont|clock2Hz|cont\(3) & ((\cont|clock2Hz|Add0~5\) # (GND)))
-- \cont|clock2Hz|Add0~7\ = CARRY((!\cont|clock2Hz|Add0~5\) # (!\cont|clock2Hz|cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(3),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~5\,
	combout => \cont|clock2Hz|Add0~6_combout\,
	cout => \cont|clock2Hz|Add0~7\);

\cont|clock2Hz|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~8_combout\ = (\cont|clock2Hz|cont\(4) & (\cont|clock2Hz|Add0~7\ $ (GND))) # (!\cont|clock2Hz|cont\(4) & (!\cont|clock2Hz|Add0~7\ & VCC))
-- \cont|clock2Hz|Add0~9\ = CARRY((\cont|clock2Hz|cont\(4) & !\cont|clock2Hz|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(4),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~7\,
	combout => \cont|clock2Hz|Add0~8_combout\,
	cout => \cont|clock2Hz|Add0~9\);

\cont|clock2Hz|cont[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[4]~1_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~6_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~6_combout\,
	datab => \cont|clock2Hz|Add0~8_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[4]~1_combout\);

\cont|clock2Hz|cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[4]~1_combout\,
	asdata => \cont|clock2Hz|cont\(4),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(4));

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~1525_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~1525_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~1525_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~1525_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[932]~2003_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~1557_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~1557_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~1558_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~1558_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~1558_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~1558_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~1558_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~1558_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~1557_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~1557_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~1557_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~2030_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[965]~1557_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~23_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~2057_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[998]~1588_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~23_combout\);

\cont|clock2Hz|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[5]~24_combout\ & (\cont|clock2Hz|Add2~7\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[5]~24_combout\ & (!\cont|clock2Hz|Add2~7\ & VCC))
-- \cont|clock2Hz|Add2~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[5]~24_combout\ & !\cont|clock2Hz|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[5]~24_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~7\,
	combout => \cont|clock2Hz|Add2~8_combout\,
	cout => \cont|clock2Hz|Add2~9\);

\cont|clock2Hz|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~23_combout\ & (!\cont|clock2Hz|Add2~9\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~23_combout\ & ((\cont|clock2Hz|Add2~9\) # (GND)))
-- \cont|clock2Hz|Add2~11\ = CARRY((!\cont|clock2Hz|Add2~9\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[6]~23_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~9\,
	combout => \cont|clock2Hz|Add2~10_combout\,
	cout => \cont|clock2Hz|Add2~11\);

\cont|clock2Hz|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~10_combout\ = (\cont|clock2Hz|cont\(5) & (!\cont|clock2Hz|Add0~9\)) # (!\cont|clock2Hz|cont\(5) & ((\cont|clock2Hz|Add0~9\) # (GND)))
-- \cont|clock2Hz|Add0~11\ = CARRY((!\cont|clock2Hz|Add0~9\) # (!\cont|clock2Hz|cont\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(5),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~9\,
	combout => \cont|clock2Hz|Add0~10_combout\,
	cout => \cont|clock2Hz|Add0~11\);

\cont|clock2Hz|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~12_combout\ = (\cont|clock2Hz|cont\(6) & (\cont|clock2Hz|Add0~11\ $ (GND))) # (!\cont|clock2Hz|cont\(6) & (!\cont|clock2Hz|Add0~11\ & VCC))
-- \cont|clock2Hz|Add0~13\ = CARRY((\cont|clock2Hz|cont\(6) & !\cont|clock2Hz|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(6),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~11\,
	combout => \cont|clock2Hz|Add0~12_combout\,
	cout => \cont|clock2Hz|Add0~13\);

\cont|clock2Hz|cont[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[6]~3_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~10_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~10_combout\,
	datab => \cont|clock2Hz|Add0~12_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[6]~3_combout\);

\cont|clock2Hz|cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[6]~3_combout\,
	asdata => \cont|clock2Hz|cont\(6),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(6));

\cont|clock2Hz|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~0_combout\ = (!\cont|clock2Hz|cont\(4) & (!\cont|clock2Hz|cont\(5) & (!\cont|clock2Hz|cont\(6) & !\cont|clock2Hz|cont\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(4),
	datab => \cont|clock2Hz|cont\(5),
	datac => \cont|clock2Hz|cont\(6),
	datad => \cont|clock2Hz|cont\(7),
	combout => \cont|clock2Hz|LessThan1~0_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~1523_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~1523_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~1523_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~1523_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[934]~2001_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~1555_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~1555_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~1556_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~1556_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~1556_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~1556_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~1556_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~1556_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~1555_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~1555_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~1555_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~2028_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[967]~1555_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~2055_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1000]~1586_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\);

\cont|clock2Hz|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ & (\cont|clock2Hz|Add2~11\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ & (!\cont|clock2Hz|Add2~11\ & VCC))
-- \cont|clock2Hz|Add2~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ & !\cont|clock2Hz|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~11\,
	combout => \cont|clock2Hz|Add2~12_combout\,
	cout => \cont|clock2Hz|Add2~13\);

\cont|clock2Hz|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\ & (!\cont|clock2Hz|Add2~13\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\ & ((\cont|clock2Hz|Add2~13\) # (GND)))
-- \cont|clock2Hz|Add2~15\ = CARRY((!\cont|clock2Hz|Add2~13\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[8]~21_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~13\,
	combout => \cont|clock2Hz|Add2~14_combout\,
	cout => \cont|clock2Hz|Add2~15\);

\cont|clock2Hz|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~14_combout\ = (\cont|clock2Hz|cont\(7) & (!\cont|clock2Hz|Add0~13\)) # (!\cont|clock2Hz|cont\(7) & ((\cont|clock2Hz|Add0~13\) # (GND)))
-- \cont|clock2Hz|Add0~15\ = CARRY((!\cont|clock2Hz|Add0~13\) # (!\cont|clock2Hz|cont\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(7),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~13\,
	combout => \cont|clock2Hz|Add0~14_combout\,
	cout => \cont|clock2Hz|Add0~15\);

\cont|clock2Hz|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~16_combout\ = (\cont|clock2Hz|cont\(8) & (\cont|clock2Hz|Add0~15\ $ (GND))) # (!\cont|clock2Hz|cont\(8) & (!\cont|clock2Hz|Add0~15\ & VCC))
-- \cont|clock2Hz|Add0~17\ = CARRY((\cont|clock2Hz|cont\(8) & !\cont|clock2Hz|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(8),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~15\,
	combout => \cont|clock2Hz|Add0~16_combout\,
	cout => \cont|clock2Hz|Add0~17\);

\cont|clock2Hz|cont[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[8]~5_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~14_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~14_combout\,
	datab => \cont|clock2Hz|Add0~16_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[8]~5_combout\);

\cont|clock2Hz|cont[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[8]~5_combout\,
	asdata => \cont|clock2Hz|cont\(8),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(8));

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1521_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1521_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1521_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1521_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[936]~1999_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~1553_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~1553_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~1554_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~1554_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~1554_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~1554_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~1554_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~1554_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~1553_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~1553_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~1553_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~2026_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[969]~1553_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~2053_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1002]~1584_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\);

\cont|clock2Hz|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ & (\cont|clock2Hz|Add2~15\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ & (!\cont|clock2Hz|Add2~15\ & VCC))
-- \cont|clock2Hz|Add2~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ & !\cont|clock2Hz|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~15\,
	combout => \cont|clock2Hz|Add2~16_combout\,
	cout => \cont|clock2Hz|Add2~17\);

\cont|clock2Hz|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\ & (!\cont|clock2Hz|Add2~17\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\ & ((\cont|clock2Hz|Add2~17\) # (GND)))
-- \cont|clock2Hz|Add2~19\ = CARRY((!\cont|clock2Hz|Add2~17\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[10]~19_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~17\,
	combout => \cont|clock2Hz|Add2~18_combout\,
	cout => \cont|clock2Hz|Add2~19\);

\cont|clock2Hz|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~18_combout\ = (\cont|clock2Hz|cont\(9) & (!\cont|clock2Hz|Add0~17\)) # (!\cont|clock2Hz|cont\(9) & ((\cont|clock2Hz|Add0~17\) # (GND)))
-- \cont|clock2Hz|Add0~19\ = CARRY((!\cont|clock2Hz|Add0~17\) # (!\cont|clock2Hz|cont\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(9),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~17\,
	combout => \cont|clock2Hz|Add0~18_combout\,
	cout => \cont|clock2Hz|Add0~19\);

\cont|clock2Hz|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~20_combout\ = (\cont|clock2Hz|cont\(10) & (\cont|clock2Hz|Add0~19\ $ (GND))) # (!\cont|clock2Hz|cont\(10) & (!\cont|clock2Hz|Add0~19\ & VCC))
-- \cont|clock2Hz|Add0~21\ = CARRY((\cont|clock2Hz|cont\(10) & !\cont|clock2Hz|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(10),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~19\,
	combout => \cont|clock2Hz|Add0~20_combout\,
	cout => \cont|clock2Hz|Add0~21\);

\cont|clock2Hz|cont[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[10]~7_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~18_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~18_combout\,
	datab => \cont|clock2Hz|Add0~20_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[10]~7_combout\);

\cont|clock2Hz|cont[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[10]~7_combout\,
	asdata => \cont|clock2Hz|cont\(10),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(10));

\cont|clock2Hz|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~1_combout\ = (!\cont|clock2Hz|cont\(8) & (!\cont|clock2Hz|cont\(9) & (!\cont|clock2Hz|cont\(10) & !\cont|clock2Hz|cont\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(8),
	datab => \cont|clock2Hz|cont\(9),
	datac => \cont|clock2Hz|cont\(10),
	datad => \cont|clock2Hz|cont\(11),
	combout => \cont|clock2Hz|LessThan1~1_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1519_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1519_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1519_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1519_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[938]~1997_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~1551_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~1551_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~1552_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~1552_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~1552_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~1552_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~1552_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~1552_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~1551_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~1551_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~1551_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~2024_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[971]~1551_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~2051_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1004]~1582_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\);

\cont|clock2Hz|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ & (\cont|clock2Hz|Add2~19\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ & (!\cont|clock2Hz|Add2~19\ & VCC))
-- \cont|clock2Hz|Add2~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ & !\cont|clock2Hz|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~19\,
	combout => \cont|clock2Hz|Add2~20_combout\,
	cout => \cont|clock2Hz|Add2~21\);

\cont|clock2Hz|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ & (!\cont|clock2Hz|Add2~21\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\ & ((\cont|clock2Hz|Add2~21\) # (GND)))
-- \cont|clock2Hz|Add2~23\ = CARRY((!\cont|clock2Hz|Add2~21\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[12]~17_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~21\,
	combout => \cont|clock2Hz|Add2~22_combout\,
	cout => \cont|clock2Hz|Add2~23\);

\cont|clock2Hz|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~22_combout\ = (\cont|clock2Hz|cont\(11) & (!\cont|clock2Hz|Add0~21\)) # (!\cont|clock2Hz|cont\(11) & ((\cont|clock2Hz|Add0~21\) # (GND)))
-- \cont|clock2Hz|Add0~23\ = CARRY((!\cont|clock2Hz|Add0~21\) # (!\cont|clock2Hz|cont\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(11),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~21\,
	combout => \cont|clock2Hz|Add0~22_combout\,
	cout => \cont|clock2Hz|Add0~23\);

\cont|clock2Hz|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~24_combout\ = (\cont|clock2Hz|cont\(12) & (\cont|clock2Hz|Add0~23\ $ (GND))) # (!\cont|clock2Hz|cont\(12) & (!\cont|clock2Hz|Add0~23\ & VCC))
-- \cont|clock2Hz|Add0~25\ = CARRY((\cont|clock2Hz|cont\(12) & !\cont|clock2Hz|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(12),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~23\,
	combout => \cont|clock2Hz|Add0~24_combout\,
	cout => \cont|clock2Hz|Add0~25\);

\cont|clock2Hz|cont[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[12]~9_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~22_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~22_combout\,
	datab => \cont|clock2Hz|Add0~24_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[12]~9_combout\);

\cont|clock2Hz|cont[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[12]~9_combout\,
	asdata => \cont|clock2Hz|cont\(12),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(12));

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1517_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1517_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1517_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1517_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[940]~1995_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~1549_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~1549_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~1550_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~1550_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~1550_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~1550_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~1550_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~1550_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~1549_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~1549_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~1549_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~2022_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[973]~1549_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~2049_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1006]~1580_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\);

\cont|clock2Hz|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ & (\cont|clock2Hz|Add2~23\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ & (!\cont|clock2Hz|Add2~23\ & VCC))
-- \cont|clock2Hz|Add2~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ & !\cont|clock2Hz|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~23\,
	combout => \cont|clock2Hz|Add2~24_combout\,
	cout => \cont|clock2Hz|Add2~25\);

\cont|clock2Hz|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ & (!\cont|clock2Hz|Add2~25\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\ & ((\cont|clock2Hz|Add2~25\) # (GND)))
-- \cont|clock2Hz|Add2~27\ = CARRY((!\cont|clock2Hz|Add2~25\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[14]~15_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~25\,
	combout => \cont|clock2Hz|Add2~26_combout\,
	cout => \cont|clock2Hz|Add2~27\);

\cont|clock2Hz|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~26_combout\ = (\cont|clock2Hz|cont\(13) & (!\cont|clock2Hz|Add0~25\)) # (!\cont|clock2Hz|cont\(13) & ((\cont|clock2Hz|Add0~25\) # (GND)))
-- \cont|clock2Hz|Add0~27\ = CARRY((!\cont|clock2Hz|Add0~25\) # (!\cont|clock2Hz|cont\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(13),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~25\,
	combout => \cont|clock2Hz|Add0~26_combout\,
	cout => \cont|clock2Hz|Add0~27\);

\cont|clock2Hz|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~28_combout\ = (\cont|clock2Hz|cont\(14) & (\cont|clock2Hz|Add0~27\ $ (GND))) # (!\cont|clock2Hz|cont\(14) & (!\cont|clock2Hz|Add0~27\ & VCC))
-- \cont|clock2Hz|Add0~29\ = CARRY((\cont|clock2Hz|cont\(14) & !\cont|clock2Hz|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(14),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~27\,
	combout => \cont|clock2Hz|Add0~28_combout\,
	cout => \cont|clock2Hz|Add0~29\);

\cont|clock2Hz|cont[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[14]~11_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~26_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~26_combout\,
	datab => \cont|clock2Hz|Add0~28_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[14]~11_combout\);

\cont|clock2Hz|cont[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[14]~11_combout\,
	asdata => \cont|clock2Hz|cont\(14),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(14));

\cont|clock2Hz|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~2_combout\ = (!\cont|clock2Hz|cont\(12) & (!\cont|clock2Hz|cont\(13) & (!\cont|clock2Hz|cont\(14) & !\cont|clock2Hz|cont\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(12),
	datab => \cont|clock2Hz|cont\(13),
	datac => \cont|clock2Hz|cont\(14),
	datad => \cont|clock2Hz|cont\(15),
	combout => \cont|clock2Hz|LessThan1~2_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1515_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1515_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1515_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1515_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[942]~1993_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~1547_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~1547_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~1548_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~1548_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~27\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~1548_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~27\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~1548_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~1548_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~1548_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~29\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~1547_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~1547_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~1547_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~2020_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[975]~1547_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~2047_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1008]~1578_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\);

\cont|clock2Hz|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~28_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ & (\cont|clock2Hz|Add2~27\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ & (!\cont|clock2Hz|Add2~27\ & VCC))
-- \cont|clock2Hz|Add2~29\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ & !\cont|clock2Hz|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~27\,
	combout => \cont|clock2Hz|Add2~28_combout\,
	cout => \cont|clock2Hz|Add2~29\);

\cont|clock2Hz|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\ & (!\cont|clock2Hz|Add2~29\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\ & ((\cont|clock2Hz|Add2~29\) # (GND)))
-- \cont|clock2Hz|Add2~31\ = CARRY((!\cont|clock2Hz|Add2~29\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[16]~13_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~29\,
	combout => \cont|clock2Hz|Add2~30_combout\,
	cout => \cont|clock2Hz|Add2~31\);

\cont|clock2Hz|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~30_combout\ = (\cont|clock2Hz|cont\(15) & (!\cont|clock2Hz|Add0~29\)) # (!\cont|clock2Hz|cont\(15) & ((\cont|clock2Hz|Add0~29\) # (GND)))
-- \cont|clock2Hz|Add0~31\ = CARRY((!\cont|clock2Hz|Add0~29\) # (!\cont|clock2Hz|cont\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(15),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~29\,
	combout => \cont|clock2Hz|Add0~30_combout\,
	cout => \cont|clock2Hz|Add0~31\);

\cont|clock2Hz|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~32_combout\ = (\cont|clock2Hz|cont\(16) & (\cont|clock2Hz|Add0~31\ $ (GND))) # (!\cont|clock2Hz|cont\(16) & (!\cont|clock2Hz|Add0~31\ & VCC))
-- \cont|clock2Hz|Add0~33\ = CARRY((\cont|clock2Hz|cont\(16) & !\cont|clock2Hz|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(16),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~31\,
	combout => \cont|clock2Hz|Add0~32_combout\,
	cout => \cont|clock2Hz|Add0~33\);

\cont|clock2Hz|cont[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[16]~13_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~30_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~30_combout\,
	datab => \cont|clock2Hz|Add0~32_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[16]~13_combout\);

\cont|clock2Hz|cont[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[16]~13_combout\,
	asdata => \cont|clock2Hz|cont\(16),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(16));

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1513_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1513_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1513_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1513_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[944]~1991_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~1545_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~1545_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~1546_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~1546_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~31\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~1546_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~31\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~1546_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~1546_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~1546_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~31\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~33\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~1545_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~1545_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~1545_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~2018_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[977]~1545_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~2045_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1010]~1576_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\);

\cont|clock2Hz|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~32_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ & (\cont|clock2Hz|Add2~31\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ & (!\cont|clock2Hz|Add2~31\ & VCC))
-- \cont|clock2Hz|Add2~33\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ & !\cont|clock2Hz|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~31\,
	combout => \cont|clock2Hz|Add2~32_combout\,
	cout => \cont|clock2Hz|Add2~33\);

\cont|clock2Hz|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\ & (!\cont|clock2Hz|Add2~33\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\ & ((\cont|clock2Hz|Add2~33\) # (GND)))
-- \cont|clock2Hz|Add2~35\ = CARRY((!\cont|clock2Hz|Add2~33\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[18]~11_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~33\,
	combout => \cont|clock2Hz|Add2~34_combout\,
	cout => \cont|clock2Hz|Add2~35\);

\cont|clock2Hz|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~34_combout\ = (\cont|clock2Hz|cont\(17) & (!\cont|clock2Hz|Add0~33\)) # (!\cont|clock2Hz|cont\(17) & ((\cont|clock2Hz|Add0~33\) # (GND)))
-- \cont|clock2Hz|Add0~35\ = CARRY((!\cont|clock2Hz|Add0~33\) # (!\cont|clock2Hz|cont\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(17),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~33\,
	combout => \cont|clock2Hz|Add0~34_combout\,
	cout => \cont|clock2Hz|Add0~35\);

\cont|clock2Hz|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~36_combout\ = (\cont|clock2Hz|cont\(18) & (\cont|clock2Hz|Add0~35\ $ (GND))) # (!\cont|clock2Hz|cont\(18) & (!\cont|clock2Hz|Add0~35\ & VCC))
-- \cont|clock2Hz|Add0~37\ = CARRY((\cont|clock2Hz|cont\(18) & !\cont|clock2Hz|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(18),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~35\,
	combout => \cont|clock2Hz|Add0~36_combout\,
	cout => \cont|clock2Hz|Add0~37\);

\cont|clock2Hz|cont[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[18]~15_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~34_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~34_combout\,
	datab => \cont|clock2Hz|Add0~36_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[18]~15_combout\);

\cont|clock2Hz|cont[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[18]~15_combout\,
	asdata => \cont|clock2Hz|cont\(18),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(18));

\cont|clock2Hz|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~3_combout\ = (!\cont|clock2Hz|cont\(16) & (!\cont|clock2Hz|cont\(17) & (!\cont|clock2Hz|cont\(18) & !\cont|clock2Hz|cont\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(16),
	datab => \cont|clock2Hz|cont\(17),
	datac => \cont|clock2Hz|cont\(18),
	datad => \cont|clock2Hz|cont\(19),
	combout => \cont|clock2Hz|LessThan1~3_combout\);

\cont|clock2Hz|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~4_combout\ = (\cont|clock2Hz|LessThan1~0_combout\ & (\cont|clock2Hz|LessThan1~1_combout\ & (\cont|clock2Hz|LessThan1~2_combout\ & \cont|clock2Hz|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~0_combout\,
	datab => \cont|clock2Hz|LessThan1~1_combout\,
	datac => \cont|clock2Hz|LessThan1~2_combout\,
	datad => \cont|clock2Hz|LessThan1~3_combout\,
	combout => \cont|clock2Hz|LessThan1~4_combout\);

\cont|clock2Hz|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~5_combout\ = (!\cont|clock2Hz|cont\(20) & (!\cont|clock2Hz|cont\(21) & (!\cont|clock2Hz|cont\(22) & !\cont|clock2Hz|cont\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(20),
	datab => \cont|clock2Hz|cont\(21),
	datac => \cont|clock2Hz|cont\(22),
	datad => \cont|clock2Hz|cont\(23),
	combout => \cont|clock2Hz|LessThan1~5_combout\);

\cont|clock2Hz|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~6_combout\ = (!\cont|clock2Hz|cont\(24) & (!\cont|clock2Hz|cont\(25) & (!\cont|clock2Hz|cont\(26) & !\cont|clock2Hz|cont\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(24),
	datab => \cont|clock2Hz|cont\(25),
	datac => \cont|clock2Hz|cont\(26),
	datad => \cont|clock2Hz|cont\(27),
	combout => \cont|clock2Hz|LessThan1~6_combout\);

\cont|clock2Hz|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~7_combout\ = (\cont|clock2Hz|LessThan1~4_combout\ & (\cont|clock2Hz|LessThan1~5_combout\ & (\cont|clock2Hz|LessThan1~6_combout\ & !\cont|clock2Hz|cont\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~4_combout\,
	datab => \cont|clock2Hz|LessThan1~5_combout\,
	datac => \cont|clock2Hz|LessThan1~6_combout\,
	datad => \cont|clock2Hz|cont\(28),
	combout => \cont|clock2Hz|LessThan1~7_combout\);

\cont|clock2Hz|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~8_combout\ = (!\cont|clock2Hz|cont\(3) & (((!\cont|clock2Hz|cont\(1) & !\cont|clock2Hz|cont\(0))) # (!\cont|clock2Hz|cont\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(1),
	datab => \cont|clock2Hz|cont\(0),
	datac => \cont|clock2Hz|cont\(2),
	datad => \cont|clock2Hz|cont\(3),
	combout => \cont|clock2Hz|LessThan1~8_combout\);

\cont|clock2Hz|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan2~0_combout\ = ((!\cont|clock2Hz|cont\(1) & !\cont|clock2Hz|cont\(2))) # (!\cont|clock2Hz|cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|clock2Hz|cont\(1),
	datac => \cont|clock2Hz|cont\(2),
	datad => \cont|clock2Hz|cont\(3),
	combout => \cont|clock2Hz|LessThan2~0_combout\);

\cont|clock2Hz|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan2~1_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & (\cont|clock2Hz|LessThan2~0_combout\ & (!\cont|clock2Hz|cont\(29) & !\cont|clock2Hz|cont\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|LessThan2~0_combout\,
	datac => \cont|clock2Hz|cont\(29),
	datad => \cont|clock2Hz|cont\(30),
	combout => \cont|clock2Hz|LessThan2~1_combout\);

\cont|clock2Hz|cont[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[5]~41_combout\ = (\cont|clock2Hz|saida~0_combout\ & (((\cont|clock2Hz|LessThan1~7_combout\ & \cont|clock2Hz|LessThan1~8_combout\)) # (!\cont|clock2Hz|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|LessThan1~8_combout\,
	datac => \cont|clock2Hz|saida~0_combout\,
	datad => \cont|clock2Hz|LessThan2~1_combout\,
	combout => \cont|clock2Hz|cont[5]~41_combout\);

\cont|clock2Hz|cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont~38_combout\,
	ena => \cont|clock2Hz|ALT_INV_cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(2));

\cont|clock2Hz|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~4_combout\ = (\cont|clock2Hz|Add1~3\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~4_combout\)))) # (!\cont|clock2Hz|Add1~3\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~4_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~5\ = CARRY((!\cont|clock2Hz|Add1~3\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~4_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~3\,
	combout => \cont|clock2Hz|Add1~4_combout\,
	cout => \cont|clock2Hz|Add1~5\);

\cont|clock2Hz|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~6_combout\ = (\cont|clock2Hz|Add1~5\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~6_combout\)))) # (!\cont|clock2Hz|Add1~5\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~6_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~7\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~6_combout\)) # (!\cont|clock2Hz|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~5\,
	combout => \cont|clock2Hz|Add1~6_combout\,
	cout => \cont|clock2Hz|Add1~7\);

\cont|clock2Hz|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~0_combout\ = (\cont|clock2Hz|Add1~2_combout\ & (\cont|clock2Hz|Add1~6_combout\ & (!\cont|clock2Hz|Add1~0_combout\ & !\cont|clock2Hz|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~2_combout\,
	datab => \cont|clock2Hz|Add1~6_combout\,
	datac => \cont|clock2Hz|Add1~0_combout\,
	datad => \cont|clock2Hz|Add1~4_combout\,
	combout => \cont|clock2Hz|Equal0~0_combout\);

\cont|clock2Hz|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~8_combout\ = (\cont|clock2Hz|Add1~7\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~8_combout\)))) # (!\cont|clock2Hz|Add1~7\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~8_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~9\ = CARRY((!\cont|clock2Hz|Add1~7\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~8_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~7\,
	combout => \cont|clock2Hz|Add1~8_combout\,
	cout => \cont|clock2Hz|Add1~9\);

\cont|clock2Hz|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~10_combout\ = (\cont|clock2Hz|Add1~9\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~10_combout\)))) # (!\cont|clock2Hz|Add1~9\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~10_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~11\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~10_combout\)) # (!\cont|clock2Hz|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~9\,
	combout => \cont|clock2Hz|Add1~10_combout\,
	cout => \cont|clock2Hz|Add1~11\);

\cont|clock2Hz|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~12_combout\ = (\cont|clock2Hz|Add1~11\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~12_combout\)))) # (!\cont|clock2Hz|Add1~11\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~12_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~13\ = CARRY((!\cont|clock2Hz|Add1~11\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~12_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~11\,
	combout => \cont|clock2Hz|Add1~12_combout\,
	cout => \cont|clock2Hz|Add1~13\);

\cont|clock2Hz|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~14_combout\ = (\cont|clock2Hz|Add1~13\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~14_combout\)))) # (!\cont|clock2Hz|Add1~13\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~14_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~15\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~14_combout\)) # (!\cont|clock2Hz|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~13\,
	combout => \cont|clock2Hz|Add1~14_combout\,
	cout => \cont|clock2Hz|Add1~15\);

\cont|clock2Hz|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~1_combout\ = (!\cont|clock2Hz|Add1~8_combout\ & (!\cont|clock2Hz|Add1~10_combout\ & (!\cont|clock2Hz|Add1~12_combout\ & !\cont|clock2Hz|Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~8_combout\,
	datab => \cont|clock2Hz|Add1~10_combout\,
	datac => \cont|clock2Hz|Add1~12_combout\,
	datad => \cont|clock2Hz|Add1~14_combout\,
	combout => \cont|clock2Hz|Equal0~1_combout\);

\cont|clock2Hz|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~16_combout\ = (\cont|clock2Hz|Add1~15\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~16_combout\)))) # (!\cont|clock2Hz|Add1~15\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~16_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~17\ = CARRY((!\cont|clock2Hz|Add1~15\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~16_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~15\,
	combout => \cont|clock2Hz|Add1~16_combout\,
	cout => \cont|clock2Hz|Add1~17\);

\cont|clock2Hz|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~18_combout\ = (\cont|clock2Hz|Add1~17\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~18_combout\)))) # (!\cont|clock2Hz|Add1~17\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~18_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~19\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~18_combout\)) # (!\cont|clock2Hz|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~17\,
	combout => \cont|clock2Hz|Add1~18_combout\,
	cout => \cont|clock2Hz|Add1~19\);

\cont|clock2Hz|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~20_combout\ = (\cont|clock2Hz|Add1~19\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~20_combout\)))) # (!\cont|clock2Hz|Add1~19\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~20_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~21\ = CARRY((!\cont|clock2Hz|Add1~19\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~20_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~19\,
	combout => \cont|clock2Hz|Add1~20_combout\,
	cout => \cont|clock2Hz|Add1~21\);

\cont|clock2Hz|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~22_combout\ = (\cont|clock2Hz|Add1~21\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~22_combout\)))) # (!\cont|clock2Hz|Add1~21\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~22_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~23\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~22_combout\)) # (!\cont|clock2Hz|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~21\,
	combout => \cont|clock2Hz|Add1~22_combout\,
	cout => \cont|clock2Hz|Add1~23\);

\cont|clock2Hz|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~2_combout\ = (!\cont|clock2Hz|Add1~16_combout\ & (!\cont|clock2Hz|Add1~18_combout\ & (!\cont|clock2Hz|Add1~20_combout\ & !\cont|clock2Hz|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~16_combout\,
	datab => \cont|clock2Hz|Add1~18_combout\,
	datac => \cont|clock2Hz|Add1~20_combout\,
	datad => \cont|clock2Hz|Add1~22_combout\,
	combout => \cont|clock2Hz|Equal0~2_combout\);

\cont|clock2Hz|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~24_combout\ = (\cont|clock2Hz|Add1~23\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~24_combout\)))) # (!\cont|clock2Hz|Add1~23\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~24_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~25\ = CARRY((!\cont|clock2Hz|Add1~23\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~24_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~23\,
	combout => \cont|clock2Hz|Add1~24_combout\,
	cout => \cont|clock2Hz|Add1~25\);

\cont|clock2Hz|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~26_combout\ = (\cont|clock2Hz|Add1~25\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~26_combout\)))) # (!\cont|clock2Hz|Add1~25\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~26_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~27\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~26_combout\)) # (!\cont|clock2Hz|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~26_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~25\,
	combout => \cont|clock2Hz|Add1~26_combout\,
	cout => \cont|clock2Hz|Add1~27\);

\cont|clock2Hz|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~28_combout\ = (\cont|clock2Hz|Add1~27\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~28_combout\)))) # (!\cont|clock2Hz|Add1~27\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~28_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~29\ = CARRY((!\cont|clock2Hz|Add1~27\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~28_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~27\,
	combout => \cont|clock2Hz|Add1~28_combout\,
	cout => \cont|clock2Hz|Add1~29\);

\cont|clock2Hz|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~30_combout\ = (\cont|clock2Hz|Add1~29\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~30_combout\)))) # (!\cont|clock2Hz|Add1~29\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~30_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~31\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~30_combout\)) # (!\cont|clock2Hz|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~30_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~29\,
	combout => \cont|clock2Hz|Add1~30_combout\,
	cout => \cont|clock2Hz|Add1~31\);

\cont|clock2Hz|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~3_combout\ = (!\cont|clock2Hz|Add1~24_combout\ & (!\cont|clock2Hz|Add1~26_combout\ & (!\cont|clock2Hz|Add1~28_combout\ & !\cont|clock2Hz|Add1~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~24_combout\,
	datab => \cont|clock2Hz|Add1~26_combout\,
	datac => \cont|clock2Hz|Add1~28_combout\,
	datad => \cont|clock2Hz|Add1~30_combout\,
	combout => \cont|clock2Hz|Equal0~3_combout\);

\cont|clock2Hz|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~4_combout\ = (\cont|clock2Hz|Equal0~0_combout\ & (\cont|clock2Hz|Equal0~1_combout\ & (\cont|clock2Hz|Equal0~2_combout\ & \cont|clock2Hz|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Equal0~0_combout\,
	datab => \cont|clock2Hz|Equal0~1_combout\,
	datac => \cont|clock2Hz|Equal0~2_combout\,
	datad => \cont|clock2Hz|Equal0~3_combout\,
	combout => \cont|clock2Hz|Equal0~4_combout\);

\cont|clock2Hz|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~32_combout\ = (\cont|clock2Hz|Add1~31\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\)))) # (!\cont|clock2Hz|Add1~31\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~33\ = CARRY((!\cont|clock2Hz|Add1~31\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~32_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~31\,
	combout => \cont|clock2Hz|Add1~32_combout\,
	cout => \cont|clock2Hz|Add1~33\);

\cont|clock2Hz|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~34_combout\ = (\cont|clock2Hz|Add1~33\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~34_combout\)))) # (!\cont|clock2Hz|Add1~33\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~34_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~35\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~34_combout\)) # (!\cont|clock2Hz|Add1~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~34_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~33\,
	combout => \cont|clock2Hz|Add1~34_combout\,
	cout => \cont|clock2Hz|Add1~35\);

\cont|clock2Hz|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~36_combout\ = (\cont|clock2Hz|Add1~35\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~36_combout\)))) # (!\cont|clock2Hz|Add1~35\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~36_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~37\ = CARRY((!\cont|clock2Hz|Add1~35\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~36_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~35\,
	combout => \cont|clock2Hz|Add1~36_combout\,
	cout => \cont|clock2Hz|Add1~37\);

\cont|clock2Hz|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~38_combout\ = (\cont|clock2Hz|Add1~37\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~38_combout\)))) # (!\cont|clock2Hz|Add1~37\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~38_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~39\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~38_combout\)) # (!\cont|clock2Hz|Add1~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~38_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~37\,
	combout => \cont|clock2Hz|Add1~38_combout\,
	cout => \cont|clock2Hz|Add1~39\);

\cont|clock2Hz|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~5_combout\ = (!\cont|clock2Hz|Add1~32_combout\ & (!\cont|clock2Hz|Add1~34_combout\ & (!\cont|clock2Hz|Add1~36_combout\ & !\cont|clock2Hz|Add1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~32_combout\,
	datab => \cont|clock2Hz|Add1~34_combout\,
	datac => \cont|clock2Hz|Add1~36_combout\,
	datad => \cont|clock2Hz|Add1~38_combout\,
	combout => \cont|clock2Hz|Equal0~5_combout\);

\cont|clock2Hz|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~40_combout\ = (\cont|clock2Hz|Add1~39\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~40_combout\)))) # (!\cont|clock2Hz|Add1~39\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~40_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~41\ = CARRY((!\cont|clock2Hz|Add1~39\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~40_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~39\,
	combout => \cont|clock2Hz|Add1~40_combout\,
	cout => \cont|clock2Hz|Add1~41\);

\cont|clock2Hz|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~42_combout\ = (\cont|clock2Hz|Add1~41\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~42_combout\)))) # (!\cont|clock2Hz|Add1~41\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~42_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~43\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~42_combout\)) # (!\cont|clock2Hz|Add1~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~42_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~41\,
	combout => \cont|clock2Hz|Add1~42_combout\,
	cout => \cont|clock2Hz|Add1~43\);

\cont|clock2Hz|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~44_combout\ = (\cont|clock2Hz|Add1~43\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~44_combout\)))) # (!\cont|clock2Hz|Add1~43\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~44_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~45\ = CARRY((!\cont|clock2Hz|Add1~43\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~44_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~43\,
	combout => \cont|clock2Hz|Add1~44_combout\,
	cout => \cont|clock2Hz|Add1~45\);

\cont|clock2Hz|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~38_combout\ = (\cont|clock2Hz|cont\(19) & (!\cont|clock2Hz|Add0~37\)) # (!\cont|clock2Hz|cont\(19) & ((\cont|clock2Hz|Add0~37\) # (GND)))
-- \cont|clock2Hz|Add0~39\ = CARRY((!\cont|clock2Hz|Add0~37\) # (!\cont|clock2Hz|cont\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(19),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~37\,
	combout => \cont|clock2Hz|Add0~38_combout\,
	cout => \cont|clock2Hz|Add0~39\);

\cont|clock2Hz|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~40_combout\ = (\cont|clock2Hz|cont\(20) & (\cont|clock2Hz|Add0~39\ $ (GND))) # (!\cont|clock2Hz|cont\(20) & (!\cont|clock2Hz|Add0~39\ & VCC))
-- \cont|clock2Hz|Add0~41\ = CARRY((\cont|clock2Hz|cont\(20) & !\cont|clock2Hz|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(20),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~39\,
	combout => \cont|clock2Hz|Add0~40_combout\,
	cout => \cont|clock2Hz|Add0~41\);

\cont|clock2Hz|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~42_combout\ = (\cont|clock2Hz|cont\(21) & (!\cont|clock2Hz|Add0~41\)) # (!\cont|clock2Hz|cont\(21) & ((\cont|clock2Hz|Add0~41\) # (GND)))
-- \cont|clock2Hz|Add0~43\ = CARRY((!\cont|clock2Hz|Add0~41\) # (!\cont|clock2Hz|cont\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(21),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~41\,
	combout => \cont|clock2Hz|Add0~42_combout\,
	cout => \cont|clock2Hz|Add0~43\);

\cont|clock2Hz|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~44_combout\ = (\cont|clock2Hz|cont\(22) & (\cont|clock2Hz|Add0~43\ $ (GND))) # (!\cont|clock2Hz|cont\(22) & (!\cont|clock2Hz|Add0~43\ & VCC))
-- \cont|clock2Hz|Add0~45\ = CARRY((\cont|clock2Hz|cont\(22) & !\cont|clock2Hz|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(22),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~43\,
	combout => \cont|clock2Hz|Add0~44_combout\,
	cout => \cont|clock2Hz|Add0~45\);

\cont|clock2Hz|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~46_combout\ = (\cont|clock2Hz|cont\(23) & (!\cont|clock2Hz|Add0~45\)) # (!\cont|clock2Hz|cont\(23) & ((\cont|clock2Hz|Add0~45\) # (GND)))
-- \cont|clock2Hz|Add0~47\ = CARRY((!\cont|clock2Hz|Add0~45\) # (!\cont|clock2Hz|cont\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(23),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~45\,
	combout => \cont|clock2Hz|Add0~46_combout\,
	cout => \cont|clock2Hz|Add0~47\);

\cont|clock2Hz|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~46_combout\ = (\cont|clock2Hz|Add1~45\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~46_combout\)))) # (!\cont|clock2Hz|Add1~45\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~46_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~47\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~46_combout\)) # (!\cont|clock2Hz|Add1~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~46_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~45\,
	combout => \cont|clock2Hz|Add1~46_combout\,
	cout => \cont|clock2Hz|Add1~47\);

\cont|clock2Hz|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~6_combout\ = (!\cont|clock2Hz|Add1~40_combout\ & (!\cont|clock2Hz|Add1~42_combout\ & (!\cont|clock2Hz|Add1~44_combout\ & !\cont|clock2Hz|Add1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~40_combout\,
	datab => \cont|clock2Hz|Add1~42_combout\,
	datac => \cont|clock2Hz|Add1~44_combout\,
	datad => \cont|clock2Hz|Add1~46_combout\,
	combout => \cont|clock2Hz|Equal0~6_combout\);

\cont|clock2Hz|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~48_combout\ = (\cont|clock2Hz|Add1~47\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~48_combout\)))) # (!\cont|clock2Hz|Add1~47\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~48_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~49\ = CARRY((!\cont|clock2Hz|Add1~47\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~48_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~47\,
	combout => \cont|clock2Hz|Add1~48_combout\,
	cout => \cont|clock2Hz|Add1~49\);

\cont|clock2Hz|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~50_combout\ = (\cont|clock2Hz|Add1~49\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~50_combout\)))) # (!\cont|clock2Hz|Add1~49\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~50_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~51\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~50_combout\)) # (!\cont|clock2Hz|Add1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~50_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~49\,
	combout => \cont|clock2Hz|Add1~50_combout\,
	cout => \cont|clock2Hz|Add1~51\);

\cont|clock2Hz|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~52_combout\ = (\cont|clock2Hz|Add1~51\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\)))) # (!\cont|clock2Hz|Add1~51\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~53\ = CARRY((!\cont|clock2Hz|Add1~51\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~52_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~51\,
	combout => \cont|clock2Hz|Add1~52_combout\,
	cout => \cont|clock2Hz|Add1~53\);

\cont|clock2Hz|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~54_combout\ = (\cont|clock2Hz|Add1~53\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~54_combout\)))) # (!\cont|clock2Hz|Add1~53\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~54_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~55\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~54_combout\)) # (!\cont|clock2Hz|Add1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~54_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~53\,
	combout => \cont|clock2Hz|Add1~54_combout\,
	cout => \cont|clock2Hz|Add1~55\);

\cont|clock2Hz|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~7_combout\ = (!\cont|clock2Hz|Add1~48_combout\ & (!\cont|clock2Hz|Add1~50_combout\ & (!\cont|clock2Hz|Add1~52_combout\ & !\cont|clock2Hz|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~48_combout\,
	datab => \cont|clock2Hz|Add1~50_combout\,
	datac => \cont|clock2Hz|Add1~52_combout\,
	datad => \cont|clock2Hz|Add1~54_combout\,
	combout => \cont|clock2Hz|Equal0~7_combout\);

\cont|clock2Hz|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~56_combout\ = (\cont|clock2Hz|Add1~55\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~56_combout\)))) # (!\cont|clock2Hz|Add1~55\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~56_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~57\ = CARRY((!\cont|clock2Hz|Add1~55\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~56_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~55\,
	combout => \cont|clock2Hz|Add1~56_combout\,
	cout => \cont|clock2Hz|Add1~57\);

\cont|clock2Hz|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~58_combout\ = (\cont|clock2Hz|Add1~57\ & (\cont|clock2Hz|Add0~62_combout\ $ ((!\cont|clock2Hz|Add0~58_combout\)))) # (!\cont|clock2Hz|Add1~57\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~58_combout\)) # (GND)))
-- \cont|clock2Hz|Add1~59\ = CARRY((\cont|clock2Hz|Add0~62_combout\ $ (!\cont|clock2Hz|Add0~58_combout\)) # (!\cont|clock2Hz|Add1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~58_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~57\,
	combout => \cont|clock2Hz|Add1~58_combout\,
	cout => \cont|clock2Hz|Add1~59\);

\cont|clock2Hz|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~60_combout\ = (\cont|clock2Hz|Add1~59\ & ((\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~60_combout\)))) # (!\cont|clock2Hz|Add1~59\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~60_combout\ $ (VCC))))
-- \cont|clock2Hz|Add1~61\ = CARRY((!\cont|clock2Hz|Add1~59\ & (\cont|clock2Hz|Add0~62_combout\ $ (\cont|clock2Hz|Add0~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~60_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add1~59\,
	combout => \cont|clock2Hz|Add1~60_combout\,
	cout => \cont|clock2Hz|Add1~61\);

\cont|clock2Hz|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add1~62_combout\ = \cont|clock2Hz|Add1~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Add1~61\,
	combout => \cont|clock2Hz|Add1~62_combout\);

\cont|clock2Hz|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~8_combout\ = (!\cont|clock2Hz|Add1~56_combout\ & (!\cont|clock2Hz|Add1~58_combout\ & (!\cont|clock2Hz|Add1~60_combout\ & !\cont|clock2Hz|Add1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add1~56_combout\,
	datab => \cont|clock2Hz|Add1~58_combout\,
	datac => \cont|clock2Hz|Add1~60_combout\,
	datad => \cont|clock2Hz|Add1~62_combout\,
	combout => \cont|clock2Hz|Equal0~8_combout\);

\cont|clock2Hz|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Equal0~9_combout\ = (\cont|clock2Hz|Equal0~5_combout\ & (\cont|clock2Hz|Equal0~6_combout\ & (\cont|clock2Hz|Equal0~7_combout\ & \cont|clock2Hz|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Equal0~5_combout\,
	datab => \cont|clock2Hz|Equal0~6_combout\,
	datac => \cont|clock2Hz|Equal0~7_combout\,
	datad => \cont|clock2Hz|Equal0~8_combout\,
	combout => \cont|clock2Hz|Equal0~9_combout\);

\cont|clock2Hz|cont~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~33_combout\ = (\cont|clock2Hz|Add0~62_combout\ & ((!\cont|clock2Hz|Equal0~9_combout\) # (!\cont|clock2Hz|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Equal0~4_combout\,
	datad => \cont|clock2Hz|Equal0~9_combout\,
	combout => \cont|clock2Hz|cont~33_combout\);

\cont|clock2Hz|cont~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont~37_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~0_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~0_combout\,
	datab => \cont|clock2Hz|Add0~2_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont~37_combout\);

\cont|clock2Hz|cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont~37_combout\,
	ena => \cont|clock2Hz|ALT_INV_cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(1));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\ = \cont|clock2Hz|Add0~4_combout\ $ (((\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Add0~0_combout\) # (\cont|clock2Hz|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~0_combout\,
	datab => \cont|clock2Hz|Add0~2_combout\,
	datac => \cont|clock2Hz|Add0~4_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1530_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~67_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[928]~1530_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1529_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1529_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1529_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1529_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~1526_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~1526_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~1526_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~1526_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~1524_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~1524_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~1524_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~1524_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~1522_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~1522_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~1522_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~1522_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1520_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1520_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1520_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1520_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~21\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1518_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~21\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1518_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~23\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1518_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1518_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~23\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1516_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1516_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1516_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1516_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~29\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1514_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~29\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1514_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~31\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1514_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1514_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~29\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~31\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~33\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1512_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~33\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1512_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~35\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1512_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1512_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~33\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~35\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1511_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1511_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1511_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1511_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1510_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1510_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1510_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1510_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1509_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1509_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1509_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1509_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1508_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1508_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1508_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1508_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1507_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1507_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1507_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1507_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1506_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1506_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1506_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1506_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1505_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~47\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1505_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1505_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1505_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~49\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1504_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~49\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1504_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~51\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1504_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1504_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~51\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~51\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1503_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~51\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1503_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~53\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1503_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1503_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~53\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~53\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1502_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~53\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1502_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~55\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1502_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1502_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~53\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~55\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~55\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1501_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~55\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1501_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~57\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1501_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1501_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~55\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~57\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~57\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1500_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~57\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1500_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~59\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1500_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1500_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~57\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~59\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~59\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~56_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~1532_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~1532_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~54_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~1533_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~1533_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~52_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[955]~1980_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~1534_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~1534_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~1535_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~1535_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~1536_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~1536_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~1537_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~1537_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~1538_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~1538_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~1539_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~1539_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~1540_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~1540_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~1541_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~1541_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~1542_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~1542_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~1543_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~1543_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~1544_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~1544_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~35\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~1544_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~35\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~1544_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~1544_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~1544_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~35\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~37\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~37\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~1543_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~37\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~1543_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~39\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~1543_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~1543_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~39\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~1542_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~39\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~1542_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~1542_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~1542_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~41\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~1541_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~41\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~1541_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~43\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~1541_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~1541_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~43\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~1540_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~43\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~1540_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~1540_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~1540_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~45\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~1539_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~45\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~1539_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~47\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~1539_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~1539_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~47\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~1538_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~47\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~1538_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~1538_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~1538_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~49\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~1537_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~49\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~1537_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~51\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~1537_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~1537_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~51\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~51\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~1536_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~51\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~1536_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~53\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~1536_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~1536_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~53\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~53\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~1535_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~53\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~1535_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~55\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~1535_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~1535_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~53\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~55\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~55\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~1534_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~55\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~1534_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~57\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~1534_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~1534_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~55\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~57\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~57\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~1533_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~57\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~1533_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~59\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~1533_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~1533_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~57\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~59\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~59\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~1532_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~59\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~1532_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~61\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~1532_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~1532_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~59\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~61\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~61\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1595_combout\ = (\cont|clock2Hz|Add0~0_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[992]~1595_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[0]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[0]~30_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & ((\cont|clock2Hz|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~0_combout\,
	datab => \cont|clock2Hz|Add0~0_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[0]~30_combout\);

\cont|clock2Hz|cont[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[0]~26_combout\ = (\cont|clock2Hz|LessThan2~1_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[0]~30_combout\))) # (!\cont|clock2Hz|LessThan2~1_combout\ & (\cont|clock2Hz|cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(0),
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[0]~30_combout\,
	datad => \cont|clock2Hz|LessThan2~1_combout\,
	combout => \cont|clock2Hz|cont[0]~26_combout\);

\cont|clock2Hz|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[0]~26_combout\,
	asdata => \cont|clock2Hz|Add0~0_combout\,
	sload => \cont|clock2Hz|ALT_INV_saida~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(0));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (!\cont|clock2Hz|Add0~0_combout\ & (!\cont|clock2Hz|Add0~2_combout\ & !\cont|clock2Hz|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add0~0_combout\,
	datac => \cont|clock2Hz|Add0~2_combout\,
	datad => \cont|clock2Hz|Add0~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\ = \cont|clock2Hz|Add0~8_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\ & ((\cont|clock2Hz|Add0~6_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~6_combout\,
	datad => \cont|clock2Hz|Add0~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1467_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~66_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[864]~1467_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[898]~1977_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[931]~2004_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[964]~2031_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[5]~24_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~2058_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[997]~1589_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[5]~24_combout\);

\cont|clock2Hz|cont[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[5]~2_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~8_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~8_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[5]~2_combout\);

\cont|clock2Hz|cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[5]~2_combout\,
	asdata => \cont|clock2Hz|cont\(5),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(5));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\ = \cont|clock2Hz|Add0~12_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\ & ((\cont|clock2Hz|Add0~10_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~10_combout\,
	datad => \cont|clock2Hz|Add0~12_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1408_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~64_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[800]~1408_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[834]~1925_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[867]~1950_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[900]~1975_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[933]~2002_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[966]~2029_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~2056_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[999]~1587_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[7]~22_combout\);

\cont|clock2Hz|cont[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[7]~4_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~12_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~12_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[7]~4_combout\);

\cont|clock2Hz|cont[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[7]~4_combout\,
	asdata => \cont|clock2Hz|cont\(7),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(7));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\ = \cont|clock2Hz|Add0~16_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\ & ((\cont|clock2Hz|Add0~14_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~14_combout\,
	datad => \cont|clock2Hz|Add0~16_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1353_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~63_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[736]~1353_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[770]~1877_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[803]~1900_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[836]~1923_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[869]~1948_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[902]~1973_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[935]~2000_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[968]~2027_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~2054_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1001]~1585_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[9]~20_combout\);

\cont|clock2Hz|cont[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[9]~6_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~16_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~16_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[9]~6_combout\);

\cont|clock2Hz|cont[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[9]~6_combout\,
	asdata => \cont|clock2Hz|cont\(9),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(9));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\ = \cont|clock2Hz|Add0~20_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\ & ((\cont|clock2Hz|Add0~18_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~18_combout\,
	datad => \cont|clock2Hz|Add0~20_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1302_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[672]~1302_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[706]~1833_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[739]~1854_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[772]~1875_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[805]~1898_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[838]~1921_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[871]~1946_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[904]~1971_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[937]~1998_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[970]~2025_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~2052_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1003]~1583_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[11]~18_combout\);

\cont|clock2Hz|cont[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[11]~8_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~20_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~20_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[11]~8_combout\);

\cont|clock2Hz|cont[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[11]~8_combout\,
	asdata => \cont|clock2Hz|cont\(11),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(11));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\ = \cont|clock2Hz|Add0~24_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\ & ((\cont|clock2Hz|Add0~22_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~22_combout\,
	datad => \cont|clock2Hz|Add0~24_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1254_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~61_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[608]~1254_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[642]~1793_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[675]~1812_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[708]~1831_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[741]~1852_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[774]~1873_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[807]~1896_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[840]~1919_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[873]~1944_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[906]~1969_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[939]~1996_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[972]~2023_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~2050_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1005]~1581_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[13]~16_combout\);

\cont|clock2Hz|cont[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[13]~10_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~24_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~24_combout\,
	datab => \cont|clock2Hz|Add0~26_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[13]~10_combout\);

\cont|clock2Hz|cont[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[13]~10_combout\,
	asdata => \cont|clock2Hz|cont\(13),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(13));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\ = \cont|clock2Hz|Add0~28_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\ & ((\cont|clock2Hz|Add0~26_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~26_combout\,
	datad => \cont|clock2Hz|Add0~28_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1211_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~60_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[544]~1211_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[578]~1757_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[611]~1774_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[644]~1791_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[677]~1810_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[710]~1829_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[743]~1850_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[776]~1871_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[809]~1894_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[842]~1917_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[875]~1942_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[908]~1967_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[941]~1994_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[974]~2021_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~2048_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1007]~1579_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[15]~14_combout\);

\cont|clock2Hz|cont[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[15]~12_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~28_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~28_combout\,
	datab => \cont|clock2Hz|Add0~30_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[15]~12_combout\);

\cont|clock2Hz|cont[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[15]~12_combout\,
	asdata => \cont|clock2Hz|cont\(15),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(15));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\ = \cont|clock2Hz|Add0~32_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\ & ((\cont|clock2Hz|Add0~30_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~30_combout\,
	datad => \cont|clock2Hz|Add0~32_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1172_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~59_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[480]~1172_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[514]~1725_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[547]~1740_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[580]~1755_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[613]~1772_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[646]~1789_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[679]~1808_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[712]~1827_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[745]~1848_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[778]~1869_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[811]~1892_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[844]~1915_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[877]~1940_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[910]~1965_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[943]~1992_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[976]~2019_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~2046_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1009]~1577_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[17]~12_combout\);

\cont|clock2Hz|cont[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[17]~14_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~32_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~32_combout\,
	datab => \cont|clock2Hz|Add0~34_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[17]~14_combout\);

\cont|clock2Hz|cont[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[17]~14_combout\,
	asdata => \cont|clock2Hz|cont\(17),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(17));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\ = \cont|clock2Hz|Add0~36_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\ & ((\cont|clock2Hz|Add0~34_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~34_combout\,
	datad => \cont|clock2Hz|Add0~36_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1136_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[416]~1136_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1135_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1135_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1135_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1135_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~1134_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~1134_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~1134_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1133_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1133_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1133_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1133_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1132_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1132_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1132_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1132_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1131_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1131_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1131_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1131_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1130_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1130_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1130_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1130_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1129_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1129_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1129_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1129_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1128_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1128_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1128_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1128_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1127_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1127_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1127_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1127_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~17\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1126_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1126_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1126_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1126_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~19\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~21\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ & 
-- ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1124_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\ 
-- & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1124_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1124_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1124_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[12]~23\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1123_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1123_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1123_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1123_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~27\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~52_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~57\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & (\cont|clock2Hz|Add0~6_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~65_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[929]~1528_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[962]~2033_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[3]~26_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~2060_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[995]~1591_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[3]~26_combout\);

\cont|clock2Hz|cont[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[3]~0_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~4_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~4_combout\,
	datab => \cont|clock2Hz|Add0~6_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[3]~0_combout\);

\cont|clock2Hz|cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[3]~0_combout\,
	asdata => \cont|clock2Hz|cont\(3),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(3));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~44_combout\ = (!\cont|clock2Hz|Add0~0_combout\ & (!\cont|clock2Hz|Add0~2_combout\ & !\cont|clock2Hz|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~0_combout\,
	datab => \cont|clock2Hz|Add0~2_combout\,
	datac => \cont|clock2Hz|Add0~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~44_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\ = (!\cont|clock2Hz|Add0~6_combout\ & (!\cont|clock2Hz|Add0~8_combout\ & (\cont|clock2Hz|Add0~62_combout\ & 
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~6_combout\,
	datab => \cont|clock2Hz|Add0~8_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~44_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\ & ((\cont|clock2Hz|Add0~10_combout\ & (\cont|clock2Hz|Add0~12_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~10_combout\ & (!\cont|clock2Hz|Add0~12_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~45_combout\,
	datab => \cont|clock2Hz|Add0~10_combout\,
	datac => \cont|clock2Hz|Add0~12_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\ & ((\cont|clock2Hz|Add0~14_combout\ & (\cont|clock2Hz|Add0~16_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~14_combout\ & (!\cont|clock2Hz|Add0~16_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~46_combout\,
	datab => \cont|clock2Hz|Add0~14_combout\,
	datac => \cont|clock2Hz|Add0~16_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\ & ((\cont|clock2Hz|Add0~18_combout\ & (\cont|clock2Hz|Add0~20_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~18_combout\ & (!\cont|clock2Hz|Add0~20_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~47_combout\,
	datab => \cont|clock2Hz|Add0~18_combout\,
	datac => \cont|clock2Hz|Add0~20_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\ & ((\cont|clock2Hz|Add0~22_combout\ & (\cont|clock2Hz|Add0~24_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~22_combout\ & (!\cont|clock2Hz|Add0~24_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~48_combout\,
	datab => \cont|clock2Hz|Add0~22_combout\,
	datac => \cont|clock2Hz|Add0~24_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\ & ((\cont|clock2Hz|Add0~26_combout\ & (\cont|clock2Hz|Add0~28_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~26_combout\ & (!\cont|clock2Hz|Add0~28_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[12]~49_combout\,
	datab => \cont|clock2Hz|Add0~26_combout\,
	datac => \cont|clock2Hz|Add0~28_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\ & ((\cont|clock2Hz|Add0~30_combout\ & (\cont|clock2Hz|Add0~32_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~30_combout\ & (!\cont|clock2Hz|Add0~32_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[14]~50_combout\,
	datab => \cont|clock2Hz|Add0~30_combout\,
	datac => \cont|clock2Hz|Add0~32_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\ & ((\cont|clock2Hz|Add0~34_combout\ & (\cont|clock2Hz|Add0~36_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~34_combout\ & (!\cont|clock2Hz|Add0~36_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[16]~51_combout\,
	datab => \cont|clock2Hz|Add0~34_combout\,
	datac => \cont|clock2Hz|Add0~36_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1671_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\cont|clock2Hz|Add0~38_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~38_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[384]~1671_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~25\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & (\cont|clock2Hz|Add0~38_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~38_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[417]~1684_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[450]~1697_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[483]~1710_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[516]~1723_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[549]~1738_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[582]~1753_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[615]~1770_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[648]~1787_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[681]~1806_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[714]~1825_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[747]~1846_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[780]~1867_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[813]~1890_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[846]~1913_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[879]~1938_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[912]~1963_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[945]~1990_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[978]~2017_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~36_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~37\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~2044_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1011]~1575_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\);

\cont|clock2Hz|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~36_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ & (\cont|clock2Hz|Add2~35\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ & (!\cont|clock2Hz|Add2~35\ & VCC))
-- \cont|clock2Hz|Add2~37\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\ & !\cont|clock2Hz|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[19]~10_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~35\,
	combout => \cont|clock2Hz|Add2~36_combout\,
	cout => \cont|clock2Hz|Add2~37\);

\cont|clock2Hz|cont[19]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[19]~16_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~36_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~36_combout\,
	datab => \cont|clock2Hz|Add0~38_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[19]~16_combout\);

\cont|clock2Hz|cont[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[19]~16_combout\,
	asdata => \cont|clock2Hz|cont\(19),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(19));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\ = \cont|clock2Hz|Add0~40_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\ & (\cont|clock2Hz|Add0~38_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~38_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1108_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[352]~1108_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~72_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[418]~2068_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[451]~1696_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[484]~1709_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[517]~1722_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[550]~1737_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[583]~1752_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[616]~1769_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[649]~1786_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[682]~1805_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[715]~1824_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[748]~1845_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[781]~1866_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[814]~1889_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[847]~1912_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[880]~1937_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[913]~1962_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[946]~1989_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[979]~2016_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~39\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~2043_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1012]~1574_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\);

\cont|clock2Hz|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~38_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ & (!\cont|clock2Hz|Add2~37\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\ & ((\cont|clock2Hz|Add2~37\) # (GND)))
-- \cont|clock2Hz|Add2~39\ = CARRY((!\cont|clock2Hz|Add2~37\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[20]~9_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~37\,
	combout => \cont|clock2Hz|Add2~38_combout\,
	cout => \cont|clock2Hz|Add2~39\);

\cont|clock2Hz|cont[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[20]~17_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~38_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~38_combout\,
	datab => \cont|clock2Hz|Add0~40_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[20]~17_combout\);

\cont|clock2Hz|cont[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[20]~17_combout\,
	asdata => \cont|clock2Hz|cont\(20),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(20));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\ & ((\cont|clock2Hz|Add0~40_combout\ & (!\cont|clock2Hz|Add0~62_combout\ & 
-- \cont|clock2Hz|Add0~38_combout\)) # (!\cont|clock2Hz|Add0~40_combout\ & (\cont|clock2Hz|Add0~62_combout\ & !\cont|clock2Hz|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~40_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1647_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\cont|clock2Hz|Add0~42_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~42_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[320]~1647_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1106_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[354]~1106_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[387]~1669_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[420]~1682_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[453]~1694_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[486]~1707_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[519]~1720_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[552]~1735_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[585]~1750_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[618]~1767_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[651]~1784_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[684]~1803_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[717]~1822_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[750]~1843_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[783]~1864_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[816]~1887_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[849]~1910_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[882]~1935_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[915]~1960_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[948]~1987_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[981]~2014_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~40_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~41\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~43\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~2041_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1014]~1572_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\);

\cont|clock2Hz|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~40_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ & (\cont|clock2Hz|Add2~39\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ & (!\cont|clock2Hz|Add2~39\ & VCC))
-- \cont|clock2Hz|Add2~41\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ & !\cont|clock2Hz|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~39\,
	combout => \cont|clock2Hz|Add2~40_combout\,
	cout => \cont|clock2Hz|Add2~41\);

\cont|clock2Hz|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~42_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ & (!\cont|clock2Hz|Add2~41\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\ & ((\cont|clock2Hz|Add2~41\) # (GND)))
-- \cont|clock2Hz|Add2~43\ = CARRY((!\cont|clock2Hz|Add2~41\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[22]~7_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~41\,
	combout => \cont|clock2Hz|Add2~42_combout\,
	cout => \cont|clock2Hz|Add2~43\);

\cont|clock2Hz|cont[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[22]~19_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~42_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~42_combout\,
	datab => \cont|clock2Hz|Add0~44_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[22]~19_combout\);

\cont|clock2Hz|cont[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[22]~19_combout\,
	asdata => \cont|clock2Hz|cont\(22),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(22));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\ = \cont|clock2Hz|Add0~46_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\ & (\cont|clock2Hz|Add0~44_combout\)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\ & ((\cont|clock2Hz|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~44_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1085_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[23]~70_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[289]~1085_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[322]~2067_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[355]~1657_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[388]~1668_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[421]~1681_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[454]~1693_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[487]~1706_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[520]~1719_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[553]~1734_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[586]~1749_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[619]~1766_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[652]~1783_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[685]~1802_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[718]~1821_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[751]~1842_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[784]~1863_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[817]~1886_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[850]~1909_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[883]~1934_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[916]~1959_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[949]~1986_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[982]~2013_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~44_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~45\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~2040_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1015]~1571_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\);

\cont|clock2Hz|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~44_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ & (\cont|clock2Hz|Add2~43\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ & (!\cont|clock2Hz|Add2~43\ & VCC))
-- \cont|clock2Hz|Add2~45\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\ & !\cont|clock2Hz|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[23]~6_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~43\,
	combout => \cont|clock2Hz|Add2~44_combout\,
	cout => \cont|clock2Hz|Add2~45\);

\cont|clock2Hz|cont[23]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[23]~20_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~44_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~44_combout\,
	datab => \cont|clock2Hz|Add0~46_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[23]~20_combout\);

\cont|clock2Hz|cont[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[23]~20_combout\,
	asdata => \cont|clock2Hz|cont\(23),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(23));

\cont|clock2Hz|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~48_combout\ = (\cont|clock2Hz|cont\(24) & (\cont|clock2Hz|Add0~47\ $ (GND))) # (!\cont|clock2Hz|cont\(24) & (!\cont|clock2Hz|Add0~47\ & VCC))
-- \cont|clock2Hz|Add0~49\ = CARRY((\cont|clock2Hz|cont\(24) & !\cont|clock2Hz|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(24),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~47\,
	combout => \cont|clock2Hz|Add0~48_combout\,
	cout => \cont|clock2Hz|Add0~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ = \cont|clock2Hz|Add0~48_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~48_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ = \cont|clock2Hz|Add0~44_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~44_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ = \cont|clock2Hz|Add0~46_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~46_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1065_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1065_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1064_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1065_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1064_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1065_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1064_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1065_combout\,
	datad => VCC,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1063_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1063_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1063_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1063_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~1062_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~1062_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~1062_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1061_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1061_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1061_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1061_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1060_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1060_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1060_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1060_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\) 
-- # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1058_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1058_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1058_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1058_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1057_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1057_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1057_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1057_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\cont|clock2Hz|Add0~42_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~42_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[20]~71_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[353]~1659_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[386]~1670_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[419]~1683_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[452]~1695_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[485]~1708_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[518]~1721_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[551]~1736_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[584]~1751_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[617]~1768_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[650]~1785_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[683]~1804_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[716]~1823_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[749]~1844_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[782]~1865_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[815]~1888_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[848]~1911_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[881]~1936_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[914]~1961_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[947]~1988_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[980]~2015_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~2042_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1013]~1573_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[21]~8_combout\);

\cont|clock2Hz|cont[21]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[21]~18_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~40_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~40_combout\,
	datab => \cont|clock2Hz|Add0~42_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[21]~18_combout\);

\cont|clock2Hz|cont[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[21]~18_combout\,
	asdata => \cont|clock2Hz|cont\(21),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(21));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~75_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\ & ((\cont|clock2Hz|Add0~42_combout\ & (\cont|clock2Hz|Add0~40_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~42_combout\ & (!\cont|clock2Hz|Add0~40_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~42_combout\,
	datab => \cont|clock2Hz|Add0~40_combout\,
	datac => \cont|clock2Hz|Add0~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[18]~52_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~75_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~75_combout\ & ((\cont|clock2Hz|Add0~42_combout\ & (\cont|clock2Hz|Add0~40_combout\ & 
-- \cont|clock2Hz|Add0~38_combout\)) # (!\cont|clock2Hz|Add0~42_combout\ & (!\cont|clock2Hz|Add0~40_combout\ & !\cont|clock2Hz|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~75_combout\,
	datac => \cont|clock2Hz|Add0~40_combout\,
	datad => \cont|clock2Hz|Add0~38_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[21]~76_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\ & ((\cont|clock2Hz|Add0~52_combout\ & (!\cont|clock2Hz|Add0~62_combout\ & 
-- \cont|clock2Hz|Add0~50_combout\)) # (!\cont|clock2Hz|Add0~52_combout\ & (\cont|clock2Hz|Add0~62_combout\ & !\cont|clock2Hz|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~52_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1602_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\cont|clock2Hz|Add0~54_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~54_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[128]~1602_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~1039_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~1039_combout\)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~1039_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~1039_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1044\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1044_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1044_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1044_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1044_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1044_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1044_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[231]~1616_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[264]~1622_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[297]~1629_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[330]~1638_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[363]~1649_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[396]~1660_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[429]~1673_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[462]~1685_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[495]~1698_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[528]~1711_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[561]~1726_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[594]~1741_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[627]~1758_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[660]~1775_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[693]~1794_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[726]~1813_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[759]~1834_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[792]~1855_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[825]~1878_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~50_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[858]~1901_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[891]~1926_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~54_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[924]~1951_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[957]~1978_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~2062\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~2062_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~58_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[990]~2005_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~2062_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~1598_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~60_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~1598_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~54_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[988]~2007_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~56_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~52_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~48_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~47\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~49\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~51\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~53\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~55\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\)))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\ & (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\)) # (GND)))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~57\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\ & 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\ & VCC))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\ & ((((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\)))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~59\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\);

\cont|clock2Hz|Mod0|auto_generated|divider|op_2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\ $ (((!\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~2062_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~1598_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~2062_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~1598_combout\,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~61\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~31_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~2062_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~1598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~62_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~2062_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1023]~1598_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~31_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~58_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~2034_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1021]~1565_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\);

\cont|clock2Hz|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~46_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\ & (!\cont|clock2Hz|Add2~45\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\ & ((\cont|clock2Hz|Add2~45\) # (GND)))
-- \cont|clock2Hz|Add2~47\ = CARRY((!\cont|clock2Hz|Add2~45\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~45\,
	combout => \cont|clock2Hz|Add2~46_combout\,
	cout => \cont|clock2Hz|Add2~47\);

\cont|clock2Hz|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~48_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ & (\cont|clock2Hz|Add2~47\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ & (!\cont|clock2Hz|Add2~47\ & VCC))
-- \cont|clock2Hz|Add2~49\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ & !\cont|clock2Hz|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~47\,
	combout => \cont|clock2Hz|Add2~48_combout\,
	cout => \cont|clock2Hz|Add2~49\);

\cont|clock2Hz|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~50_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\ & (!\cont|clock2Hz|Add2~49\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\ & ((\cont|clock2Hz|Add2~49\) # (GND)))
-- \cont|clock2Hz|Add2~51\ = CARRY((!\cont|clock2Hz|Add2~49\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~49\,
	combout => \cont|clock2Hz|Add2~50_combout\,
	cout => \cont|clock2Hz|Add2~51\);

\cont|clock2Hz|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~52_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ & (\cont|clock2Hz|Add2~51\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ & (!\cont|clock2Hz|Add2~51\ & VCC))
-- \cont|clock2Hz|Add2~53\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ & !\cont|clock2Hz|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~51\,
	combout => \cont|clock2Hz|Add2~52_combout\,
	cout => \cont|clock2Hz|Add2~53\);

\cont|clock2Hz|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\ & (!\cont|clock2Hz|Add2~53\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\ & ((\cont|clock2Hz|Add2~53\) # (GND)))
-- \cont|clock2Hz|Add2~55\ = CARRY((!\cont|clock2Hz|Add2~53\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~53\,
	combout => \cont|clock2Hz|Add2~54_combout\,
	cout => \cont|clock2Hz|Add2~55\);

\cont|clock2Hz|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~56_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ & (\cont|clock2Hz|Add2~55\ $ (GND))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ & (!\cont|clock2Hz|Add2~55\ & VCC))
-- \cont|clock2Hz|Add2~57\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\ & !\cont|clock2Hz|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[29]~0_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~55\,
	combout => \cont|clock2Hz|Add2~56_combout\,
	cout => \cont|clock2Hz|Add2~57\);

\cont|clock2Hz|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~58_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~29_combout\ & (!\cont|clock2Hz|Add2~57\)) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~29_combout\ & ((\cont|clock2Hz|Add2~57\) # (GND)))
-- \cont|clock2Hz|Add2~59\ = CARRY((!\cont|clock2Hz|Add2~57\) # (!\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~29_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Add2~57\,
	combout => \cont|clock2Hz|Add2~58_combout\,
	cout => \cont|clock2Hz|Add2~59\);

\cont|clock2Hz|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add2~60_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~31_combout\ $ (!\cont|clock2Hz|Add2~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[31]~31_combout\,
	cin => \cont|clock2Hz|Add2~59\,
	combout => \cont|clock2Hz|Add2~60_combout\);

\cont|clock2Hz|cont[31]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[31]~40_combout\ = (((\cont|clock2Hz|LessThan1~7_combout\ & \cont|clock2Hz|LessThan1~8_combout\)) # (!\cont|clock2Hz|saida~0_combout\)) # (!\cont|clock2Hz|LessThan2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|LessThan1~8_combout\,
	datac => \cont|clock2Hz|LessThan2~1_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[31]~40_combout\);

\cont|clock2Hz|cont[31]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[31]~39_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (((\cont|clock2Hz|Add2~60_combout\ & !\cont|clock2Hz|cont[31]~40_combout\)) # (!\cont|clock2Hz|saida~0_combout\))) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (\cont|clock2Hz|Add2~60_combout\ & ((!\cont|clock2Hz|cont[31]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~62_combout\,
	datab => \cont|clock2Hz|Add2~60_combout\,
	datac => \cont|clock2Hz|saida~0_combout\,
	datad => \cont|clock2Hz|cont[31]~40_combout\,
	combout => \cont|clock2Hz|cont[31]~39_combout\);

\cont|clock2Hz|cont[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[31]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(31));

\cont|clock2Hz|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~58_combout\ = (\cont|clock2Hz|cont\(29) & (!\cont|clock2Hz|Add0~57\)) # (!\cont|clock2Hz|cont\(29) & ((\cont|clock2Hz|Add0~57\) # (GND)))
-- \cont|clock2Hz|Add0~59\ = CARRY((!\cont|clock2Hz|Add0~57\) # (!\cont|clock2Hz|cont\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(29),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~57\,
	combout => \cont|clock2Hz|Add0~58_combout\,
	cout => \cont|clock2Hz|Add0~59\);

\cont|clock2Hz|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~60_combout\ = (\cont|clock2Hz|cont\(30) & (\cont|clock2Hz|Add0~59\ $ (GND))) # (!\cont|clock2Hz|cont\(30) & (!\cont|clock2Hz|Add0~59\ & VCC))
-- \cont|clock2Hz|Add0~61\ = CARRY((\cont|clock2Hz|cont\(30) & !\cont|clock2Hz|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(30),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~59\,
	combout => \cont|clock2Hz|Add0~60_combout\,
	cout => \cont|clock2Hz|Add0~61\);

\cont|clock2Hz|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~62_combout\ = \cont|clock2Hz|cont\(31) $ (\cont|clock2Hz|Add0~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(31),
	cin => \cont|clock2Hz|Add0~61\,
	combout => \cont|clock2Hz|Add0~62_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\ = \cont|clock2Hz|Add0~58_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\ & ((\cont|clock2Hz|Add0~56_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\ & (\cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Add0~56_combout\,
	datad => \cont|clock2Hz|Add0~58_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[29]~56_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1035\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1035_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[98]~1035_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[131]~2064_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[164]~1605_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[197]~1610_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[230]~1617_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[263]~1623_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[296]~1630_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[329]~1639_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[362]~1650_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[395]~1661_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[428]~1674_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[461]~1686_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[494]~1699_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[527]~1712_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[560]~1727_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[593]~1742_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[626]~1759_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[659]~1776_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[692]~1795_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[725]~1814_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[758]~1835_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[791]~1856_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[824]~1879_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[857]~1902_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[890]~1927_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~52_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[923]~1952_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[956]~1979_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~56_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[989]~2006_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~29_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~60_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~2061_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1022]~1597_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[30]~29_combout\);

\cont|clock2Hz|cont[30]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[30]~36_combout\ = (\cont|clock2Hz|cont[31]~40_combout\ & (\cont|clock2Hz|cont[30]~35_combout\)) # (!\cont|clock2Hz|cont[31]~40_combout\ & ((\cont|clock2Hz|Add2~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont[30]~35_combout\,
	datab => \cont|clock2Hz|Add2~58_combout\,
	datad => \cont|clock2Hz|cont[31]~40_combout\,
	combout => \cont|clock2Hz|cont[30]~36_combout\);

\cont|clock2Hz|cont[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[30]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(30));

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ = \cont|clock2Hz|Add0~60_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~60_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ = \cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~56_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ = \cont|clock2Hz|Add0~58_combout\ $ (\cont|clock2Hz|Add0~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|clock2Hz|Add0~58_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\ = \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\ $ (((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~55_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) 
-- # (!\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\ & (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1032\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1032_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[99]~1032_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~1038\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~1038_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & 
-- !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~1038_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\) # 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~1038_combout\))))) # (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~1038_combout\) # (GND))))
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\) # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~1038_combout\) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~1038_combout\,
	datad => VCC,
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[165]~1604_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[198]~1609_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1064_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[224]~1064_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~57_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[290]~2066_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[323]~1645_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[356]~1656_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[389]~1667_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[422]~1680_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[455]~1692_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[488]~1705_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[521]~1718_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[554]~1733_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[587]~1748_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[620]~1765_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[653]~1782_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[686]~1801_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[719]~1820_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[752]~1841_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[785]~1862_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[818]~1885_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[851]~1908_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[884]~1933_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[917]~1958_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[950]~1985_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[983]~2012_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~2039_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1016]~1570_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[24]~5_combout\);

\cont|clock2Hz|cont[24]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[24]~21_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~46_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~46_combout\,
	datab => \cont|clock2Hz|Add0~48_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[24]~21_combout\);

\cont|clock2Hz|cont[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[24]~21_combout\,
	asdata => \cont|clock2Hz|cont\(24),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(24));

\cont|clock2Hz|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~50_combout\ = (\cont|clock2Hz|cont\(25) & (!\cont|clock2Hz|Add0~49\)) # (!\cont|clock2Hz|cont\(25) & ((\cont|clock2Hz|Add0~49\) # (GND)))
-- \cont|clock2Hz|Add0~51\ = CARRY((!\cont|clock2Hz|Add0~49\) # (!\cont|clock2Hz|cont\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(25),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~49\,
	combout => \cont|clock2Hz|Add0~50_combout\,
	cout => \cont|clock2Hz|Add0~51\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\cont|clock2Hz|Add0~50_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~50_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[225]~1621_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[258]~1628_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[291]~1635_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[324]~1644_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[357]~1655_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[390]~1666_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[423]~1679_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[456]~1691_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[489]~1704_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[522]~1717_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[555]~1732_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[588]~1747_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[621]~1764_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[654]~1781_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[687]~1800_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[720]~1819_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[753]~1840_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[786]~1861_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[819]~1884_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[852]~1907_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[885]~1932_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[918]~1957_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[951]~1984_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[984]~2011_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~2038_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1017]~1569_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[25]~4_combout\);

\cont|clock2Hz|cont[25]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[25]~22_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~48_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~48_combout\,
	datab => \cont|clock2Hz|Add0~50_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[25]~22_combout\);

\cont|clock2Hz|cont[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[25]~22_combout\,
	asdata => \cont|clock2Hz|cont\(25),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(25));

\cont|clock2Hz|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~52_combout\ = (\cont|clock2Hz|cont\(26) & (\cont|clock2Hz|Add0~51\ $ (GND))) # (!\cont|clock2Hz|cont\(26) & (!\cont|clock2Hz|Add0~51\ & VCC))
-- \cont|clock2Hz|Add0~53\ = CARRY((\cont|clock2Hz|cont\(26) & !\cont|clock2Hz|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(26),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~51\,
	combout => \cont|clock2Hz|Add0~52_combout\,
	cout => \cont|clock2Hz|Add0~53\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~73_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\ & ((\cont|clock2Hz|Add0~54_combout\ & (\cont|clock2Hz|Add0~52_combout\ & 
-- \cont|clock2Hz|Add0~50_combout\)) # (!\cont|clock2Hz|Add0~54_combout\ & (!\cont|clock2Hz|Add0~52_combout\ & !\cont|clock2Hz|Add0~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~54_combout\,
	datab => \cont|clock2Hz|Add0~52_combout\,
	datac => \cont|clock2Hz|Add0~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[24]~53_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~73_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~73_combout\ & ((\cont|clock2Hz|Add0~54_combout\ & (\cont|clock2Hz|Add0~52_combout\ & 
-- !\cont|clock2Hz|Add0~62_combout\)) # (!\cont|clock2Hz|Add0~54_combout\ & (!\cont|clock2Hz|Add0~52_combout\ & \cont|clock2Hz|Add0~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~54_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~73_combout\,
	datac => \cont|clock2Hz|Add0~52_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[30]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[132]~2063_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1048\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1048_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[160]~1048_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\))) # 
-- (!\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~69_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[226]~2065_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[259]~1627_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[292]~1634_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[325]~1643_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[358]~1654_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[391]~1665_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[424]~1678_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[457]~1690_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[490]~1703_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[523]~1716_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[556]~1731_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[589]~1746_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[622]~1763_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[655]~1780_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[688]~1799_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[721]~1818_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[754]~1839_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[787]~1860_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[820]~1883_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[853]~1906_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[886]~1931_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[919]~1956_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[952]~1983_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[985]~2010_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~52_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~2037_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1018]~1568_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[26]~3_combout\);

\cont|clock2Hz|cont[26]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[26]~23_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~50_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~50_combout\,
	datab => \cont|clock2Hz|Add0~52_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[26]~23_combout\);

\cont|clock2Hz|cont[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[26]~23_combout\,
	asdata => \cont|clock2Hz|cont\(26),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(26));

\cont|clock2Hz|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~54_combout\ = (\cont|clock2Hz|cont\(27) & (!\cont|clock2Hz|Add0~53\)) # (!\cont|clock2Hz|cont\(27) & ((\cont|clock2Hz|Add0~53\) # (GND)))
-- \cont|clock2Hz|Add0~55\ = CARRY((!\cont|clock2Hz|Add0~53\) # (!\cont|clock2Hz|cont\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(27),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~53\,
	combout => \cont|clock2Hz|Add0~54_combout\,
	cout => \cont|clock2Hz|Add0~55\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\cont|clock2Hz|Add0~54_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~54_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[26]~68_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[161]~1608_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[194]~1613_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[227]~1620_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[260]~1626_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[293]~1633_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[326]~1642_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[359]~1653_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[392]~1664_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[425]~1677_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~18_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[458]~1689_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[491]~1702_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[12]~22_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[524]~1715_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[557]~1730_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[14]~26_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[590]~1745_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[623]~1762_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~30_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[16]~30_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[656]~1779_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[689]~1798_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~34_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[18]~34_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[722]~1817_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[755]~1838_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[20]~38_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[788]~1859_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[821]~1882_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~42_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~42_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[854]~1905_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[887]~1930_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~46_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[920]~1955_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[953]~1982_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~50_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[986]~2009_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~54_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~2036_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1019]~1567_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[27]~2_combout\);

\cont|clock2Hz|cont[27]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[27]~24_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~52_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~52_combout\,
	datab => \cont|clock2Hz|Add0~54_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[27]~24_combout\);

\cont|clock2Hz|cont[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[27]~24_combout\,
	asdata => \cont|clock2Hz|cont\(27),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(27));

\cont|clock2Hz|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Add0~56_combout\ = (\cont|clock2Hz|cont\(28) & (\cont|clock2Hz|Add0~55\ $ (GND))) # (!\cont|clock2Hz|cont\(28) & (!\cont|clock2Hz|Add0~55\ & VCC))
-- \cont|clock2Hz|Add0~57\ = CARRY((\cont|clock2Hz|cont\(28) & !\cont|clock2Hz|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(28),
	datad => VCC,
	cin => \cont|clock2Hz|Add0~55\,
	combout => \cont|clock2Hz|Add0~56_combout\,
	cout => \cont|clock2Hz|Add0~57\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1599_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\cont|clock2Hz|Add0~56_combout\ $ (\cont|clock2Hz|Add0~62_combout\ $ 
-- (\cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add0~56_combout\,
	datab => \cont|clock2Hz|Add0~62_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|my_abs_num|cs1a[27]~74_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[96]~1599_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[129]~1601_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[162]~1607_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[195]~1612_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[228]~1619_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\) # 
-- ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[261]~1625_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[294]~1632_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[327]~1641_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[360]~1652_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~26_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[393]~1663_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[426]~1676_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~20_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_14_result_int[15]~28_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_15_result_int[16]~30_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[459]~1688_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[492]~1701_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[13]~24_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_16_result_int[17]~32_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_17_result_int[18]~34_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[525]~1714_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[558]~1729_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[15]~28_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_18_result_int[19]~36_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_19_result_int[20]~38_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[591]~1744_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[624]~1761_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~32_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[17]~32_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_20_result_int[21]~40_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_21_result_int[22]~42_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[657]~1778_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[690]~1797_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~36_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[19]~36_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_22_result_int[23]~44_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_23_result_int[24]~46_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[723]~1816_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[756]~1837_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[21]~40_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_24_result_int[25]~48_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~50_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[789]~1858_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[822]~1881_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~44_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~44_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~52_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~54_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[855]~1904_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[888]~1929_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~48_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~56_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~58_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[921]~1954_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[954]~1981_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\ = (\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\ & ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\) 
-- # ((\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52_combout\ & !\cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~52_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~60_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~62_combout\,
	datad => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[987]~2008_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\);

\cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\ = (\cont|clock2Hz|Add0~62_combout\ & (\cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\)) # (!\cont|clock2Hz|Add0~62_combout\ & 
-- (((\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\) # (\cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Mod0|auto_generated|divider|op_2~56_combout\,
	datab => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~2035_combout\,
	datac => \cont|clock2Hz|Mod0|auto_generated|divider|divider|StageOut[1020]~1566_combout\,
	datad => \cont|clock2Hz|Add0~62_combout\,
	combout => \cont|clock2Hz|Mod0|auto_generated|divider|remainder[28]~1_combout\);

\cont|clock2Hz|cont[28]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[28]~25_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|Add2~54_combout\)) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|Add2~54_combout\,
	datab => \cont|clock2Hz|Add0~56_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[28]~25_combout\);

\cont|clock2Hz|cont[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[28]~25_combout\,
	asdata => \cont|clock2Hz|cont\(28),
	sload => \cont|clock2Hz|cont[5]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(28));

\cont|clock2Hz|cont[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[29]~31_combout\ = (\cont|clock2Hz|saida~0_combout\ & (\cont|clock2Hz|cont\(29))) # (!\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(29),
	datab => \cont|clock2Hz|Add0~58_combout\,
	datad => \cont|clock2Hz|saida~0_combout\,
	combout => \cont|clock2Hz|cont[29]~31_combout\);

\cont|clock2Hz|cont[29]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|cont[29]~34_combout\ = (\cont|clock2Hz|cont[31]~40_combout\ & (\cont|clock2Hz|cont[29]~31_combout\)) # (!\cont|clock2Hz|cont[31]~40_combout\ & ((\cont|clock2Hz|Add2~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont[29]~31_combout\,
	datab => \cont|clock2Hz|Add2~56_combout\,
	datad => \cont|clock2Hz|cont[31]~40_combout\,
	combout => \cont|clock2Hz|cont[29]~34_combout\);

\cont|clock2Hz|cont[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|cont[29]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|cont\(29));

\cont|clock2Hz|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|LessThan1~9_combout\ = (\cont|clock2Hz|LessThan1~7_combout\ & \cont|clock2Hz|LessThan1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|LessThan1~7_combout\,
	datab => \cont|clock2Hz|LessThan1~8_combout\,
	combout => \cont|clock2Hz|LessThan1~9_combout\);

\cont|clock2Hz|saida~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|saida~0_combout\ = (!\cont|clock2Hz|cont\(31) & ((\cont|clock2Hz|cont\(29)) # ((\cont|clock2Hz|cont\(30)) # (!\cont|clock2Hz|LessThan1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|cont\(29),
	datab => \cont|clock2Hz|cont\(30),
	datac => \cont|clock2Hz|LessThan1~9_combout\,
	datad => \cont|clock2Hz|cont\(31),
	combout => \cont|clock2Hz|saida~0_combout\);

\cont|clock2Hz|saida~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|clock2Hz|saida~1_combout\ = (\cont|clock2Hz|saida~0_combout\ & ((\cont|clock2Hz|saida~q\) # (\cont|clock2Hz|LessThan2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|clock2Hz|saida~0_combout\,
	datab => \cont|clock2Hz|saida~q\,
	datac => \cont|clock2Hz|LessThan2~1_combout\,
	combout => \cont|clock2Hz|saida~1_combout\);

\cont|clock2Hz|saida\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \cont|clock2Hz|saida~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|clock2Hz|saida~q\);

\cont|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~0_combout\ = \cont|contador_fm\(0) $ (GND)
-- \cont|Add3~1\ = CARRY(!\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(0),
	datad => VCC,
	combout => \cont|Add3~0_combout\,
	cout => \cont|Add3~1\);

\cont|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~0_combout\ = \cont|contador_fm\(0) $ (GND)
-- \cont|Add2~1\ = CARRY(!\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(0),
	datad => VCC,
	combout => \cont|Add2~0_combout\,
	cout => \cont|Add2~1\);

\b3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b3,
	o => \b3~input_o\);

\cont|contador_fm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~0_combout\ = (\b3~input_o\ & (!\cont|Add3~0_combout\)) # (!\b3~input_o\ & ((!\cont|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~0_combout\,
	datab => \cont|Add2~0_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~0_combout\);

\b4~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_b4,
	o => \b4~input_o\);

\cont|contador_fm[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm[0]~1_combout\ = (\s1~input_o\ & ((!\b4~input_o\) # (!\b3~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datac => \b3~input_o\,
	datad => \b4~input_o\,
	combout => \cont|contador_fm[0]~1_combout\);

\cont|contador_fm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~0_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(0));

\cont|estacao[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[0]~0_combout\ = (\s1~input_o\ & !\cont|contador_fm\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datad => \cont|contador_fm\(0),
	combout => \cont|estacao[0]~0_combout\);

\cont|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~0_combout\ = \cont|contador_am\(1) $ (VCC)
-- \cont|Add1~1\ = CARRY(\cont|contador_am\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(1),
	datad => VCC,
	combout => \cont|Add1~0_combout\,
	cout => \cont|Add1~1\);

\cont|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~0_combout\ = \cont|contador_am\(1) $ (VCC)
-- \cont|Add0~1\ = CARRY(\cont|contador_am\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(1),
	datad => VCC,
	combout => \cont|Add0~0_combout\,
	cout => \cont|Add0~1\);

\cont|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~2_combout\ = (\cont|contador_am\(2) & (!\cont|Add0~1\)) # (!\cont|contador_am\(2) & (\cont|Add0~1\ & VCC))
-- \cont|Add0~3\ = CARRY((\cont|contador_am\(2) & !\cont|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datad => VCC,
	cin => \cont|Add0~1\,
	combout => \cont|Add0~2_combout\,
	cout => \cont|Add0~3\);

\cont|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~8_combout\ = (\cont|contador_am\(5) & (\cont|Add1~7\ $ (GND))) # (!\cont|contador_am\(5) & (!\cont|Add1~7\ & VCC))
-- \cont|Add1~9\ = CARRY((\cont|contador_am\(5) & !\cont|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(5),
	datad => VCC,
	cin => \cont|Add1~7\,
	combout => \cont|Add1~8_combout\,
	cout => \cont|Add1~9\);

\cont|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~10_combout\ = (\cont|contador_am\(6) & (!\cont|Add1~9\)) # (!\cont|contador_am\(6) & ((\cont|Add1~9\) # (GND)))
-- \cont|Add1~11\ = CARRY((!\cont|Add1~9\) # (!\cont|contador_am\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(6),
	datad => VCC,
	cin => \cont|Add1~9\,
	combout => \cont|Add1~10_combout\,
	cout => \cont|Add1~11\);

\cont|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~6_combout\ = (\cont|contador_am\(4) & (!\cont|Add0~5\)) # (!\cont|contador_am\(4) & (\cont|Add0~5\ & VCC))
-- \cont|Add0~7\ = CARRY((\cont|contador_am\(4) & !\cont|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(4),
	datad => VCC,
	cin => \cont|Add0~5\,
	combout => \cont|Add0~6_combout\,
	cout => \cont|Add0~7\);

\cont|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~8_combout\ = (\cont|contador_am\(5) & ((GND) # (!\cont|Add0~7\))) # (!\cont|contador_am\(5) & (\cont|Add0~7\ $ (GND)))
-- \cont|Add0~9\ = CARRY((\cont|contador_am\(5)) # (!\cont|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(5),
	datad => VCC,
	cin => \cont|Add0~7\,
	combout => \cont|Add0~8_combout\,
	cout => \cont|Add0~9\);

\cont|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~10_combout\ = (\cont|contador_am\(6) & (\cont|Add0~9\ & VCC)) # (!\cont|contador_am\(6) & (!\cont|Add0~9\))
-- \cont|Add0~11\ = CARRY((!\cont|contador_am\(6) & !\cont|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(6),
	datad => VCC,
	cin => \cont|Add0~9\,
	combout => \cont|Add0~10_combout\,
	cout => \cont|Add0~11\);

\cont|contador_am~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~9_combout\ = (\b3~input_o\ & (\cont|Add1~10_combout\)) # (!\b3~input_o\ & (((\cont|Equal0~10_combout\) # (\cont|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~10_combout\,
	datab => \cont|Equal0~10_combout\,
	datac => \cont|Add0~10_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~9_combout\);

\cont|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal1~0_combout\ = (\cont|contador_am\(2) & (\cont|contador_am\(3) & (\cont|contador_am\(4) & \cont|contador_am\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datab => \cont|contador_am\(3),
	datac => \cont|contador_am\(4),
	datad => \cont|contador_am\(6),
	combout => \cont|Equal1~0_combout\);

\cont|contador_am[29]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am[29]~1_combout\ = (\cont|contador_am\(10) & (\b3~input_o\ & (\cont|Equal0~8_combout\ & \cont|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(10),
	datab => \b3~input_o\,
	datac => \cont|Equal0~8_combout\,
	datad => \cont|Equal1~0_combout\,
	combout => \cont|contador_am[29]~1_combout\);

\cont|contador_am~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~10_combout\ = (\cont|contador_am~9_combout\ & !\cont|contador_am[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~9_combout\,
	datad => \cont|contador_am[29]~1_combout\,
	combout => \cont|contador_am~10_combout\);

\cont|contador_am[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am[1]~3_combout\ = (!\s1~input_o\ & ((!\b4~input_o\) # (!\b3~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s1~input_o\,
	datab => \b3~input_o\,
	datac => \b4~input_o\,
	combout => \cont|contador_am[1]~3_combout\);

\cont|contador_am[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~10_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(6));

\cont|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~12_combout\ = (\cont|contador_am\(7) & (\cont|Add1~11\ $ (GND))) # (!\cont|contador_am\(7) & (!\cont|Add1~11\ & VCC))
-- \cont|Add1~13\ = CARRY((\cont|contador_am\(7) & !\cont|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(7),
	datad => VCC,
	cin => \cont|Add1~11\,
	combout => \cont|Add1~12_combout\,
	cout => \cont|Add1~13\);

\cont|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~12_combout\ = (\cont|contador_am\(7) & ((GND) # (!\cont|Add0~11\))) # (!\cont|contador_am\(7) & (\cont|Add0~11\ $ (GND)))
-- \cont|Add0~13\ = CARRY((\cont|contador_am\(7)) # (!\cont|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(7),
	datad => VCC,
	cin => \cont|Add0~11\,
	combout => \cont|Add0~12_combout\,
	cout => \cont|Add0~13\);

\cont|contador_am~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~11_combout\ = (\b3~input_o\ & (\cont|Add1~12_combout\)) # (!\b3~input_o\ & ((\cont|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~12_combout\,
	datab => \cont|Add0~12_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~11_combout\);

\cont|contador_am[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~11_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(7));

\cont|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~14_combout\ = (\cont|contador_am\(8) & (!\cont|Add1~13\)) # (!\cont|contador_am\(8) & ((\cont|Add1~13\) # (GND)))
-- \cont|Add1~15\ = CARRY((!\cont|Add1~13\) # (!\cont|contador_am\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(8),
	datad => VCC,
	cin => \cont|Add1~13\,
	combout => \cont|Add1~14_combout\,
	cout => \cont|Add1~15\);

\cont|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~14_combout\ = (\cont|contador_am\(8) & (\cont|Add0~13\ & VCC)) # (!\cont|contador_am\(8) & (!\cont|Add0~13\))
-- \cont|Add0~15\ = CARRY((!\cont|contador_am\(8) & !\cont|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(8),
	datad => VCC,
	cin => \cont|Add0~13\,
	combout => \cont|Add0~14_combout\,
	cout => \cont|Add0~15\);

\cont|contador_am~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~12_combout\ = (\b3~input_o\ & (\cont|Add1~14_combout\)) # (!\b3~input_o\ & ((\cont|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~14_combout\,
	datab => \cont|Add0~14_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~12_combout\);

\cont|contador_am[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~12_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(8));

\cont|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~16_combout\ = (\cont|contador_am\(9) & (!\cont|Add1~15\ & VCC)) # (!\cont|contador_am\(9) & (\cont|Add1~15\ $ (GND)))
-- \cont|Add1~17\ = CARRY((!\cont|contador_am\(9) & !\cont|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(9),
	datad => VCC,
	cin => \cont|Add1~15\,
	combout => \cont|Add1~16_combout\,
	cout => \cont|Add1~17\);

\cont|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~16_combout\ = (\cont|contador_am\(9) & (\cont|Add0~15\ $ (GND))) # (!\cont|contador_am\(9) & ((GND) # (!\cont|Add0~15\)))
-- \cont|Add0~17\ = CARRY((!\cont|Add0~15\) # (!\cont|contador_am\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(9),
	datad => VCC,
	cin => \cont|Add0~15\,
	combout => \cont|Add0~16_combout\,
	cout => \cont|Add0~17\);

\cont|contador_am~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~13_combout\ = (\b3~input_o\ & (!\cont|Add1~16_combout\)) # (!\b3~input_o\ & ((!\cont|Add0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~16_combout\,
	datab => \cont|Add0~16_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~13_combout\);

\cont|contador_am[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~13_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(9));

\cont|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~18_combout\ = (\cont|contador_am\(10) & (!\cont|Add1~17\)) # (!\cont|contador_am\(10) & ((\cont|Add1~17\) # (GND)))
-- \cont|Add1~19\ = CARRY((!\cont|Add1~17\) # (!\cont|contador_am\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(10),
	datad => VCC,
	cin => \cont|Add1~17\,
	combout => \cont|Add1~18_combout\,
	cout => \cont|Add1~19\);

\cont|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~18_combout\ = (\cont|contador_am\(10) & (\cont|Add0~17\ & VCC)) # (!\cont|contador_am\(10) & (!\cont|Add0~17\))
-- \cont|Add0~19\ = CARRY((!\cont|contador_am\(10) & !\cont|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(10),
	datad => VCC,
	cin => \cont|Add0~17\,
	combout => \cont|Add0~18_combout\,
	cout => \cont|Add0~19\);

\cont|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~9_combout\ = (!\cont|contador_am\(2) & (!\cont|contador_am\(3) & (!\cont|contador_am\(4) & !\cont|contador_am\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datab => \cont|contador_am\(3),
	datac => \cont|contador_am\(4),
	datad => \cont|contador_am\(6),
	combout => \cont|Equal0~9_combout\);

\cont|contador_am~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~14_combout\ = (\cont|Add0~18_combout\) # ((\cont|Equal0~8_combout\ & (\cont|Equal0~9_combout\ & !\cont|contador_am\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add0~18_combout\,
	datab => \cont|Equal0~8_combout\,
	datac => \cont|Equal0~9_combout\,
	datad => \cont|contador_am\(10),
	combout => \cont|contador_am~14_combout\);

\cont|contador_am~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~15_combout\ = (!\cont|contador_am[29]~1_combout\ & ((\b3~input_o\ & (\cont|Add1~18_combout\)) # (!\b3~input_o\ & ((\cont|contador_am~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~18_combout\,
	datab => \cont|contador_am~14_combout\,
	datac => \b3~input_o\,
	datad => \cont|contador_am[29]~1_combout\,
	combout => \cont|contador_am~15_combout\);

\cont|contador_am[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~15_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(10));

\cont|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal1~1_combout\ = (\cont|contador_am\(10) & (\cont|Equal0~8_combout\ & \cont|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(10),
	datab => \cont|Equal0~8_combout\,
	datac => \cont|Equal1~0_combout\,
	combout => \cont|Equal1~1_combout\);

\cont|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~2_combout\ = (\cont|contador_am\(2) & ((\cont|Add1~1\) # (GND))) # (!\cont|contador_am\(2) & (!\cont|Add1~1\))
-- \cont|Add1~3\ = CARRY((\cont|contador_am\(2)) # (!\cont|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(2),
	datad => VCC,
	cin => \cont|Add1~1\,
	combout => \cont|Add1~2_combout\,
	cout => \cont|Add1~3\);

\cont|contador_am~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~4_combout\ = (\b3~input_o\ & (((!\cont|Equal1~1_combout\ & !\cont|Add1~2_combout\)))) # (!\b3~input_o\ & (!\cont|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add0~2_combout\,
	datab => \b3~input_o\,
	datac => \cont|Equal1~1_combout\,
	datad => \cont|Add1~2_combout\,
	combout => \cont|contador_am~4_combout\);

\cont|contador_am[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~4_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(2));

\cont|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~4_combout\ = (\cont|contador_am\(3) & (\cont|Add1~3\ $ (GND))) # (!\cont|contador_am\(3) & ((GND) # (!\cont|Add1~3\)))
-- \cont|Add1~5\ = CARRY((!\cont|Add1~3\) # (!\cont|contador_am\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(3),
	datad => VCC,
	cin => \cont|Add1~3\,
	combout => \cont|Add1~4_combout\,
	cout => \cont|Add1~5\);

\cont|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~4_combout\ = (\cont|contador_am\(3) & (!\cont|Add0~3\ & VCC)) # (!\cont|contador_am\(3) & (\cont|Add0~3\ $ (GND)))
-- \cont|Add0~5\ = CARRY((!\cont|contador_am\(3) & !\cont|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(3),
	datad => VCC,
	cin => \cont|Add0~3\,
	combout => \cont|Add0~4_combout\,
	cout => \cont|Add0~5\);

\cont|contador_am~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~5_combout\ = (\b3~input_o\ & (!\cont|Add1~4_combout\)) # (!\b3~input_o\ & ((!\cont|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~4_combout\,
	datab => \cont|Add0~4_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~5_combout\);

\cont|contador_am[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~5_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(3));

\cont|contador_am~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~6_combout\ = (\cont|Add0~6_combout\ & (!\b3~input_o\ & !\cont|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add0~6_combout\,
	datac => \b3~input_o\,
	datad => \cont|Equal0~10_combout\,
	combout => \cont|contador_am~6_combout\);

\cont|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~6_combout\ = (\cont|contador_am\(4) & ((\cont|Add1~5\) # (GND))) # (!\cont|contador_am\(4) & (!\cont|Add1~5\))
-- \cont|Add1~7\ = CARRY((\cont|contador_am\(4)) # (!\cont|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(4),
	datad => VCC,
	cin => \cont|Add1~5\,
	combout => \cont|Add1~6_combout\,
	cout => \cont|Add1~7\);

\cont|contador_am~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~7_combout\ = (!\cont|contador_am~6_combout\ & (((!\cont|Equal1~1_combout\ & !\cont|Add1~6_combout\)) # (!\b3~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~6_combout\,
	datab => \b3~input_o\,
	datac => \cont|Equal1~1_combout\,
	datad => \cont|Add1~6_combout\,
	combout => \cont|contador_am~7_combout\);

\cont|contador_am[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~7_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(4));

\cont|contador_am~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~8_combout\ = (\b3~input_o\ & (\cont|Add1~8_combout\)) # (!\b3~input_o\ & ((\cont|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~8_combout\,
	datab => \cont|Add0~8_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~8_combout\);

\cont|contador_am[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~8_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(5));

\cont|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~0_combout\ = (!\cont|contador_am\(1) & (!\cont|contador_am\(5) & (!\cont|contador_am\(7) & !\cont|contador_am\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(1),
	datab => \cont|contador_am\(5),
	datac => \cont|contador_am\(7),
	datad => \cont|contador_am\(8),
	combout => \cont|Equal0~0_combout\);

\cont|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~20_combout\ = (\cont|contador_am\(11) & (\cont|Add1~19\ $ (GND))) # (!\cont|contador_am\(11) & (!\cont|Add1~19\ & VCC))
-- \cont|Add1~21\ = CARRY((\cont|contador_am\(11) & !\cont|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(11),
	datad => VCC,
	cin => \cont|Add1~19\,
	combout => \cont|Add1~20_combout\,
	cout => \cont|Add1~21\);

\cont|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~20_combout\ = (\cont|contador_am\(11) & ((GND) # (!\cont|Add0~19\))) # (!\cont|contador_am\(11) & (\cont|Add0~19\ $ (GND)))
-- \cont|Add0~21\ = CARRY((\cont|contador_am\(11)) # (!\cont|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(11),
	datad => VCC,
	cin => \cont|Add0~19\,
	combout => \cont|Add0~20_combout\,
	cout => \cont|Add0~21\);

\cont|contador_am~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~16_combout\ = (\b3~input_o\ & (\cont|Add1~20_combout\)) # (!\b3~input_o\ & ((\cont|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~20_combout\,
	datab => \cont|Add0~20_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~16_combout\);

\cont|contador_am[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~16_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(11));

\cont|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~22_combout\ = (\cont|contador_am\(12) & (!\cont|Add1~21\)) # (!\cont|contador_am\(12) & ((\cont|Add1~21\) # (GND)))
-- \cont|Add1~23\ = CARRY((!\cont|Add1~21\) # (!\cont|contador_am\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(12),
	datad => VCC,
	cin => \cont|Add1~21\,
	combout => \cont|Add1~22_combout\,
	cout => \cont|Add1~23\);

\cont|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~22_combout\ = (\cont|contador_am\(12) & (\cont|Add0~21\ & VCC)) # (!\cont|contador_am\(12) & (!\cont|Add0~21\))
-- \cont|Add0~23\ = CARRY((!\cont|contador_am\(12) & !\cont|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(12),
	datad => VCC,
	cin => \cont|Add0~21\,
	combout => \cont|Add0~22_combout\,
	cout => \cont|Add0~23\);

\cont|contador_am~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~17_combout\ = (\b3~input_o\ & (\cont|Add1~22_combout\)) # (!\b3~input_o\ & ((\cont|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~22_combout\,
	datab => \cont|Add0~22_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~17_combout\);

\cont|contador_am[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~17_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(12));

\cont|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~24_combout\ = (\cont|contador_am\(13) & (\cont|Add1~23\ $ (GND))) # (!\cont|contador_am\(13) & (!\cont|Add1~23\ & VCC))
-- \cont|Add1~25\ = CARRY((\cont|contador_am\(13) & !\cont|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(13),
	datad => VCC,
	cin => \cont|Add1~23\,
	combout => \cont|Add1~24_combout\,
	cout => \cont|Add1~25\);

\cont|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~24_combout\ = (\cont|contador_am\(13) & ((GND) # (!\cont|Add0~23\))) # (!\cont|contador_am\(13) & (\cont|Add0~23\ $ (GND)))
-- \cont|Add0~25\ = CARRY((\cont|contador_am\(13)) # (!\cont|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(13),
	datad => VCC,
	cin => \cont|Add0~23\,
	combout => \cont|Add0~24_combout\,
	cout => \cont|Add0~25\);

\cont|contador_am~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~18_combout\ = (\b3~input_o\ & (\cont|Add1~24_combout\)) # (!\b3~input_o\ & ((\cont|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~24_combout\,
	datab => \cont|Add0~24_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~18_combout\);

\cont|contador_am[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~18_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(13));

\cont|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~1_combout\ = (!\cont|contador_am\(9) & (!\cont|contador_am\(11) & (!\cont|contador_am\(12) & !\cont|contador_am\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(9),
	datab => \cont|contador_am\(11),
	datac => \cont|contador_am\(12),
	datad => \cont|contador_am\(13),
	combout => \cont|Equal0~1_combout\);

\cont|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~26_combout\ = (\cont|contador_am\(14) & (!\cont|Add1~25\)) # (!\cont|contador_am\(14) & ((\cont|Add1~25\) # (GND)))
-- \cont|Add1~27\ = CARRY((!\cont|Add1~25\) # (!\cont|contador_am\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(14),
	datad => VCC,
	cin => \cont|Add1~25\,
	combout => \cont|Add1~26_combout\,
	cout => \cont|Add1~27\);

\cont|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~26_combout\ = (\cont|contador_am\(14) & (\cont|Add0~25\ & VCC)) # (!\cont|contador_am\(14) & (!\cont|Add0~25\))
-- \cont|Add0~27\ = CARRY((!\cont|contador_am\(14) & !\cont|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(14),
	datad => VCC,
	cin => \cont|Add0~25\,
	combout => \cont|Add0~26_combout\,
	cout => \cont|Add0~27\);

\cont|contador_am~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~19_combout\ = (\b3~input_o\ & (\cont|Add1~26_combout\)) # (!\b3~input_o\ & ((\cont|Add0~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~26_combout\,
	datab => \cont|Add0~26_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~19_combout\);

\cont|contador_am[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~19_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(14));

\cont|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~28_combout\ = (\cont|contador_am\(15) & (\cont|Add1~27\ $ (GND))) # (!\cont|contador_am\(15) & (!\cont|Add1~27\ & VCC))
-- \cont|Add1~29\ = CARRY((\cont|contador_am\(15) & !\cont|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(15),
	datad => VCC,
	cin => \cont|Add1~27\,
	combout => \cont|Add1~28_combout\,
	cout => \cont|Add1~29\);

\cont|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~28_combout\ = (\cont|contador_am\(15) & ((GND) # (!\cont|Add0~27\))) # (!\cont|contador_am\(15) & (\cont|Add0~27\ $ (GND)))
-- \cont|Add0~29\ = CARRY((\cont|contador_am\(15)) # (!\cont|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(15),
	datad => VCC,
	cin => \cont|Add0~27\,
	combout => \cont|Add0~28_combout\,
	cout => \cont|Add0~29\);

\cont|contador_am~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~20_combout\ = (\b3~input_o\ & (\cont|Add1~28_combout\)) # (!\b3~input_o\ & ((\cont|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~28_combout\,
	datab => \cont|Add0~28_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~20_combout\);

\cont|contador_am[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~20_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(15));

\cont|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~30_combout\ = (\cont|contador_am\(16) & (!\cont|Add1~29\)) # (!\cont|contador_am\(16) & ((\cont|Add1~29\) # (GND)))
-- \cont|Add1~31\ = CARRY((!\cont|Add1~29\) # (!\cont|contador_am\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(16),
	datad => VCC,
	cin => \cont|Add1~29\,
	combout => \cont|Add1~30_combout\,
	cout => \cont|Add1~31\);

\cont|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~30_combout\ = (\cont|contador_am\(16) & (\cont|Add0~29\ & VCC)) # (!\cont|contador_am\(16) & (!\cont|Add0~29\))
-- \cont|Add0~31\ = CARRY((!\cont|contador_am\(16) & !\cont|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(16),
	datad => VCC,
	cin => \cont|Add0~29\,
	combout => \cont|Add0~30_combout\,
	cout => \cont|Add0~31\);

\cont|contador_am~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~21_combout\ = (\b3~input_o\ & (\cont|Add1~30_combout\)) # (!\b3~input_o\ & ((\cont|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~30_combout\,
	datab => \cont|Add0~30_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~21_combout\);

\cont|contador_am[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~21_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(16));

\cont|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~32_combout\ = (\cont|contador_am\(17) & (\cont|Add1~31\ $ (GND))) # (!\cont|contador_am\(17) & (!\cont|Add1~31\ & VCC))
-- \cont|Add1~33\ = CARRY((\cont|contador_am\(17) & !\cont|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(17),
	datad => VCC,
	cin => \cont|Add1~31\,
	combout => \cont|Add1~32_combout\,
	cout => \cont|Add1~33\);

\cont|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~32_combout\ = (\cont|contador_am\(17) & ((GND) # (!\cont|Add0~31\))) # (!\cont|contador_am\(17) & (\cont|Add0~31\ $ (GND)))
-- \cont|Add0~33\ = CARRY((\cont|contador_am\(17)) # (!\cont|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(17),
	datad => VCC,
	cin => \cont|Add0~31\,
	combout => \cont|Add0~32_combout\,
	cout => \cont|Add0~33\);

\cont|contador_am~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~22_combout\ = (\b3~input_o\ & (\cont|Add1~32_combout\)) # (!\b3~input_o\ & ((\cont|Add0~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~32_combout\,
	datab => \cont|Add0~32_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~22_combout\);

\cont|contador_am[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~22_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(17));

\cont|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~2_combout\ = (!\cont|contador_am\(14) & (!\cont|contador_am\(15) & (!\cont|contador_am\(16) & !\cont|contador_am\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(14),
	datab => \cont|contador_am\(15),
	datac => \cont|contador_am\(16),
	datad => \cont|contador_am\(17),
	combout => \cont|Equal0~2_combout\);

\cont|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~34_combout\ = (\cont|contador_am\(18) & (!\cont|Add1~33\)) # (!\cont|contador_am\(18) & ((\cont|Add1~33\) # (GND)))
-- \cont|Add1~35\ = CARRY((!\cont|Add1~33\) # (!\cont|contador_am\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(18),
	datad => VCC,
	cin => \cont|Add1~33\,
	combout => \cont|Add1~34_combout\,
	cout => \cont|Add1~35\);

\cont|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~34_combout\ = (\cont|contador_am\(18) & (\cont|Add0~33\ & VCC)) # (!\cont|contador_am\(18) & (!\cont|Add0~33\))
-- \cont|Add0~35\ = CARRY((!\cont|contador_am\(18) & !\cont|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(18),
	datad => VCC,
	cin => \cont|Add0~33\,
	combout => \cont|Add0~34_combout\,
	cout => \cont|Add0~35\);

\cont|contador_am~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~23_combout\ = (\b3~input_o\ & (\cont|Add1~34_combout\)) # (!\b3~input_o\ & ((\cont|Add0~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~34_combout\,
	datab => \cont|Add0~34_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~23_combout\);

\cont|contador_am[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~23_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(18));

\cont|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~36_combout\ = (\cont|contador_am\(19) & (\cont|Add1~35\ $ (GND))) # (!\cont|contador_am\(19) & (!\cont|Add1~35\ & VCC))
-- \cont|Add1~37\ = CARRY((\cont|contador_am\(19) & !\cont|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(19),
	datad => VCC,
	cin => \cont|Add1~35\,
	combout => \cont|Add1~36_combout\,
	cout => \cont|Add1~37\);

\cont|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~36_combout\ = (\cont|contador_am\(19) & ((GND) # (!\cont|Add0~35\))) # (!\cont|contador_am\(19) & (\cont|Add0~35\ $ (GND)))
-- \cont|Add0~37\ = CARRY((\cont|contador_am\(19)) # (!\cont|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(19),
	datad => VCC,
	cin => \cont|Add0~35\,
	combout => \cont|Add0~36_combout\,
	cout => \cont|Add0~37\);

\cont|contador_am~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~24_combout\ = (\b3~input_o\ & (\cont|Add1~36_combout\)) # (!\b3~input_o\ & ((\cont|Add0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~36_combout\,
	datab => \cont|Add0~36_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~24_combout\);

\cont|contador_am[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~24_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(19));

\cont|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~38_combout\ = (\cont|contador_am\(20) & (!\cont|Add1~37\)) # (!\cont|contador_am\(20) & ((\cont|Add1~37\) # (GND)))
-- \cont|Add1~39\ = CARRY((!\cont|Add1~37\) # (!\cont|contador_am\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(20),
	datad => VCC,
	cin => \cont|Add1~37\,
	combout => \cont|Add1~38_combout\,
	cout => \cont|Add1~39\);

\cont|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~38_combout\ = (\cont|contador_am\(20) & (\cont|Add0~37\ & VCC)) # (!\cont|contador_am\(20) & (!\cont|Add0~37\))
-- \cont|Add0~39\ = CARRY((!\cont|contador_am\(20) & !\cont|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(20),
	datad => VCC,
	cin => \cont|Add0~37\,
	combout => \cont|Add0~38_combout\,
	cout => \cont|Add0~39\);

\cont|contador_am~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~25_combout\ = (\b3~input_o\ & (\cont|Add1~38_combout\)) # (!\b3~input_o\ & ((\cont|Add0~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~38_combout\,
	datab => \cont|Add0~38_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~25_combout\);

\cont|contador_am[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~25_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(20));

\cont|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~40_combout\ = (\cont|contador_am\(21) & (\cont|Add1~39\ $ (GND))) # (!\cont|contador_am\(21) & (!\cont|Add1~39\ & VCC))
-- \cont|Add1~41\ = CARRY((\cont|contador_am\(21) & !\cont|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(21),
	datad => VCC,
	cin => \cont|Add1~39\,
	combout => \cont|Add1~40_combout\,
	cout => \cont|Add1~41\);

\cont|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~40_combout\ = (\cont|contador_am\(21) & ((GND) # (!\cont|Add0~39\))) # (!\cont|contador_am\(21) & (\cont|Add0~39\ $ (GND)))
-- \cont|Add0~41\ = CARRY((\cont|contador_am\(21)) # (!\cont|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(21),
	datad => VCC,
	cin => \cont|Add0~39\,
	combout => \cont|Add0~40_combout\,
	cout => \cont|Add0~41\);

\cont|contador_am~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~26_combout\ = (\b3~input_o\ & (\cont|Add1~40_combout\)) # (!\b3~input_o\ & ((\cont|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~40_combout\,
	datab => \cont|Add0~40_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~26_combout\);

\cont|contador_am[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~26_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(21));

\cont|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~3_combout\ = (!\cont|contador_am\(18) & (!\cont|contador_am\(19) & (!\cont|contador_am\(20) & !\cont|contador_am\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(18),
	datab => \cont|contador_am\(19),
	datac => \cont|contador_am\(20),
	datad => \cont|contador_am\(21),
	combout => \cont|Equal0~3_combout\);

\cont|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~4_combout\ = (\cont|Equal0~0_combout\ & (\cont|Equal0~1_combout\ & (\cont|Equal0~2_combout\ & \cont|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~0_combout\,
	datab => \cont|Equal0~1_combout\,
	datac => \cont|Equal0~2_combout\,
	datad => \cont|Equal0~3_combout\,
	combout => \cont|Equal0~4_combout\);

\cont|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~42_combout\ = (\cont|contador_am\(22) & (!\cont|Add1~41\)) # (!\cont|contador_am\(22) & ((\cont|Add1~41\) # (GND)))
-- \cont|Add1~43\ = CARRY((!\cont|Add1~41\) # (!\cont|contador_am\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(22),
	datad => VCC,
	cin => \cont|Add1~41\,
	combout => \cont|Add1~42_combout\,
	cout => \cont|Add1~43\);

\cont|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~42_combout\ = (\cont|contador_am\(22) & (\cont|Add0~41\ & VCC)) # (!\cont|contador_am\(22) & (!\cont|Add0~41\))
-- \cont|Add0~43\ = CARRY((!\cont|contador_am\(22) & !\cont|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(22),
	datad => VCC,
	cin => \cont|Add0~41\,
	combout => \cont|Add0~42_combout\,
	cout => \cont|Add0~43\);

\cont|contador_am~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~27_combout\ = (\b3~input_o\ & (\cont|Add1~42_combout\)) # (!\b3~input_o\ & ((\cont|Add0~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~42_combout\,
	datab => \cont|Add0~42_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~27_combout\);

\cont|contador_am[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~27_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(22));

\cont|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~44_combout\ = (\cont|contador_am\(23) & (\cont|Add1~43\ $ (GND))) # (!\cont|contador_am\(23) & (!\cont|Add1~43\ & VCC))
-- \cont|Add1~45\ = CARRY((\cont|contador_am\(23) & !\cont|Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(23),
	datad => VCC,
	cin => \cont|Add1~43\,
	combout => \cont|Add1~44_combout\,
	cout => \cont|Add1~45\);

\cont|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~44_combout\ = (\cont|contador_am\(23) & ((GND) # (!\cont|Add0~43\))) # (!\cont|contador_am\(23) & (\cont|Add0~43\ $ (GND)))
-- \cont|Add0~45\ = CARRY((\cont|contador_am\(23)) # (!\cont|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(23),
	datad => VCC,
	cin => \cont|Add0~43\,
	combout => \cont|Add0~44_combout\,
	cout => \cont|Add0~45\);

\cont|contador_am~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~28_combout\ = (\b3~input_o\ & (\cont|Add1~44_combout\)) # (!\b3~input_o\ & ((\cont|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~44_combout\,
	datab => \cont|Add0~44_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~28_combout\);

\cont|contador_am[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~28_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(23));

\cont|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~46_combout\ = (\cont|contador_am\(24) & (!\cont|Add1~45\)) # (!\cont|contador_am\(24) & ((\cont|Add1~45\) # (GND)))
-- \cont|Add1~47\ = CARRY((!\cont|Add1~45\) # (!\cont|contador_am\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(24),
	datad => VCC,
	cin => \cont|Add1~45\,
	combout => \cont|Add1~46_combout\,
	cout => \cont|Add1~47\);

\cont|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~46_combout\ = (\cont|contador_am\(24) & (\cont|Add0~45\ & VCC)) # (!\cont|contador_am\(24) & (!\cont|Add0~45\))
-- \cont|Add0~47\ = CARRY((!\cont|contador_am\(24) & !\cont|Add0~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(24),
	datad => VCC,
	cin => \cont|Add0~45\,
	combout => \cont|Add0~46_combout\,
	cout => \cont|Add0~47\);

\cont|contador_am~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~29_combout\ = (\b3~input_o\ & (\cont|Add1~46_combout\)) # (!\b3~input_o\ & ((\cont|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~46_combout\,
	datab => \cont|Add0~46_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~29_combout\);

\cont|contador_am[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~29_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(24));

\cont|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~48_combout\ = (\cont|contador_am\(25) & (\cont|Add1~47\ $ (GND))) # (!\cont|contador_am\(25) & (!\cont|Add1~47\ & VCC))
-- \cont|Add1~49\ = CARRY((\cont|contador_am\(25) & !\cont|Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(25),
	datad => VCC,
	cin => \cont|Add1~47\,
	combout => \cont|Add1~48_combout\,
	cout => \cont|Add1~49\);

\cont|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~48_combout\ = (\cont|contador_am\(25) & ((GND) # (!\cont|Add0~47\))) # (!\cont|contador_am\(25) & (\cont|Add0~47\ $ (GND)))
-- \cont|Add0~49\ = CARRY((\cont|contador_am\(25)) # (!\cont|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(25),
	datad => VCC,
	cin => \cont|Add0~47\,
	combout => \cont|Add0~48_combout\,
	cout => \cont|Add0~49\);

\cont|contador_am~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~30_combout\ = (\b3~input_o\ & (\cont|Add1~48_combout\)) # (!\b3~input_o\ & ((\cont|Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~48_combout\,
	datab => \cont|Add0~48_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~30_combout\);

\cont|contador_am[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~30_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(25));

\cont|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~5_combout\ = (!\cont|contador_am\(22) & (!\cont|contador_am\(23) & (!\cont|contador_am\(24) & !\cont|contador_am\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(22),
	datab => \cont|contador_am\(23),
	datac => \cont|contador_am\(24),
	datad => \cont|contador_am\(25),
	combout => \cont|Equal0~5_combout\);

\cont|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~50_combout\ = (\cont|contador_am\(26) & (!\cont|Add1~49\)) # (!\cont|contador_am\(26) & ((\cont|Add1~49\) # (GND)))
-- \cont|Add1~51\ = CARRY((!\cont|Add1~49\) # (!\cont|contador_am\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(26),
	datad => VCC,
	cin => \cont|Add1~49\,
	combout => \cont|Add1~50_combout\,
	cout => \cont|Add1~51\);

\cont|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~50_combout\ = (\cont|contador_am\(26) & (\cont|Add0~49\ & VCC)) # (!\cont|contador_am\(26) & (!\cont|Add0~49\))
-- \cont|Add0~51\ = CARRY((!\cont|contador_am\(26) & !\cont|Add0~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(26),
	datad => VCC,
	cin => \cont|Add0~49\,
	combout => \cont|Add0~50_combout\,
	cout => \cont|Add0~51\);

\cont|contador_am~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~31_combout\ = (\b3~input_o\ & (\cont|Add1~50_combout\)) # (!\b3~input_o\ & ((\cont|Add0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~50_combout\,
	datab => \cont|Add0~50_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~31_combout\);

\cont|contador_am[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~31_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(26));

\cont|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~52_combout\ = (\cont|contador_am\(27) & (\cont|Add1~51\ $ (GND))) # (!\cont|contador_am\(27) & (!\cont|Add1~51\ & VCC))
-- \cont|Add1~53\ = CARRY((\cont|contador_am\(27) & !\cont|Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(27),
	datad => VCC,
	cin => \cont|Add1~51\,
	combout => \cont|Add1~52_combout\,
	cout => \cont|Add1~53\);

\cont|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~52_combout\ = (\cont|contador_am\(27) & ((GND) # (!\cont|Add0~51\))) # (!\cont|contador_am\(27) & (\cont|Add0~51\ $ (GND)))
-- \cont|Add0~53\ = CARRY((\cont|contador_am\(27)) # (!\cont|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(27),
	datad => VCC,
	cin => \cont|Add0~51\,
	combout => \cont|Add0~52_combout\,
	cout => \cont|Add0~53\);

\cont|contador_am~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~32_combout\ = (\b3~input_o\ & (\cont|Add1~52_combout\)) # (!\b3~input_o\ & ((\cont|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~52_combout\,
	datab => \cont|Add0~52_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~32_combout\);

\cont|contador_am[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~32_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(27));

\cont|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~54_combout\ = (\cont|contador_am\(28) & (!\cont|Add1~53\)) # (!\cont|contador_am\(28) & ((\cont|Add1~53\) # (GND)))
-- \cont|Add1~55\ = CARRY((!\cont|Add1~53\) # (!\cont|contador_am\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(28),
	datad => VCC,
	cin => \cont|Add1~53\,
	combout => \cont|Add1~54_combout\,
	cout => \cont|Add1~55\);

\cont|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~54_combout\ = (\cont|contador_am\(28) & (\cont|Add0~53\ & VCC)) # (!\cont|contador_am\(28) & (!\cont|Add0~53\))
-- \cont|Add0~55\ = CARRY((!\cont|contador_am\(28) & !\cont|Add0~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(28),
	datad => VCC,
	cin => \cont|Add0~53\,
	combout => \cont|Add0~54_combout\,
	cout => \cont|Add0~55\);

\cont|contador_am~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~33_combout\ = (\b3~input_o\ & (\cont|Add1~54_combout\)) # (!\b3~input_o\ & ((\cont|Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~54_combout\,
	datab => \cont|Add0~54_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~33_combout\);

\cont|contador_am[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~33_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(28));

\cont|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~56_combout\ = (\cont|contador_am\(29) & (\cont|Add1~55\ $ (GND))) # (!\cont|contador_am\(29) & (!\cont|Add1~55\ & VCC))
-- \cont|Add1~57\ = CARRY((\cont|contador_am\(29) & !\cont|Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(29),
	datad => VCC,
	cin => \cont|Add1~55\,
	combout => \cont|Add1~56_combout\,
	cout => \cont|Add1~57\);

\cont|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~56_combout\ = (\cont|contador_am\(29) & ((GND) # (!\cont|Add0~55\))) # (!\cont|contador_am\(29) & (\cont|Add0~55\ $ (GND)))
-- \cont|Add0~57\ = CARRY((\cont|contador_am\(29)) # (!\cont|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(29),
	datad => VCC,
	cin => \cont|Add0~55\,
	combout => \cont|Add0~56_combout\,
	cout => \cont|Add0~57\);

\cont|contador_am~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~34_combout\ = (\b3~input_o\ & (\cont|Add1~56_combout\)) # (!\b3~input_o\ & ((\cont|Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~56_combout\,
	datab => \cont|Add0~56_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~34_combout\);

\cont|contador_am[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~34_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(29));

\cont|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~6_combout\ = (!\cont|contador_am\(26) & (!\cont|contador_am\(27) & (!\cont|contador_am\(28) & !\cont|contador_am\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(26),
	datab => \cont|contador_am\(27),
	datac => \cont|contador_am\(28),
	datad => \cont|contador_am\(29),
	combout => \cont|Equal0~6_combout\);

\cont|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~58_combout\ = (\cont|contador_am\(30) & (!\cont|Add1~57\)) # (!\cont|contador_am\(30) & ((\cont|Add1~57\) # (GND)))
-- \cont|Add1~59\ = CARRY((!\cont|Add1~57\) # (!\cont|contador_am\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(30),
	datad => VCC,
	cin => \cont|Add1~57\,
	combout => \cont|Add1~58_combout\,
	cout => \cont|Add1~59\);

\cont|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~58_combout\ = (\cont|contador_am\(30) & (\cont|Add0~57\ & VCC)) # (!\cont|contador_am\(30) & (!\cont|Add0~57\))
-- \cont|Add0~59\ = CARRY((!\cont|contador_am\(30) & !\cont|Add0~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(30),
	datad => VCC,
	cin => \cont|Add0~57\,
	combout => \cont|Add0~58_combout\,
	cout => \cont|Add0~59\);

\cont|contador_am~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~35_combout\ = (\b3~input_o\ & (\cont|Add1~58_combout\)) # (!\b3~input_o\ & ((\cont|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~58_combout\,
	datab => \cont|Add0~58_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~35_combout\);

\cont|contador_am[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~35_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(30));

\cont|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add1~60_combout\ = \cont|contador_am\(31) $ (!\cont|Add1~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(31),
	cin => \cont|Add1~59\,
	combout => \cont|Add1~60_combout\);

\cont|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add0~60_combout\ = \cont|contador_am\(31) $ (\cont|Add0~59\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(31),
	cin => \cont|Add0~59\,
	combout => \cont|Add0~60_combout\);

\cont|contador_am~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~36_combout\ = (\b3~input_o\ & (\cont|Add1~60_combout\)) # (!\b3~input_o\ & ((\cont|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~60_combout\,
	datab => \cont|Add0~60_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_am~36_combout\);

\cont|contador_am[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~36_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(31));

\cont|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~7_combout\ = (!\cont|contador_am\(30) & !\cont|contador_am\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cont|contador_am\(30),
	datad => \cont|contador_am\(31),
	combout => \cont|Equal0~7_combout\);

\cont|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~8_combout\ = (\cont|Equal0~4_combout\ & (\cont|Equal0~5_combout\ & (\cont|Equal0~6_combout\ & \cont|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~4_combout\,
	datab => \cont|Equal0~5_combout\,
	datac => \cont|Equal0~6_combout\,
	datad => \cont|Equal0~7_combout\,
	combout => \cont|Equal0~8_combout\);

\cont|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal0~10_combout\ = (\cont|Equal0~8_combout\ & (\cont|Equal0~9_combout\ & !\cont|contador_am\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal0~8_combout\,
	datab => \cont|Equal0~9_combout\,
	datad => \cont|contador_am\(10),
	combout => \cont|Equal0~10_combout\);

\cont|contador_am~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~0_combout\ = (\b3~input_o\ & (\cont|Add1~0_combout\)) # (!\b3~input_o\ & (((\cont|Add0~0_combout\ & !\cont|Equal0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add1~0_combout\,
	datab => \b3~input_o\,
	datac => \cont|Add0~0_combout\,
	datad => \cont|Equal0~10_combout\,
	combout => \cont|contador_am~0_combout\);

\cont|contador_am~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_am~2_combout\ = (\cont|contador_am~0_combout\ & !\cont|contador_am[29]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am~0_combout\,
	datad => \cont|contador_am[29]~1_combout\,
	combout => \cont|contador_am~2_combout\);

\cont|contador_am[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_am~2_combout\,
	ena => \cont|contador_am[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_am\(1));

\cont|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~2_combout\ = (\cont|contador_fm\(1) & (!\cont|Add2~1\)) # (!\cont|contador_fm\(1) & (\cont|Add2~1\ & VCC))
-- \cont|Add2~3\ = CARRY((\cont|contador_fm\(1) & !\cont|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datad => VCC,
	cin => \cont|Add2~1\,
	combout => \cont|Add2~2_combout\,
	cout => \cont|Add2~3\);

\cont|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~2_combout\ = (\cont|contador_fm\(1) & ((\cont|Add3~1\) # (GND))) # (!\cont|contador_fm\(1) & (!\cont|Add3~1\))
-- \cont|Add3~3\ = CARRY((\cont|contador_fm\(1)) # (!\cont|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(1),
	datad => VCC,
	cin => \cont|Add3~1\,
	combout => \cont|Add3~2_combout\,
	cout => \cont|Add3~3\);

\cont|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~4_combout\ = (\cont|contador_fm\(2) & ((GND) # (!\cont|Add3~3\))) # (!\cont|contador_fm\(2) & (\cont|Add3~3\ $ (GND)))
-- \cont|Add3~5\ = CARRY((\cont|contador_fm\(2)) # (!\cont|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(2),
	datad => VCC,
	cin => \cont|Add3~3\,
	combout => \cont|Add3~4_combout\,
	cout => \cont|Add3~5\);

\cont|contador_fm~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~5_combout\ = (\b3~input_o\ & \cont|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b3~input_o\,
	datab => \cont|Add3~4_combout\,
	combout => \cont|contador_fm~5_combout\);

\cont|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~4_combout\ = (\cont|contador_fm\(2) & (\cont|Add2~3\ $ (GND))) # (!\cont|contador_fm\(2) & (!\cont|Add2~3\ & VCC))
-- \cont|Add2~5\ = CARRY((\cont|contador_fm\(2) & !\cont|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(2),
	datad => VCC,
	cin => \cont|Add2~3\,
	combout => \cont|Add2~4_combout\,
	cout => \cont|Add2~5\);

\cont|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~6_combout\ = (\cont|contador_fm\(3) & ((\cont|Add3~5\) # (GND))) # (!\cont|contador_fm\(3) & (!\cont|Add3~5\))
-- \cont|Add3~7\ = CARRY((\cont|contador_fm\(3)) # (!\cont|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(3),
	datad => VCC,
	cin => \cont|Add3~5\,
	combout => \cont|Add3~6_combout\,
	cout => \cont|Add3~7\);

\cont|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~8_combout\ = (\cont|contador_fm\(4) & (\cont|Add3~7\ $ (GND))) # (!\cont|contador_fm\(4) & (!\cont|Add3~7\ & VCC))
-- \cont|Add3~9\ = CARRY((\cont|contador_fm\(4) & !\cont|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datad => VCC,
	cin => \cont|Add3~7\,
	combout => \cont|Add3~8_combout\,
	cout => \cont|Add3~9\);

\cont|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~10_combout\ = (\cont|contador_fm\(5) & ((\cont|Add3~9\) # (GND))) # (!\cont|contador_fm\(5) & (!\cont|Add3~9\))
-- \cont|Add3~11\ = CARRY((\cont|contador_fm\(5)) # (!\cont|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(5),
	datad => VCC,
	cin => \cont|Add3~9\,
	combout => \cont|Add3~10_combout\,
	cout => \cont|Add3~11\);

\cont|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~6_combout\ = (\cont|contador_fm\(3) & (!\cont|Add2~5\)) # (!\cont|contador_fm\(3) & (\cont|Add2~5\ & VCC))
-- \cont|Add2~7\ = CARRY((\cont|contador_fm\(3) & !\cont|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(3),
	datad => VCC,
	cin => \cont|Add2~5\,
	combout => \cont|Add2~6_combout\,
	cout => \cont|Add2~7\);

\cont|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~8_combout\ = (\cont|contador_fm\(4) & ((GND) # (!\cont|Add2~7\))) # (!\cont|contador_fm\(4) & (\cont|Add2~7\ $ (GND)))
-- \cont|Add2~9\ = CARRY((\cont|contador_fm\(4)) # (!\cont|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datad => VCC,
	cin => \cont|Add2~7\,
	combout => \cont|Add2~8_combout\,
	cout => \cont|Add2~9\);

\cont|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~10_combout\ = (\cont|contador_fm\(5) & (!\cont|Add2~9\)) # (!\cont|contador_fm\(5) & (\cont|Add2~9\ & VCC))
-- \cont|Add2~11\ = CARRY((\cont|contador_fm\(5) & !\cont|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(5),
	datad => VCC,
	cin => \cont|Add2~9\,
	combout => \cont|Add2~10_combout\,
	cout => \cont|Add2~11\);

\cont|contador_fm~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~11_combout\ = (\b3~input_o\ & (!\cont|Add3~10_combout\)) # (!\b3~input_o\ & ((!\cont|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~10_combout\,
	datab => \cont|Add2~10_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~11_combout\);

\cont|contador_fm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~11_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(5));

\cont|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~12_combout\ = (\cont|contador_fm\(6) & (\cont|Add2~11\ $ (GND))) # (!\cont|contador_fm\(6) & ((GND) # (!\cont|Add2~11\)))
-- \cont|Add2~13\ = CARRY((!\cont|Add2~11\) # (!\cont|contador_fm\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(6),
	datad => VCC,
	cin => \cont|Add2~11\,
	combout => \cont|Add2~12_combout\,
	cout => \cont|Add2~13\);

\cont|contador_fm~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~12_combout\ = (\cont|contador_fm~2_combout\ & \cont|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~2_combout\,
	datab => \cont|Add2~12_combout\,
	combout => \cont|contador_fm~12_combout\);

\cont|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~12_combout\ = (\cont|contador_fm\(6) & (!\cont|Add3~11\ & VCC)) # (!\cont|contador_fm\(6) & (\cont|Add3~11\ $ (GND)))
-- \cont|Add3~13\ = CARRY((!\cont|contador_fm\(6) & !\cont|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(6),
	datad => VCC,
	cin => \cont|Add3~11\,
	combout => \cont|Add3~12_combout\,
	cout => \cont|Add3~13\);

\cont|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~14_combout\ = (\cont|contador_fm\(7) & (!\cont|Add3~13\)) # (!\cont|contador_fm\(7) & ((\cont|Add3~13\) # (GND)))
-- \cont|Add3~15\ = CARRY((!\cont|Add3~13\) # (!\cont|contador_fm\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(7),
	datad => VCC,
	cin => \cont|Add3~13\,
	combout => \cont|Add3~14_combout\,
	cout => \cont|Add3~15\);

\cont|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~14_combout\ = (\cont|contador_fm\(7) & (\cont|Add2~13\ & VCC)) # (!\cont|contador_fm\(7) & (!\cont|Add2~13\))
-- \cont|Add2~15\ = CARRY((!\cont|contador_fm\(7) & !\cont|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(7),
	datad => VCC,
	cin => \cont|Add2~13\,
	combout => \cont|Add2~14_combout\,
	cout => \cont|Add2~15\);

\cont|contador_fm~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~14_combout\ = (\b3~input_o\ & (\cont|Add3~14_combout\)) # (!\b3~input_o\ & ((\cont|Add2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~14_combout\,
	datab => \cont|Add2~14_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~14_combout\);

\cont|contador_fm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~14_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(7));

\cont|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~16_combout\ = (\cont|contador_fm\(8) & (\cont|Add2~15\ $ (GND))) # (!\cont|contador_fm\(8) & ((GND) # (!\cont|Add2~15\)))
-- \cont|Add2~17\ = CARRY((!\cont|Add2~15\) # (!\cont|contador_fm\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datad => VCC,
	cin => \cont|Add2~15\,
	combout => \cont|Add2~16_combout\,
	cout => \cont|Add2~17\);

\cont|contador_fm~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~15_combout\ = (\cont|contador_fm~2_combout\ & \cont|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~2_combout\,
	datab => \cont|Add2~16_combout\,
	combout => \cont|contador_fm~15_combout\);

\cont|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~16_combout\ = (\cont|contador_fm\(8) & (!\cont|Add3~15\ & VCC)) # (!\cont|contador_fm\(8) & (\cont|Add3~15\ $ (GND)))
-- \cont|Add3~17\ = CARRY((!\cont|contador_fm\(8) & !\cont|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datad => VCC,
	cin => \cont|Add3~15\,
	combout => \cont|Add3~16_combout\,
	cout => \cont|Add3~17\);

\cont|contador_fm~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~16_combout\ = (!\cont|contador_fm~15_combout\ & (((!\cont|Equal3~2_combout\ & !\cont|Add3~16_combout\)) # (!\b3~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~15_combout\,
	datab => \b3~input_o\,
	datac => \cont|Equal3~2_combout\,
	datad => \cont|Add3~16_combout\,
	combout => \cont|contador_fm~16_combout\);

\cont|contador_fm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~16_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(8));

\cont|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~18_combout\ = (\cont|contador_fm\(9) & (!\cont|Add2~17\)) # (!\cont|contador_fm\(9) & (\cont|Add2~17\ & VCC))
-- \cont|Add2~19\ = CARRY((\cont|contador_fm\(9) & !\cont|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(9),
	datad => VCC,
	cin => \cont|Add2~17\,
	combout => \cont|Add2~18_combout\,
	cout => \cont|Add2~19\);

\cont|contador_fm~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~17_combout\ = (\cont|contador_fm~2_combout\ & \cont|Add2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~2_combout\,
	datab => \cont|Add2~18_combout\,
	combout => \cont|contador_fm~17_combout\);

\cont|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~18_combout\ = (\cont|contador_fm\(9) & ((\cont|Add3~17\) # (GND))) # (!\cont|contador_fm\(9) & (!\cont|Add3~17\))
-- \cont|Add3~19\ = CARRY((\cont|contador_fm\(9)) # (!\cont|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(9),
	datad => VCC,
	cin => \cont|Add3~17\,
	combout => \cont|Add3~18_combout\,
	cout => \cont|Add3~19\);

\cont|contador_fm~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~18_combout\ = (!\cont|contador_fm~17_combout\ & (((!\cont|Equal3~2_combout\ & !\cont|Add3~18_combout\)) # (!\b3~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~17_combout\,
	datab => \b3~input_o\,
	datac => \cont|Equal3~2_combout\,
	datad => \cont|Add3~18_combout\,
	combout => \cont|contador_fm~18_combout\);

\cont|contador_fm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~18_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(9));

\cont|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~20_combout\ = (\cont|contador_fm\(10) & (\cont|Add3~19\ $ (GND))) # (!\cont|contador_fm\(10) & (!\cont|Add3~19\ & VCC))
-- \cont|Add3~21\ = CARRY((\cont|contador_fm\(10) & !\cont|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(10),
	datad => VCC,
	cin => \cont|Add3~19\,
	combout => \cont|Add3~20_combout\,
	cout => \cont|Add3~21\);

\cont|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~20_combout\ = (\cont|contador_fm\(10) & ((GND) # (!\cont|Add2~19\))) # (!\cont|contador_fm\(10) & (\cont|Add2~19\ $ (GND)))
-- \cont|Add2~21\ = CARRY((\cont|contador_fm\(10)) # (!\cont|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(10),
	datad => VCC,
	cin => \cont|Add2~19\,
	combout => \cont|Add2~20_combout\,
	cout => \cont|Add2~21\);

\cont|contador_fm~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~19_combout\ = (\b3~input_o\ & (\cont|Add3~20_combout\)) # (!\b3~input_o\ & (((\cont|Equal2~10_combout\) # (\cont|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~20_combout\,
	datab => \cont|Equal2~10_combout\,
	datac => \cont|Add2~20_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~19_combout\);

\cont|contador_fm~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~20_combout\ = (\cont|contador_fm~19_combout\ & !\cont|contador_fm[10]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~19_combout\,
	datad => \cont|contador_fm[10]~6_combout\,
	combout => \cont|contador_fm~20_combout\);

\cont|contador_fm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~20_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(10));

\cont|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~1_combout\ = (\cont|contador_fm\(8) & (\cont|contador_fm\(9) & \cont|contador_fm\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(8),
	datab => \cont|contador_fm\(9),
	datac => \cont|contador_fm\(10),
	combout => \cont|Equal3~1_combout\);

\cont|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~2_combout\ = (\cont|Equal2~7_combout\ & (\cont|Equal3~0_combout\ & \cont|Equal3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~7_combout\,
	datab => \cont|Equal3~0_combout\,
	datac => \cont|Equal3~1_combout\,
	combout => \cont|Equal3~2_combout\);

\cont|contador_fm~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~13_combout\ = (!\cont|contador_fm~12_combout\ & (((!\cont|Equal3~2_combout\ & !\cont|Add3~12_combout\)) # (!\b3~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~12_combout\,
	datab => \b3~input_o\,
	datac => \cont|Equal3~2_combout\,
	datad => \cont|Add3~12_combout\,
	combout => \cont|contador_fm~13_combout\);

\cont|contador_fm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~13_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(6));

\cont|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~8_combout\ = (!\cont|contador_fm\(0) & (!\cont|contador_fm\(1) & (!\cont|contador_fm\(4) & !\cont|contador_fm\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(0),
	datab => \cont|contador_fm\(1),
	datac => \cont|contador_fm\(4),
	datad => \cont|contador_fm\(6),
	combout => \cont|Equal2~8_combout\);

\cont|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~9_combout\ = (!\cont|contador_fm\(8) & (!\cont|contador_fm\(9) & !\cont|contador_fm\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cont|contador_fm\(8),
	datac => \cont|contador_fm\(9),
	datad => \cont|contador_fm\(10),
	combout => \cont|Equal2~9_combout\);

\cont|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~10_combout\ = (\cont|Equal2~7_combout\ & (\cont|Equal2~8_combout\ & \cont|Equal2~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~7_combout\,
	datab => \cont|Equal2~8_combout\,
	datac => \cont|Equal2~9_combout\,
	combout => \cont|Equal2~10_combout\);

\cont|contador_fm~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~8_combout\ = (\b3~input_o\ & (!\cont|Add3~6_combout\)) # (!\b3~input_o\ & (((!\cont|Equal2~10_combout\ & !\cont|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~6_combout\,
	datab => \cont|Equal2~10_combout\,
	datac => \cont|Add2~6_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~8_combout\);

\cont|contador_fm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~8_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(3));

\cont|contador_fm~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~9_combout\ = (\b3~input_o\ & (\cont|Add3~8_combout\)) # (!\b3~input_o\ & (((\cont|Equal2~10_combout\) # (\cont|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~8_combout\,
	datab => \cont|Equal2~10_combout\,
	datac => \cont|Add2~8_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~9_combout\);

\cont|contador_fm~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~10_combout\ = (\cont|contador_fm~9_combout\ & !\cont|contador_fm[10]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~9_combout\,
	datad => \cont|contador_fm[10]~6_combout\,
	combout => \cont|contador_fm~10_combout\);

\cont|contador_fm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~10_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(4));

\cont|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal3~0_combout\ = (\cont|contador_fm\(0) & (\cont|contador_fm\(1) & (\cont|contador_fm\(4) & \cont|contador_fm\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(0),
	datab => \cont|contador_fm\(1),
	datac => \cont|contador_fm\(4),
	datad => \cont|contador_fm\(6),
	combout => \cont|Equal3~0_combout\);

\cont|contador_fm[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm[10]~6_combout\ = (\b3~input_o\ & (\cont|Equal2~7_combout\ & (\cont|Equal3~0_combout\ & \cont|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b3~input_o\,
	datab => \cont|Equal2~7_combout\,
	datac => \cont|Equal3~0_combout\,
	datad => \cont|Equal3~1_combout\,
	combout => \cont|contador_fm[10]~6_combout\);

\cont|contador_fm~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~7_combout\ = (!\cont|contador_fm[10]~6_combout\ & ((\cont|contador_fm~5_combout\) # ((\cont|contador_fm~2_combout\ & \cont|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm~5_combout\,
	datab => \cont|contador_fm~2_combout\,
	datac => \cont|Add2~4_combout\,
	datad => \cont|contador_fm[10]~6_combout\,
	combout => \cont|contador_fm~7_combout\);

\cont|contador_fm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~7_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(2));

\cont|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~0_combout\ = (!\cont|contador_fm\(2) & (!\cont|contador_fm\(3) & (!\cont|contador_fm\(5) & !\cont|contador_fm\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(2),
	datab => \cont|contador_fm\(3),
	datac => \cont|contador_fm\(5),
	datad => \cont|contador_fm\(7),
	combout => \cont|Equal2~0_combout\);

\cont|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~22_combout\ = (\cont|contador_fm\(11) & (!\cont|Add3~21\)) # (!\cont|contador_fm\(11) & ((\cont|Add3~21\) # (GND)))
-- \cont|Add3~23\ = CARRY((!\cont|Add3~21\) # (!\cont|contador_fm\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(11),
	datad => VCC,
	cin => \cont|Add3~21\,
	combout => \cont|Add3~22_combout\,
	cout => \cont|Add3~23\);

\cont|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~22_combout\ = (\cont|contador_fm\(11) & (\cont|Add2~21\ & VCC)) # (!\cont|contador_fm\(11) & (!\cont|Add2~21\))
-- \cont|Add2~23\ = CARRY((!\cont|contador_fm\(11) & !\cont|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(11),
	datad => VCC,
	cin => \cont|Add2~21\,
	combout => \cont|Add2~22_combout\,
	cout => \cont|Add2~23\);

\cont|contador_fm~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~21_combout\ = (\b3~input_o\ & (\cont|Add3~22_combout\)) # (!\b3~input_o\ & ((\cont|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~22_combout\,
	datab => \cont|Add2~22_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~21_combout\);

\cont|contador_fm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~21_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(11));

\cont|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~24_combout\ = (\cont|contador_fm\(12) & (\cont|Add3~23\ $ (GND))) # (!\cont|contador_fm\(12) & (!\cont|Add3~23\ & VCC))
-- \cont|Add3~25\ = CARRY((\cont|contador_fm\(12) & !\cont|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(12),
	datad => VCC,
	cin => \cont|Add3~23\,
	combout => \cont|Add3~24_combout\,
	cout => \cont|Add3~25\);

\cont|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~24_combout\ = (\cont|contador_fm\(12) & ((GND) # (!\cont|Add2~23\))) # (!\cont|contador_fm\(12) & (\cont|Add2~23\ $ (GND)))
-- \cont|Add2~25\ = CARRY((\cont|contador_fm\(12)) # (!\cont|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(12),
	datad => VCC,
	cin => \cont|Add2~23\,
	combout => \cont|Add2~24_combout\,
	cout => \cont|Add2~25\);

\cont|contador_fm~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~22_combout\ = (\b3~input_o\ & (\cont|Add3~24_combout\)) # (!\b3~input_o\ & ((\cont|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~24_combout\,
	datab => \cont|Add2~24_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~22_combout\);

\cont|contador_fm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~22_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(12));

\cont|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~26_combout\ = (\cont|contador_fm\(13) & (!\cont|Add3~25\)) # (!\cont|contador_fm\(13) & ((\cont|Add3~25\) # (GND)))
-- \cont|Add3~27\ = CARRY((!\cont|Add3~25\) # (!\cont|contador_fm\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(13),
	datad => VCC,
	cin => \cont|Add3~25\,
	combout => \cont|Add3~26_combout\,
	cout => \cont|Add3~27\);

\cont|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~26_combout\ = (\cont|contador_fm\(13) & (\cont|Add2~25\ & VCC)) # (!\cont|contador_fm\(13) & (!\cont|Add2~25\))
-- \cont|Add2~27\ = CARRY((!\cont|contador_fm\(13) & !\cont|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(13),
	datad => VCC,
	cin => \cont|Add2~25\,
	combout => \cont|Add2~26_combout\,
	cout => \cont|Add2~27\);

\cont|contador_fm~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~23_combout\ = (\b3~input_o\ & (\cont|Add3~26_combout\)) # (!\b3~input_o\ & ((\cont|Add2~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~26_combout\,
	datab => \cont|Add2~26_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~23_combout\);

\cont|contador_fm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~23_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(13));

\cont|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~28_combout\ = (\cont|contador_fm\(14) & (\cont|Add3~27\ $ (GND))) # (!\cont|contador_fm\(14) & (!\cont|Add3~27\ & VCC))
-- \cont|Add3~29\ = CARRY((\cont|contador_fm\(14) & !\cont|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(14),
	datad => VCC,
	cin => \cont|Add3~27\,
	combout => \cont|Add3~28_combout\,
	cout => \cont|Add3~29\);

\cont|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~28_combout\ = (\cont|contador_fm\(14) & ((GND) # (!\cont|Add2~27\))) # (!\cont|contador_fm\(14) & (\cont|Add2~27\ $ (GND)))
-- \cont|Add2~29\ = CARRY((\cont|contador_fm\(14)) # (!\cont|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(14),
	datad => VCC,
	cin => \cont|Add2~27\,
	combout => \cont|Add2~28_combout\,
	cout => \cont|Add2~29\);

\cont|contador_fm~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~24_combout\ = (\b3~input_o\ & (\cont|Add3~28_combout\)) # (!\b3~input_o\ & ((\cont|Add2~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~28_combout\,
	datab => \cont|Add2~28_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~24_combout\);

\cont|contador_fm[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~24_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(14));

\cont|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~1_combout\ = (!\cont|contador_fm\(11) & (!\cont|contador_fm\(12) & (!\cont|contador_fm\(13) & !\cont|contador_fm\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(11),
	datab => \cont|contador_fm\(12),
	datac => \cont|contador_fm\(13),
	datad => \cont|contador_fm\(14),
	combout => \cont|Equal2~1_combout\);

\cont|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~30_combout\ = (\cont|contador_fm\(15) & (!\cont|Add3~29\)) # (!\cont|contador_fm\(15) & ((\cont|Add3~29\) # (GND)))
-- \cont|Add3~31\ = CARRY((!\cont|Add3~29\) # (!\cont|contador_fm\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(15),
	datad => VCC,
	cin => \cont|Add3~29\,
	combout => \cont|Add3~30_combout\,
	cout => \cont|Add3~31\);

\cont|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~30_combout\ = (\cont|contador_fm\(15) & (\cont|Add2~29\ & VCC)) # (!\cont|contador_fm\(15) & (!\cont|Add2~29\))
-- \cont|Add2~31\ = CARRY((!\cont|contador_fm\(15) & !\cont|Add2~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(15),
	datad => VCC,
	cin => \cont|Add2~29\,
	combout => \cont|Add2~30_combout\,
	cout => \cont|Add2~31\);

\cont|contador_fm~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~25_combout\ = (\b3~input_o\ & (\cont|Add3~30_combout\)) # (!\b3~input_o\ & ((\cont|Add2~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~30_combout\,
	datab => \cont|Add2~30_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~25_combout\);

\cont|contador_fm[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~25_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(15));

\cont|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~32_combout\ = (\cont|contador_fm\(16) & (\cont|Add3~31\ $ (GND))) # (!\cont|contador_fm\(16) & (!\cont|Add3~31\ & VCC))
-- \cont|Add3~33\ = CARRY((\cont|contador_fm\(16) & !\cont|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(16),
	datad => VCC,
	cin => \cont|Add3~31\,
	combout => \cont|Add3~32_combout\,
	cout => \cont|Add3~33\);

\cont|Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~32_combout\ = (\cont|contador_fm\(16) & ((GND) # (!\cont|Add2~31\))) # (!\cont|contador_fm\(16) & (\cont|Add2~31\ $ (GND)))
-- \cont|Add2~33\ = CARRY((\cont|contador_fm\(16)) # (!\cont|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(16),
	datad => VCC,
	cin => \cont|Add2~31\,
	combout => \cont|Add2~32_combout\,
	cout => \cont|Add2~33\);

\cont|contador_fm~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~26_combout\ = (\b3~input_o\ & (\cont|Add3~32_combout\)) # (!\b3~input_o\ & ((\cont|Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~32_combout\,
	datab => \cont|Add2~32_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~26_combout\);

\cont|contador_fm[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~26_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(16));

\cont|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~34_combout\ = (\cont|contador_fm\(17) & (!\cont|Add3~33\)) # (!\cont|contador_fm\(17) & ((\cont|Add3~33\) # (GND)))
-- \cont|Add3~35\ = CARRY((!\cont|Add3~33\) # (!\cont|contador_fm\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(17),
	datad => VCC,
	cin => \cont|Add3~33\,
	combout => \cont|Add3~34_combout\,
	cout => \cont|Add3~35\);

\cont|Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~34_combout\ = (\cont|contador_fm\(17) & (\cont|Add2~33\ & VCC)) # (!\cont|contador_fm\(17) & (!\cont|Add2~33\))
-- \cont|Add2~35\ = CARRY((!\cont|contador_fm\(17) & !\cont|Add2~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(17),
	datad => VCC,
	cin => \cont|Add2~33\,
	combout => \cont|Add2~34_combout\,
	cout => \cont|Add2~35\);

\cont|contador_fm~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~27_combout\ = (\b3~input_o\ & (\cont|Add3~34_combout\)) # (!\b3~input_o\ & ((\cont|Add2~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~34_combout\,
	datab => \cont|Add2~34_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~27_combout\);

\cont|contador_fm[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~27_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(17));

\cont|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~36_combout\ = (\cont|contador_fm\(18) & (\cont|Add3~35\ $ (GND))) # (!\cont|contador_fm\(18) & (!\cont|Add3~35\ & VCC))
-- \cont|Add3~37\ = CARRY((\cont|contador_fm\(18) & !\cont|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(18),
	datad => VCC,
	cin => \cont|Add3~35\,
	combout => \cont|Add3~36_combout\,
	cout => \cont|Add3~37\);

\cont|Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~36_combout\ = (\cont|contador_fm\(18) & ((GND) # (!\cont|Add2~35\))) # (!\cont|contador_fm\(18) & (\cont|Add2~35\ $ (GND)))
-- \cont|Add2~37\ = CARRY((\cont|contador_fm\(18)) # (!\cont|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(18),
	datad => VCC,
	cin => \cont|Add2~35\,
	combout => \cont|Add2~36_combout\,
	cout => \cont|Add2~37\);

\cont|contador_fm~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~28_combout\ = (\b3~input_o\ & (\cont|Add3~36_combout\)) # (!\b3~input_o\ & ((\cont|Add2~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~36_combout\,
	datab => \cont|Add2~36_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~28_combout\);

\cont|contador_fm[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~28_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(18));

\cont|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~2_combout\ = (!\cont|contador_fm\(15) & (!\cont|contador_fm\(16) & (!\cont|contador_fm\(17) & !\cont|contador_fm\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(15),
	datab => \cont|contador_fm\(16),
	datac => \cont|contador_fm\(17),
	datad => \cont|contador_fm\(18),
	combout => \cont|Equal2~2_combout\);

\cont|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~38_combout\ = (\cont|contador_fm\(19) & (!\cont|Add3~37\)) # (!\cont|contador_fm\(19) & ((\cont|Add3~37\) # (GND)))
-- \cont|Add3~39\ = CARRY((!\cont|Add3~37\) # (!\cont|contador_fm\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(19),
	datad => VCC,
	cin => \cont|Add3~37\,
	combout => \cont|Add3~38_combout\,
	cout => \cont|Add3~39\);

\cont|Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~38_combout\ = (\cont|contador_fm\(19) & (\cont|Add2~37\ & VCC)) # (!\cont|contador_fm\(19) & (!\cont|Add2~37\))
-- \cont|Add2~39\ = CARRY((!\cont|contador_fm\(19) & !\cont|Add2~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(19),
	datad => VCC,
	cin => \cont|Add2~37\,
	combout => \cont|Add2~38_combout\,
	cout => \cont|Add2~39\);

\cont|contador_fm~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~29_combout\ = (\b3~input_o\ & (\cont|Add3~38_combout\)) # (!\b3~input_o\ & ((\cont|Add2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~38_combout\,
	datab => \cont|Add2~38_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~29_combout\);

\cont|contador_fm[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~29_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(19));

\cont|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~40_combout\ = (\cont|contador_fm\(20) & (\cont|Add3~39\ $ (GND))) # (!\cont|contador_fm\(20) & (!\cont|Add3~39\ & VCC))
-- \cont|Add3~41\ = CARRY((\cont|contador_fm\(20) & !\cont|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(20),
	datad => VCC,
	cin => \cont|Add3~39\,
	combout => \cont|Add3~40_combout\,
	cout => \cont|Add3~41\);

\cont|Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~40_combout\ = (\cont|contador_fm\(20) & ((GND) # (!\cont|Add2~39\))) # (!\cont|contador_fm\(20) & (\cont|Add2~39\ $ (GND)))
-- \cont|Add2~41\ = CARRY((\cont|contador_fm\(20)) # (!\cont|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(20),
	datad => VCC,
	cin => \cont|Add2~39\,
	combout => \cont|Add2~40_combout\,
	cout => \cont|Add2~41\);

\cont|contador_fm~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~30_combout\ = (\b3~input_o\ & (\cont|Add3~40_combout\)) # (!\b3~input_o\ & ((\cont|Add2~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~40_combout\,
	datab => \cont|Add2~40_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~30_combout\);

\cont|contador_fm[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~30_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(20));

\cont|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~42_combout\ = (\cont|contador_fm\(21) & (!\cont|Add3~41\)) # (!\cont|contador_fm\(21) & ((\cont|Add3~41\) # (GND)))
-- \cont|Add3~43\ = CARRY((!\cont|Add3~41\) # (!\cont|contador_fm\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(21),
	datad => VCC,
	cin => \cont|Add3~41\,
	combout => \cont|Add3~42_combout\,
	cout => \cont|Add3~43\);

\cont|Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~42_combout\ = (\cont|contador_fm\(21) & (\cont|Add2~41\ & VCC)) # (!\cont|contador_fm\(21) & (!\cont|Add2~41\))
-- \cont|Add2~43\ = CARRY((!\cont|contador_fm\(21) & !\cont|Add2~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(21),
	datad => VCC,
	cin => \cont|Add2~41\,
	combout => \cont|Add2~42_combout\,
	cout => \cont|Add2~43\);

\cont|contador_fm~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~31_combout\ = (\b3~input_o\ & (\cont|Add3~42_combout\)) # (!\b3~input_o\ & ((\cont|Add2~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~42_combout\,
	datab => \cont|Add2~42_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~31_combout\);

\cont|contador_fm[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~31_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(21));

\cont|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~44_combout\ = (\cont|contador_fm\(22) & (\cont|Add3~43\ $ (GND))) # (!\cont|contador_fm\(22) & (!\cont|Add3~43\ & VCC))
-- \cont|Add3~45\ = CARRY((\cont|contador_fm\(22) & !\cont|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(22),
	datad => VCC,
	cin => \cont|Add3~43\,
	combout => \cont|Add3~44_combout\,
	cout => \cont|Add3~45\);

\cont|Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~44_combout\ = (\cont|contador_fm\(22) & ((GND) # (!\cont|Add2~43\))) # (!\cont|contador_fm\(22) & (\cont|Add2~43\ $ (GND)))
-- \cont|Add2~45\ = CARRY((\cont|contador_fm\(22)) # (!\cont|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(22),
	datad => VCC,
	cin => \cont|Add2~43\,
	combout => \cont|Add2~44_combout\,
	cout => \cont|Add2~45\);

\cont|contador_fm~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~32_combout\ = (\b3~input_o\ & (\cont|Add3~44_combout\)) # (!\b3~input_o\ & ((\cont|Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~44_combout\,
	datab => \cont|Add2~44_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~32_combout\);

\cont|contador_fm[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~32_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(22));

\cont|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~3_combout\ = (!\cont|contador_fm\(19) & (!\cont|contador_fm\(20) & (!\cont|contador_fm\(21) & !\cont|contador_fm\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(19),
	datab => \cont|contador_fm\(20),
	datac => \cont|contador_fm\(21),
	datad => \cont|contador_fm\(22),
	combout => \cont|Equal2~3_combout\);

\cont|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~4_combout\ = (\cont|Equal2~0_combout\ & (\cont|Equal2~1_combout\ & (\cont|Equal2~2_combout\ & \cont|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~0_combout\,
	datab => \cont|Equal2~1_combout\,
	datac => \cont|Equal2~2_combout\,
	datad => \cont|Equal2~3_combout\,
	combout => \cont|Equal2~4_combout\);

\cont|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~46_combout\ = (\cont|contador_fm\(23) & (!\cont|Add3~45\)) # (!\cont|contador_fm\(23) & ((\cont|Add3~45\) # (GND)))
-- \cont|Add3~47\ = CARRY((!\cont|Add3~45\) # (!\cont|contador_fm\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(23),
	datad => VCC,
	cin => \cont|Add3~45\,
	combout => \cont|Add3~46_combout\,
	cout => \cont|Add3~47\);

\cont|Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~46_combout\ = (\cont|contador_fm\(23) & (\cont|Add2~45\ & VCC)) # (!\cont|contador_fm\(23) & (!\cont|Add2~45\))
-- \cont|Add2~47\ = CARRY((!\cont|contador_fm\(23) & !\cont|Add2~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(23),
	datad => VCC,
	cin => \cont|Add2~45\,
	combout => \cont|Add2~46_combout\,
	cout => \cont|Add2~47\);

\cont|contador_fm~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~33_combout\ = (\b3~input_o\ & (\cont|Add3~46_combout\)) # (!\b3~input_o\ & ((\cont|Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~46_combout\,
	datab => \cont|Add2~46_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~33_combout\);

\cont|contador_fm[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~33_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(23));

\cont|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~48_combout\ = (\cont|contador_fm\(24) & (\cont|Add3~47\ $ (GND))) # (!\cont|contador_fm\(24) & (!\cont|Add3~47\ & VCC))
-- \cont|Add3~49\ = CARRY((\cont|contador_fm\(24) & !\cont|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(24),
	datad => VCC,
	cin => \cont|Add3~47\,
	combout => \cont|Add3~48_combout\,
	cout => \cont|Add3~49\);

\cont|Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~48_combout\ = (\cont|contador_fm\(24) & ((GND) # (!\cont|Add2~47\))) # (!\cont|contador_fm\(24) & (\cont|Add2~47\ $ (GND)))
-- \cont|Add2~49\ = CARRY((\cont|contador_fm\(24)) # (!\cont|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(24),
	datad => VCC,
	cin => \cont|Add2~47\,
	combout => \cont|Add2~48_combout\,
	cout => \cont|Add2~49\);

\cont|contador_fm~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~34_combout\ = (\b3~input_o\ & (\cont|Add3~48_combout\)) # (!\b3~input_o\ & ((\cont|Add2~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~48_combout\,
	datab => \cont|Add2~48_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~34_combout\);

\cont|contador_fm[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~34_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(24));

\cont|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~50_combout\ = (\cont|contador_fm\(25) & (!\cont|Add3~49\)) # (!\cont|contador_fm\(25) & ((\cont|Add3~49\) # (GND)))
-- \cont|Add3~51\ = CARRY((!\cont|Add3~49\) # (!\cont|contador_fm\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(25),
	datad => VCC,
	cin => \cont|Add3~49\,
	combout => \cont|Add3~50_combout\,
	cout => \cont|Add3~51\);

\cont|Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~50_combout\ = (\cont|contador_fm\(25) & (\cont|Add2~49\ & VCC)) # (!\cont|contador_fm\(25) & (!\cont|Add2~49\))
-- \cont|Add2~51\ = CARRY((!\cont|contador_fm\(25) & !\cont|Add2~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(25),
	datad => VCC,
	cin => \cont|Add2~49\,
	combout => \cont|Add2~50_combout\,
	cout => \cont|Add2~51\);

\cont|contador_fm~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~35_combout\ = (\b3~input_o\ & (\cont|Add3~50_combout\)) # (!\b3~input_o\ & ((\cont|Add2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~50_combout\,
	datab => \cont|Add2~50_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~35_combout\);

\cont|contador_fm[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~35_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(25));

\cont|Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~52_combout\ = (\cont|contador_fm\(26) & (\cont|Add3~51\ $ (GND))) # (!\cont|contador_fm\(26) & (!\cont|Add3~51\ & VCC))
-- \cont|Add3~53\ = CARRY((\cont|contador_fm\(26) & !\cont|Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(26),
	datad => VCC,
	cin => \cont|Add3~51\,
	combout => \cont|Add3~52_combout\,
	cout => \cont|Add3~53\);

\cont|Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~52_combout\ = (\cont|contador_fm\(26) & ((GND) # (!\cont|Add2~51\))) # (!\cont|contador_fm\(26) & (\cont|Add2~51\ $ (GND)))
-- \cont|Add2~53\ = CARRY((\cont|contador_fm\(26)) # (!\cont|Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(26),
	datad => VCC,
	cin => \cont|Add2~51\,
	combout => \cont|Add2~52_combout\,
	cout => \cont|Add2~53\);

\cont|contador_fm~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~36_combout\ = (\b3~input_o\ & (\cont|Add3~52_combout\)) # (!\b3~input_o\ & ((\cont|Add2~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~52_combout\,
	datab => \cont|Add2~52_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~36_combout\);

\cont|contador_fm[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~36_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(26));

\cont|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~5_combout\ = (!\cont|contador_fm\(23) & (!\cont|contador_fm\(24) & (!\cont|contador_fm\(25) & !\cont|contador_fm\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(23),
	datab => \cont|contador_fm\(24),
	datac => \cont|contador_fm\(25),
	datad => \cont|contador_fm\(26),
	combout => \cont|Equal2~5_combout\);

\cont|Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~54_combout\ = (\cont|contador_fm\(27) & (!\cont|Add3~53\)) # (!\cont|contador_fm\(27) & ((\cont|Add3~53\) # (GND)))
-- \cont|Add3~55\ = CARRY((!\cont|Add3~53\) # (!\cont|contador_fm\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(27),
	datad => VCC,
	cin => \cont|Add3~53\,
	combout => \cont|Add3~54_combout\,
	cout => \cont|Add3~55\);

\cont|Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~54_combout\ = (\cont|contador_fm\(27) & (\cont|Add2~53\ & VCC)) # (!\cont|contador_fm\(27) & (!\cont|Add2~53\))
-- \cont|Add2~55\ = CARRY((!\cont|contador_fm\(27) & !\cont|Add2~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(27),
	datad => VCC,
	cin => \cont|Add2~53\,
	combout => \cont|Add2~54_combout\,
	cout => \cont|Add2~55\);

\cont|contador_fm~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~37_combout\ = (\b3~input_o\ & (\cont|Add3~54_combout\)) # (!\b3~input_o\ & ((\cont|Add2~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~54_combout\,
	datab => \cont|Add2~54_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~37_combout\);

\cont|contador_fm[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~37_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(27));

\cont|Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~56_combout\ = (\cont|contador_fm\(28) & (\cont|Add3~55\ $ (GND))) # (!\cont|contador_fm\(28) & (!\cont|Add3~55\ & VCC))
-- \cont|Add3~57\ = CARRY((\cont|contador_fm\(28) & !\cont|Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(28),
	datad => VCC,
	cin => \cont|Add3~55\,
	combout => \cont|Add3~56_combout\,
	cout => \cont|Add3~57\);

\cont|Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~56_combout\ = (\cont|contador_fm\(28) & ((GND) # (!\cont|Add2~55\))) # (!\cont|contador_fm\(28) & (\cont|Add2~55\ $ (GND)))
-- \cont|Add2~57\ = CARRY((\cont|contador_fm\(28)) # (!\cont|Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(28),
	datad => VCC,
	cin => \cont|Add2~55\,
	combout => \cont|Add2~56_combout\,
	cout => \cont|Add2~57\);

\cont|contador_fm~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~38_combout\ = (\b3~input_o\ & (\cont|Add3~56_combout\)) # (!\b3~input_o\ & ((\cont|Add2~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~56_combout\,
	datab => \cont|Add2~56_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~38_combout\);

\cont|contador_fm[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~38_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(28));

\cont|Add3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~58_combout\ = (\cont|contador_fm\(29) & (!\cont|Add3~57\)) # (!\cont|contador_fm\(29) & ((\cont|Add3~57\) # (GND)))
-- \cont|Add3~59\ = CARRY((!\cont|Add3~57\) # (!\cont|contador_fm\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(29),
	datad => VCC,
	cin => \cont|Add3~57\,
	combout => \cont|Add3~58_combout\,
	cout => \cont|Add3~59\);

\cont|Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~58_combout\ = (\cont|contador_fm\(29) & (\cont|Add2~57\ & VCC)) # (!\cont|contador_fm\(29) & (!\cont|Add2~57\))
-- \cont|Add2~59\ = CARRY((!\cont|contador_fm\(29) & !\cont|Add2~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(29),
	datad => VCC,
	cin => \cont|Add2~57\,
	combout => \cont|Add2~58_combout\,
	cout => \cont|Add2~59\);

\cont|contador_fm~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~39_combout\ = (\b3~input_o\ & (\cont|Add3~58_combout\)) # (!\b3~input_o\ & ((\cont|Add2~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~58_combout\,
	datab => \cont|Add2~58_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~39_combout\);

\cont|contador_fm[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~39_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(29));

\cont|Add3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~60_combout\ = (\cont|contador_fm\(30) & (\cont|Add3~59\ $ (GND))) # (!\cont|contador_fm\(30) & (!\cont|Add3~59\ & VCC))
-- \cont|Add3~61\ = CARRY((\cont|contador_fm\(30) & !\cont|Add3~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(30),
	datad => VCC,
	cin => \cont|Add3~59\,
	combout => \cont|Add3~60_combout\,
	cout => \cont|Add3~61\);

\cont|Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~60_combout\ = (\cont|contador_fm\(30) & ((GND) # (!\cont|Add2~59\))) # (!\cont|contador_fm\(30) & (\cont|Add2~59\ $ (GND)))
-- \cont|Add2~61\ = CARRY((\cont|contador_fm\(30)) # (!\cont|Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(30),
	datad => VCC,
	cin => \cont|Add2~59\,
	combout => \cont|Add2~60_combout\,
	cout => \cont|Add2~61\);

\cont|contador_fm~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~40_combout\ = (\b3~input_o\ & (\cont|Add3~60_combout\)) # (!\b3~input_o\ & ((\cont|Add2~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~60_combout\,
	datab => \cont|Add2~60_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~40_combout\);

\cont|contador_fm[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~40_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(30));

\cont|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~6_combout\ = (!\cont|contador_fm\(27) & (!\cont|contador_fm\(28) & (!\cont|contador_fm\(29) & !\cont|contador_fm\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(27),
	datab => \cont|contador_fm\(28),
	datac => \cont|contador_fm\(29),
	datad => \cont|contador_fm\(30),
	combout => \cont|Equal2~6_combout\);

\cont|Add3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add3~62_combout\ = \cont|contador_fm\(31) $ (\cont|Add3~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(31),
	cin => \cont|Add3~61\,
	combout => \cont|Add3~62_combout\);

\cont|Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Add2~62_combout\ = \cont|contador_fm\(31) $ (!\cont|Add2~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(31),
	cin => \cont|Add2~61\,
	combout => \cont|Add2~62_combout\);

\cont|contador_fm~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~41_combout\ = (\b3~input_o\ & (\cont|Add3~62_combout\)) # (!\b3~input_o\ & ((\cont|Add2~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~62_combout\,
	datab => \cont|Add2~62_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~41_combout\);

\cont|contador_fm[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~41_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(31));

\cont|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|Equal2~7_combout\ = (\cont|Equal2~4_combout\ & (\cont|Equal2~5_combout\ & (\cont|Equal2~6_combout\ & !\cont|contador_fm\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~4_combout\,
	datab => \cont|Equal2~5_combout\,
	datac => \cont|Equal2~6_combout\,
	datad => \cont|contador_fm\(31),
	combout => \cont|Equal2~7_combout\);

\cont|contador_fm~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~2_combout\ = (!\b3~input_o\ & (((!\cont|Equal2~9_combout\) # (!\cont|Equal2~8_combout\)) # (!\cont|Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Equal2~7_combout\,
	datab => \cont|Equal2~8_combout\,
	datac => \cont|Equal2~9_combout\,
	datad => \b3~input_o\,
	combout => \cont|contador_fm~2_combout\);

\cont|contador_fm~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~3_combout\ = (\cont|Add3~2_combout\) # ((\cont|Equal2~7_combout\ & (\cont|Equal3~0_combout\ & \cont|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|Add3~2_combout\,
	datab => \cont|Equal2~7_combout\,
	datac => \cont|Equal3~0_combout\,
	datad => \cont|Equal3~1_combout\,
	combout => \cont|contador_fm~3_combout\);

\cont|contador_fm~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|contador_fm~4_combout\ = (\b3~input_o\ & (!\cont|contador_fm~3_combout\ & ((!\cont|contador_fm~2_combout\) # (!\cont|Add2~2_combout\)))) # (!\b3~input_o\ & (((!\cont|contador_fm~2_combout\)) # (!\cont|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \b3~input_o\,
	datab => \cont|Add2~2_combout\,
	datac => \cont|contador_fm~2_combout\,
	datad => \cont|contador_fm~3_combout\,
	combout => \cont|contador_fm~4_combout\);

\cont|contador_fm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cont|clock2Hz|saida~q\,
	d => \cont|contador_fm~4_combout\,
	ena => \cont|contador_fm[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cont|contador_fm\(1));

\cont|estacao[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[1]~1_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(1)))) # (!\s1~input_o\ & (\cont|contador_am\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(1),
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(1),
	combout => \cont|estacao[1]~1_combout\);

\cont|estacao[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[2]~2_combout\ = (\s1~input_o\ & (\cont|contador_fm\(2))) # (!\s1~input_o\ & ((!\cont|contador_am\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(2),
	datab => \s1~input_o\,
	datad => \cont|contador_am\(2),
	combout => \cont|estacao[2]~2_combout\);

\cont|estacao[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[3]~3_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(3)))) # (!\s1~input_o\ & (!\cont|contador_am\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s1~input_o\,
	datac => \cont|contador_am\(3),
	datad => \cont|contador_fm\(3),
	combout => \cont|estacao[3]~3_combout\);

\cont|estacao[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[4]~4_combout\ = (\s1~input_o\ & (\cont|contador_fm\(4))) # (!\s1~input_o\ & ((!\cont|contador_am\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(4),
	datab => \s1~input_o\,
	datad => \cont|contador_am\(4),
	combout => \cont|estacao[4]~4_combout\);

\cont|estacao[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[5]~5_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(5)))) # (!\s1~input_o\ & (\cont|contador_am\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(5),
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(5),
	combout => \cont|estacao[5]~5_combout\);

\cont|estacao[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[6]~6_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(6)))) # (!\s1~input_o\ & (\cont|contador_am\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(6),
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(6),
	combout => \cont|estacao[6]~6_combout\);

\cont|estacao[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[7]~7_combout\ = (\s1~input_o\ & (\cont|contador_fm\(7))) # (!\s1~input_o\ & ((\cont|contador_am\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(7),
	datab => \cont|contador_am\(7),
	datad => \s1~input_o\,
	combout => \cont|estacao[7]~7_combout\);

\cont|estacao[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[8]~8_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(8)))) # (!\s1~input_o\ & (\cont|contador_am\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_am\(8),
	datac => \s1~input_o\,
	datad => \cont|contador_fm\(8),
	combout => \cont|estacao[8]~8_combout\);

\cont|estacao[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[9]~9_combout\ = (\s1~input_o\ & ((!\cont|contador_fm\(9)))) # (!\s1~input_o\ & (!\cont|contador_am\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s1~input_o\,
	datac => \cont|contador_am\(9),
	datad => \cont|contador_fm\(9),
	combout => \cont|estacao[9]~9_combout\);

\cont|estacao[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[10]~10_combout\ = (\s1~input_o\ & (\cont|contador_fm\(10))) # (!\s1~input_o\ & ((\cont|contador_am\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(10),
	datab => \cont|contador_am\(10),
	datad => \s1~input_o\,
	combout => \cont|estacao[10]~10_combout\);

\cont|estacao[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cont|estacao[11]~11_combout\ = (\s1~input_o\ & (\cont|contador_fm\(11))) # (!\s1~input_o\ & ((\cont|contador_am\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cont|contador_fm\(11),
	datab => \cont|contador_am\(11),
	datad => \s1~input_o\,
	combout => \cont|estacao[11]~11_combout\);

\s2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_s2,
	o => \s2~input_o\);

ww_estacao(0) <= \estacao[0]~output_o\;

ww_estacao(1) <= \estacao[1]~output_o\;

ww_estacao(2) <= \estacao[2]~output_o\;

ww_estacao(3) <= \estacao[3]~output_o\;

ww_estacao(4) <= \estacao[4]~output_o\;

ww_estacao(5) <= \estacao[5]~output_o\;

ww_estacao(6) <= \estacao[6]~output_o\;

ww_estacao(7) <= \estacao[7]~output_o\;

ww_estacao(8) <= \estacao[8]~output_o\;

ww_estacao(9) <= \estacao[9]~output_o\;

ww_estacao(10) <= \estacao[10]~output_o\;

ww_estacao(11) <= \estacao[11]~output_o\;
END structure;


