QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 16:23:30 on Oct 25,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/ProgramCounter.vhd proj/src/TopLevel/branch_comp.vhd proj/src/TopLevel/mux3t1_N.vhd proj/src/TopLevel/RegisterFile.vhd proj/src/TopLevel/ALU.vhd proj/src/TopLevel/nAdd_Sub.vhd proj/src/TopLevel/ImmGen.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/decoder_5to32.vhd proj/src/TopLevel/tb_branch_comp.vhd proj/src/TopLevel/FetchLogic.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/N_Full_Adder.vhd proj/src/TopLevel/ControlUnit.vhd proj/src/TopLevel/BarrelShifter.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/mux32t1_N.vhd proj/src/TopLevel/InstructionMemory.vhd proj/src/TopLevel/ALUControl.vhd proj/src/TopLevel/mux4t1_N.vhd proj/src/TopLevel/xorg2.vhd proj/src/TopLevel/Full_Adder.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/Reg_N.vhd proj/src/TopLevel/Reg.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/mux2t1.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling entity ProgramCounter
-- Compiling architecture behavioral of ProgramCounter
-- Loading package NUMERIC_STD
-- Compiling entity branch_comp
-- Compiling architecture dataflow of branch_comp
-- Compiling entity mux3t1_N
-- Compiling architecture behavioral of mux3t1_N
-- Compiling entity RegisterFile
-- Compiling architecture regFile of RegisterFile
-- Compiling entity ALU
-- Compiling architecture structural of ALU
-- Compiling entity nAdd_Sub
-- Compiling architecture structure of nAdd_Sub
-- Compiling entity ImmGen
-- Compiling architecture behavioral of ImmGen
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Compiling entity decoder_5to32
-- Compiling architecture behavior of decoder_5to32
-- Compiling entity tb_branch_comp
-- Compiling architecture sim of tb_branch_comp
-- Loading entity branch_comp
-- Compiling entity FetchLogic
-- Compiling architecture structure of FetchLogic
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity N_Full_Adder
-- Compiling architecture structure of N_Full_Adder
-- Compiling entity controlUnit
-- Compiling architecture dataflow of controlUnit
-- Compiling entity barrelShifter
-- Compiling architecture structural of barrelShifter
-- Compiling entity mux2t1_N
-- Compiling architecture structural of mux2t1_N
-- Compiling entity mux32t1_N
-- Compiling architecture structural of mux32t1_N
-- Compiling entity InstructionMemory
-- Compiling architecture behavioral of InstructionMemory
-- Loading entity mem
-- Compiling entity ALUControl
-- Compiling architecture behavioral of ALUControl
-- Compiling entity mux4t1_N
-- Compiling architecture structural of mux4t1_N
** Error: proj/src/TopLevel/mux4t1_N.vhd(35): near "component": (vcom-1576) expecting END.
** Error: proj/src/TopLevel/mux4t1_N.vhd(43): (vcom-1348) Prefix (signal [mode IN port] "i_S") of indexed name is not an array.
** Error: proj/src/TopLevel/mux4t1_N.vhd(44): (vcom-1348) Prefix (signal [mode IN port] "i_D0") of indexed name is not an array.
** Error: proj/src/TopLevel/mux4t1_N.vhd(45): (vcom-1348) Prefix (signal [mode IN port] "i_D1") of indexed name is not an array.
** Error: proj/src/TopLevel/mux4t1_N.vhd(43): (vcom-1484) Unknown formal identifier "i_S".
** Error: proj/src/TopLevel/mux4t1_N.vhd(44): (vcom-1484) Unknown formal identifier "i_D0".
** Error: proj/src/TopLevel/mux4t1_N.vhd(45): (vcom-1484) Unknown formal identifier "i_D1".
** Error: proj/src/TopLevel/mux4t1_N.vhd(46): (vcom-1484) Unknown formal identifier "o_O".
** Error: proj/src/TopLevel/mux4t1_N.vhd(53): (vcom-1348) Prefix (signal [mode IN port] "i_S") of indexed name is not an array.
** Error: proj/src/TopLevel/mux4t1_N.vhd(53): (vcom-1484) Unknown formal identifier "i_S".
** Error: proj/src/TopLevel/mux4t1_N.vhd(54): (vcom-1484) Unknown formal identifier "i_D0".
** Error: proj/src/TopLevel/mux4t1_N.vhd(55): (vcom-1484) Unknown formal identifier "i_D1".
** Error: proj/src/TopLevel/mux4t1_N.vhd(56): (vcom-1484) Unknown formal identifier "o_O".
** Error: proj/src/TopLevel/mux4t1_N.vhd(64): (vcom-1348) Prefix (signal [mode IN port] "i_S") of indexed name is not an array.
** Error: proj/src/TopLevel/mux4t1_N.vhd(67): (vcom-1348) Prefix (signal [mode OUT port] "o_O") of indexed name is not an array.
** Error: proj/src/TopLevel/mux4t1_N.vhd(64): (vcom-1484) Unknown formal identifier "i_S".
** Error: proj/src/TopLevel/mux4t1_N.vhd(65): (vcom-1484) Unknown formal identifier "i_D0".
** Error: proj/src/TopLevel/mux4t1_N.vhd(66): (vcom-1484) Unknown formal identifier "i_D1".
** Error: proj/src/TopLevel/mux4t1_N.vhd(67): (vcom-1484) Unknown formal identifier "o_O".
** Note: proj/src/TopLevel/mux4t1_N.vhd(71): VHDL Compiler exiting
End time: 16:23:31 on Oct 25,2025, Elapsed time: 0:00:01
Errors: 19, Warnings: 2
