{
	"author": [
		"Meng-Ling Tsai",
		"Yi-Jung Chen",
		"Yi-Ting Chen",
		"Ru-Hua Chang"
	],
	"booktitle": "Proceedings of the 18th Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2014",
	"dblpkey": "conf/date/TsaiCCC14",
	"doi": "10.7873/DATE.2014.336",
	"ee": "http://dx.doi.org/10.7873/DATE.2014.336",
	"pages": "1-6",
	"publisher": "IEEE",
	"stemmed": [
		"scenario",
		"awar",
		"data",
		"placement",
		"and",
		"memori",
		"area",
		"alloc",
		"for",
		"multi",
		"processor",
		"system",
		"on",
		"chip",
		"with",
		"reconfigur",
		"d",
		"stack",
		"sram"
	],
	"tag": [
		"3d",
		"configuration management",
		"memory management",
		"multi"
	],
	"title": "Scenario-aware data placement and memory area allocation for Multi-Processor System-on-Chips with reconfigurable 3D-stacked SRAMs",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2014
}