// Seed: 1866972077
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input wand id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9
    , id_12,
    input wire id_10
);
  wor id_13 = 1;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri id_2
    , id_18,
    input logic id_3,
    input wor id_4,
    input tri1 id_5,
    output tri id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    output supply0 id_11,
    output wor id_12,
    output wire id_13,
    output wand id_14,
    input tri id_15,
    input uwire id_16
);
  id_19 :
  assert property (@(1'b0) id_3)
  else;
  always begin
    id_0 = 1'b0;
    id_19 <= 1;
    id_0  <= 1;
  end
  module_0(
      id_4, id_10, id_1, id_11, id_1, id_8, id_4, id_9, id_2, id_2, id_9
  );
  wire id_20;
endmodule
