
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.304500                       # Number of seconds simulated
sim_ticks                                2304500011500                       # Number of ticks simulated
final_tick                               2304500011500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 174238                       # Simulator instruction rate (inst/s)
host_op_rate                                   286923                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              803061055                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835448                       # Number of bytes of host memory used
host_seconds                                  2869.65                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          284800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       534219840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          534504640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       284800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        284800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532146880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532146880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             8900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16694370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16703270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16629590                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16629590                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             123584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          231815942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             231939526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        123584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           123584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       230916415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230916415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       230916415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            123584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         231815942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            462855940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16703270                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16629590                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16703270                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16629590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1068947712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534747200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               534504640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532146880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    962                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8274145                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        40318                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1042099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1044376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1057275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1043135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1042603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1042786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1042252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1046737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1044456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1043113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            522030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            523602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            522003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522049                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2304486717500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16703270                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16629590                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16702307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2024012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    792.334686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   610.624851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.912572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       232543     11.49%     11.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        78043      3.86%     15.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        74902      3.70%     19.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76617      3.79%     22.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        68920      3.41%     26.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        68216      3.37%     29.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        67785      3.35%     32.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        75767      3.74%     36.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1281219     63.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2024012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.027484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.951440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.048003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        521491    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521499                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.210465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515849     98.92%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.00%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5472      1.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521499                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 122852080000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            436020355000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83511540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7355.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26105.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       463.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    231.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15338714                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7695007                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      69135.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7675736040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4188149625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             65176059000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27077166000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         150518503200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         633860946360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         826679621250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1715176181475                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            744.273668                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1363558926500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   76952200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  863985546000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7625794680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4160899875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             65101943400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27065988000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         150518503200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         623935323180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         835386308250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1713794760585                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            743.674222                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1378101926250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   76952200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  849442546250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       4609000023                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4609000023                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements          17140176                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2046.964635                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254532336                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17142224                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.848268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7396005500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2046.964635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999494                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999494                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1064                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         288816784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        288816784                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156805587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156805587                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97726749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97726749                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254532336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254532336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254532336                       # number of overall hits
system.cpu.dcache.overall_hits::total       254532336                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       408803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        408803                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16733421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16733421                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17142224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17142224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17142224                       # number of overall misses
system.cpu.dcache.overall_misses::total      17142224                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  13160846500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13160846500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1300909960000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1300909960000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1314070806500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1314070806500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1314070806500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1314070806500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674560                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002600                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.146194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.146194                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.063098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.063098                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063098                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32193.615262                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32193.615262                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77743.215807                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77743.215807                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 76656.961576                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76656.961576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 76656.961576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76656.961576                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     16930676                       # number of writebacks
system.cpu.dcache.writebacks::total          16930676                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       408803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       408803                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16733421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16733421                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17142224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17142224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17142224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17142224                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  12752043500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12752043500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1284176539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1284176539000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1296928582500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1296928582500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1296928582500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1296928582500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.146194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.146194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.063098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.063098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063098                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31193.615262                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31193.615262                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76743.215807                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76743.215807                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75656.961576                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75656.961576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75656.961576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75656.961576                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           4990286                       # number of replacements
system.cpu.icache.tags.tagsinuse           791.400549                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           670362360                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4991302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            134.306111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   791.400549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.772852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.772852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          744                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         680344964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        680344964                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    670362360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       670362360                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     670362360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        670362360                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    670362360                       # number of overall hits
system.cpu.icache.overall_hits::total       670362360                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      4991302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4991302                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      4991302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4991302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      4991302                       # number of overall misses
system.cpu.icache.overall_misses::total       4991302                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  65534936500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  65534936500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  65534936500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  65534936500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  65534936500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  65534936500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007391                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007391                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007391                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007391                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13129.827949                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13129.827949                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13129.827949                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13129.827949                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13129.827949                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13129.827949                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks      4990286                       # number of writebacks
system.cpu.icache.writebacks::total           4990286                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      4991302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4991302                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      4991302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4991302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      4991302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4991302                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  60543634500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  60543634500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  60543634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  60543634500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  60543634500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  60543634500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007391                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007391                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12129.827949                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12129.827949                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12129.827949                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12129.827949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12129.827949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12129.827949                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16713067                       # number of replacements
system.l2.tags.tagsinuse                 31190.655694                       # Cycle average of tags in use
system.l2.tags.total_refs                    10747199                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16745433                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.641799                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    24944.541297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        390.868596                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5855.245802                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.761247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.011928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.178688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.951863                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31214                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987732                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77742842                       # Number of tag accesses
system.l2.tags.data_accesses                 77742842                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     16930676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16930676                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      4990286                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4990286                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             142151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                142151                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         4982402                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4982402                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         305703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            305703                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               4982402                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                447854                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5430256                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              4982402                       # number of overall hits
system.l2.overall_hits::cpu.data               447854                       # number of overall hits
system.l2.overall_hits::total                 5430256                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16591270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16591270                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          8900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8900                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       103100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          103100                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                8900                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16694370                       # number of demand (read+write) misses
system.l2.demand_misses::total               16703270                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               8900                       # number of overall misses
system.l2.overall_misses::cpu.data           16694370                       # number of overall misses
system.l2.overall_misses::total              16703270                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1257583822000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1257583822000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    741460500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    741460500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8928957000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8928957000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     741460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1266512779000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1267254239500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    741460500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1266512779000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1267254239500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16930676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16930676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      4990286                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4990286                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16733421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16733421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      4991302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4991302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       408803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        408803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           4991302                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17142224                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22133526                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          4991302                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17142224                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22133526                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991505                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001783                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.252200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.252200                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001783                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.973874                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.754659                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001783                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.973874                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.754659                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75797.923968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75797.923968                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83310.168539                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83310.168539                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86604.820563                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86604.820563                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83310.168539                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75864.664495                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75868.631681                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83310.168539                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75864.664495                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75868.631681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             16629590                       # number of writebacks
system.l2.writebacks::total                  16629590                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        21946                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         21946                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16591270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16591270                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         8900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8900                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       103100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       103100                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           8900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16694370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16703270                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          8900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16694370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16703270                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1091671122000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1091671122000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    652460500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    652460500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7897957000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7897957000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    652460500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1099569079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1100221539500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    652460500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1099569079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1100221539500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.252200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.252200                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.973874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.754659                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.973874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.754659                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65797.923968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65797.923968                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73310.168539                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73310.168539                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76604.820563                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76604.820563                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73310.168539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65864.664495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65868.631681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73310.168539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65864.664495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65868.631681                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             112000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16629590                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40318                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16591270                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16591270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        112000                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     50076448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     50076448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50076448                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1066651520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1066651520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1066651520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          33373178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33373178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33373178                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66632409000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54541131000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     44263988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     22130462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          65105                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        65105                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           5400105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33560266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4990286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          292977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16733421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16733421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4991302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       408803                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     14972890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     51424624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              66397514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    319410816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1090332800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1409743616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16713067                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         38846593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001676                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040904                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38781488     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  65105      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38846593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        33092475000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4991302000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17142224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
