

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Tue Nov 18 14:04:44 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataCOMMON,global,class=CODE,space=0,delta=2,noexec
     5                           	psect	idataBANK0,global,class=CODE,space=0,delta=2,noexec
     6                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     7                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	dataCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,noexec
    10                           	psect	inittext,global,class=CODE,space=0,delta=2
    11                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
    12                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    14                           	dabs	1,0x7E,2
    15     0000                     
    16                           ; Generated 12/10/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC16F877A Definitions
    48                           ; 
    49                           ; SFR Addresses
    50     0004                     fsr             equ	4
    51     0004                     fsr0            equ	4
    52     0000                     indf            equ	0
    53     0000                     indf0           equ	0
    54     0002                     pc              equ	2
    55     0002                     pcl             equ	2
    56     000A                     pclath          equ	10
    57     0003                     status          equ	3
    58     0000                     INDF            equ	0	;# 
    59     0001                     TMR0            equ	1	;# 
    60     0002                     PCL             equ	2	;# 
    61     0003                     STATUS          equ	3	;# 
    62     0004                     FSR             equ	4	;# 
    63     0005                     PORTA           equ	5	;# 
    64     0006                     PORTB           equ	6	;# 
    65     0007                     PORTC           equ	7	;# 
    66     0008                     PORTD           equ	8	;# 
    67     0009                     PORTE           equ	9	;# 
    68     000A                     PCLATH          equ	10	;# 
    69     000B                     INTCON          equ	11	;# 
    70     000C                     PIR1            equ	12	;# 
    71     000D                     PIR2            equ	13	;# 
    72     000E                     TMR1            equ	14	;# 
    73     000E                     TMR1L           equ	14	;# 
    74     000F                     TMR1H           equ	15	;# 
    75     0010                     T1CON           equ	16	;# 
    76     0011                     TMR2            equ	17	;# 
    77     0012                     T2CON           equ	18	;# 
    78     0013                     SSPBUF          equ	19	;# 
    79     0014                     SSPCON          equ	20	;# 
    80     0015                     CCPR1           equ	21	;# 
    81     0015                     CCPR1L          equ	21	;# 
    82     0016                     CCPR1H          equ	22	;# 
    83     0017                     CCP1CON         equ	23	;# 
    84     0018                     RCSTA           equ	24	;# 
    85     0019                     TXREG           equ	25	;# 
    86     001A                     RCREG           equ	26	;# 
    87     001B                     CCPR2           equ	27	;# 
    88     001B                     CCPR2L          equ	27	;# 
    89     001C                     CCPR2H          equ	28	;# 
    90     001D                     CCP2CON         equ	29	;# 
    91     001E                     ADRESH          equ	30	;# 
    92     001F                     ADCON0          equ	31	;# 
    93     0081                     OPTION_REG      equ	129	;# 
    94     0085                     TRISA           equ	133	;# 
    95     0086                     TRISB           equ	134	;# 
    96     0087                     TRISC           equ	135	;# 
    97     0088                     TRISD           equ	136	;# 
    98     0089                     TRISE           equ	137	;# 
    99     008C                     PIE1            equ	140	;# 
   100     008D                     PIE2            equ	141	;# 
   101     008E                     PCON            equ	142	;# 
   102     0091                     SSPCON2         equ	145	;# 
   103     0092                     PR2             equ	146	;# 
   104     0093                     SSPADD          equ	147	;# 
   105     0094                     SSPSTAT         equ	148	;# 
   106     0098                     TXSTA           equ	152	;# 
   107     0099                     SPBRG           equ	153	;# 
   108     009C                     CMCON           equ	156	;# 
   109     009D                     CVRCON          equ	157	;# 
   110     009E                     ADRESL          equ	158	;# 
   111     009F                     ADCON1          equ	159	;# 
   112     010C                     EEDATA          equ	268	;# 
   113     010D                     EEADR           equ	269	;# 
   114     010E                     EEDATH          equ	270	;# 
   115     010F                     EEADRH          equ	271	;# 
   116     018C                     EECON1          equ	396	;# 
   117     018D                     EECON2          equ	397	;# 
   118     0000                     INDF            equ	0	;# 
   119     0001                     TMR0            equ	1	;# 
   120     0002                     PCL             equ	2	;# 
   121     0003                     STATUS          equ	3	;# 
   122     0004                     FSR             equ	4	;# 
   123     0005                     PORTA           equ	5	;# 
   124     0006                     PORTB           equ	6	;# 
   125     0007                     PORTC           equ	7	;# 
   126     0008                     PORTD           equ	8	;# 
   127     0009                     PORTE           equ	9	;# 
   128     000A                     PCLATH          equ	10	;# 
   129     000B                     INTCON          equ	11	;# 
   130     000C                     PIR1            equ	12	;# 
   131     000D                     PIR2            equ	13	;# 
   132     000E                     TMR1            equ	14	;# 
   133     000E                     TMR1L           equ	14	;# 
   134     000F                     TMR1H           equ	15	;# 
   135     0010                     T1CON           equ	16	;# 
   136     0011                     TMR2            equ	17	;# 
   137     0012                     T2CON           equ	18	;# 
   138     0013                     SSPBUF          equ	19	;# 
   139     0014                     SSPCON          equ	20	;# 
   140     0015                     CCPR1           equ	21	;# 
   141     0015                     CCPR1L          equ	21	;# 
   142     0016                     CCPR1H          equ	22	;# 
   143     0017                     CCP1CON         equ	23	;# 
   144     0018                     RCSTA           equ	24	;# 
   145     0019                     TXREG           equ	25	;# 
   146     001A                     RCREG           equ	26	;# 
   147     001B                     CCPR2           equ	27	;# 
   148     001B                     CCPR2L          equ	27	;# 
   149     001C                     CCPR2H          equ	28	;# 
   150     001D                     CCP2CON         equ	29	;# 
   151     001E                     ADRESH          equ	30	;# 
   152     001F                     ADCON0          equ	31	;# 
   153     0081                     OPTION_REG      equ	129	;# 
   154     0085                     TRISA           equ	133	;# 
   155     0086                     TRISB           equ	134	;# 
   156     0087                     TRISC           equ	135	;# 
   157     0088                     TRISD           equ	136	;# 
   158     0089                     TRISE           equ	137	;# 
   159     008C                     PIE1            equ	140	;# 
   160     008D                     PIE2            equ	141	;# 
   161     008E                     PCON            equ	142	;# 
   162     0091                     SSPCON2         equ	145	;# 
   163     0092                     PR2             equ	146	;# 
   164     0093                     SSPADD          equ	147	;# 
   165     0094                     SSPSTAT         equ	148	;# 
   166     0098                     TXSTA           equ	152	;# 
   167     0099                     SPBRG           equ	153	;# 
   168     009C                     CMCON           equ	156	;# 
   169     009D                     CVRCON          equ	157	;# 
   170     009E                     ADRESL          equ	158	;# 
   171     009F                     ADCON1          equ	159	;# 
   172     010C                     EEDATA          equ	268	;# 
   173     010D                     EEADR           equ	269	;# 
   174     010E                     EEDATH          equ	270	;# 
   175     010F                     EEADRH          equ	271	;# 
   176     018C                     EECON1          equ	396	;# 
   177     018D                     EECON2          equ	397	;# 
   178                           
   179                           	psect	idataCOMMON
   180     0770                     __pidataCOMMON:
   181                           
   182                           ;initializer for _portc
   183     0770  3401               	retlw	1
   184     0771  3400               	retlw	0
   185                           
   186                           	psect	idataBANK0
   187     0785                     __pidataBANK0:
   188                           
   189                           ;initializer for _Button
   190     0785  343F               	retlw	63
   191     0786  3406               	retlw	6
   192     0787  345B               	retlw	91
   193     0788  344F               	retlw	79
   194     0789  3466               	retlw	102
   195     078A  346D               	retlw	109
   196     078B  347D               	retlw	125
   197     078C  3407               	retlw	7
   198     078D  347F               	retlw	127
   199     078E  346F               	retlw	111
   200                           
   201                           ;initializer for _PD
   202     078F  34C0               	retlw	192
   203     0790  34F9               	retlw	249
   204     0791  34A4               	retlw	164
   205     0792  34B0               	retlw	176
   206     0793  3499               	retlw	153
   207     0794  3492               	retlw	146
   208     0795  3482               	retlw	130
   209     0796  34F8               	retlw	248
   210     0797  3480               	retlw	128
   211     0798  3490               	retlw	144
   212                           
   213                           ;initializer for _a
   214     0799  3401               	retlw	1
   215     079A  3402               	retlw	2
   216     079B  3404               	retlw	4
   217     079C  3408               	retlw	8
   218     079D  3410               	retlw	16
   219     079E  3420               	retlw	32
   220     079F  3440               	retlw	64
   221     07A0  3480               	retlw	128
   222     0006                     _PORTB          set	6
   223     0007                     _PORTC          set	7
   224     0008                     _PORTD          set	8
   225     0049                     _RE1            set	73
   226     0032                     _RB2            set	50
   227     0031                     _RB1            set	49
   228     0030                     _RB0            set	48
   229     0086                     _TRISB          set	134
   230     0087                     _TRISC          set	135
   231     0088                     _TRISD          set	136
   232     009F                     _ADCON1         set	159
   233     044A                     _TRISE2         set	1098
   234     0449                     _TRISE1         set	1097
   235                           
   236                           	psect	cinit
   237     07DC                     start_initialization:	
   238                           ; #config settings
   239                           
   240     07DC                     __initialization:
   241                           
   242                           ; Initialize objects allocated to BANK0
   243     07DC  1383               	bcf	3,7	;select IRP bank0
   244     07DD  303C               	movlw	low (__pdataBANK0+28)
   245     07DE  00FD               	movwf	btemp+-1
   246     07DF  3007               	movlw	high __pidataBANK0
   247     07E0  00FE               	movwf	btemp
   248     07E1  3085               	movlw	low __pidataBANK0
   249     07E2  00FF               	movwf	btemp+1
   250     07E3  3020               	movlw	low __pdataBANK0
   251     07E4  0084               	movwf	4
   252     07E5  120A  118A  2776  120A  118A  	fcall	init_ram0
   253                           
   254                           ; Initialize objects allocated to COMMON
   255     07EA  120A  118A  2770  120A  118A  	fcall	__pidataCOMMON	;fetch initializer
   256     07EF  00FB               	movwf	__pdataCOMMON& (0+127)
   257     07F0  120A  118A  2771  120A  118A  	fcall	__pidataCOMMON+1	;fetch initializer
   258     07F5  00FC               	movwf	(__pdataCOMMON+1)& (0+127)
   259                           
   260                           ; Clear objects allocated to COMMON
   261     07F6  01F0               	clrf	__pbssCOMMON& (0+127)
   262     07F7  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   263     07F8  01F2               	clrf	(__pbssCOMMON+2)& (0+127)
   264     07F9  01F3               	clrf	(__pbssCOMMON+3)& (0+127)
   265     07FA  01F4               	clrf	(__pbssCOMMON+4)& (0+127)
   266     07FB  01F5               	clrf	(__pbssCOMMON+5)& (0+127)
   267     07FC                     end_of_initialization:	
   268                           ;End of C runtime variable initialization code
   269                           
   270     07FC                     __end_of__initialization:
   271     07FC  0183               	clrf	3
   272     07FD  120A  118A  2FA1   	ljmp	_main	;jump to C main() function
   273                           
   274                           	psect	bssCOMMON
   275     0070                     __pbssCOMMON:
   276     0070                     _portd:
   277     0070                     	ds	2
   278     0072                     _so:
   279     0072                     	ds	2
   280     0074                     _ngat:
   281     0074                     	ds	1
   282     0075                     _dem:
   283     0075                     	ds	1
   284                           
   285                           	psect	dataCOMMON
   286     007B                     __pdataCOMMON:
   287     007B                     _portc:
   288     007B                     	ds	2
   289                           
   290                           	psect	dataBANK0
   291     0020                     __pdataBANK0:
   292     0020                     _Button:
   293     0020                     	ds	10
   294     002A                     _PD:
   295     002A                     	ds	10
   296     0034                     _a:
   297     0034                     	ds	8
   298                           
   299                           	psect	inittext
   300     0772                     init_fetch0:	
   301                           ;	Called with low address in FSR and high address in W
   302                           
   303     0772  087E               	movf	btemp,w
   304     0773  008A               	movwf	10
   305     0774  087F               	movf	btemp+1,w
   306     0775  0082               	movwf	2
   307     0776                     init_ram0:	
   308                           ;Called with:
   309                           ;	high address of idata address in btemp 
   310                           ;	low address of idata address in btemp+1 
   311                           ;	low address of data in FSR
   312                           ;	high address + 1 of data in btemp-1
   313                           
   314     0776  120A  118A  2772  120A  118A  	fcall	init_fetch0
   315     077B  0080               	movwf	0
   316     077C  0A84               	incf	4,f
   317     077D  0804               	movf	4,w
   318     077E  067D               	xorwf	btemp+-1,w
   319     077F  1903               	btfsc	3,2
   320     0780  3400               	retlw	0
   321     0781  0AFF               	incf	btemp+1,f
   322     0782  1903               	btfsc	3,2
   323     0783  0AFE               	incf	btemp,f
   324     0784  2F76               	goto	init_ram0
   325                           
   326                           	psect	cstackCOMMON
   327     0076                     __pcstackCOMMON:
   328     0076                     ?_main:
   329     0076                     ??_main:	
   330                           ; 1 bytes @ 0x0
   331                           
   332                           
   333                           ; 1 bytes @ 0x0
   334     0076                     	ds	3
   335     0079                     main@portd:
   336                           
   337                           ; 2 bytes @ 0x3
   338     0079                     	ds	2
   339                           
   340                           	psect	maintext
   341     07A1                     __pmaintext:	
   342 ;;
   343 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   344 ;;
   345 ;; *************** function _main *****************
   346 ;; Defined at:
   347 ;;		line 160 in file "newmain.c"
   348 ;; Parameters:    Size  Location     Type
   349 ;;		None
   350 ;; Auto vars:     Size  Location     Type
   351 ;;  portd           2    3[COMMON] int 
   352 ;; Return value:  Size  Location     Type
   353 ;;                  1    wreg      void 
   354 ;; Registers used:
   355 ;;		wreg, fsr0l, fsr0h, status,2, status,0, btemp1
   356 ;; Tracked objects:
   357 ;;		On entry : B00/0
   358 ;;		On exit  : 0/0
   359 ;;		Unchanged: 0/0
   360 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   361 ;;      Params:         0       0       0       0       0
   362 ;;      Locals:         2       0       0       0       0
   363 ;;      Temps:          3       0       0       0       0
   364 ;;      Totals:         5       0       0       0       0
   365 ;;Total ram usage:        5 bytes
   366 ;; This function calls:
   367 ;;		Nothing
   368 ;; This function is called by:
   369 ;;		Startup code after reset
   370 ;; This function uses a non-reentrant model
   371 ;;
   372                           
   373     07A1                     _main:	
   374                           ;psect for function _main
   375                           
   376     07A1                     l957:	
   377                           ;incstack = 0
   378                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+btemp1]
   379                           
   380                           
   381                           ;newmain.c: 161:     ADCON1 = 0;
   382     07A1  1683               	bsf	3,5	;RP0=1, select bank1
   383     07A2  1303               	bcf	3,6	;RP1=0, select bank1
   384     07A3  019F               	clrf	31	;volatile
   385                           
   386                           ;newmain.c: 162:     TRISD = 0x00;
   387     07A4  0188               	clrf	8	;volatile
   388                           
   389                           ;newmain.c: 163:     TRISC = 0x00;
   390     07A5  0187               	clrf	7	;volatile
   391     07A6                     l959:
   392                           
   393                           ;newmain.c: 164:     TRISE1 = 0;
   394     07A6  1089               	bcf	9,1	;volatile
   395     07A7                     l961:
   396                           
   397                           ;newmain.c: 165:     TRISE2 = 0;
   398     07A7  1109               	bcf	9,2	;volatile
   399                           
   400                           ;newmain.c: 166:     TRISB = 0x00;
   401     07A8  0186               	clrf	6	;volatile
   402                           
   403                           ;newmain.c: 167:     PORTB = 0x00;
   404     07A9  1283               	bcf	3,5	;RP0=0, select bank0
   405     07AA  1303               	bcf	3,6	;RP1=0, select bank0
   406     07AB  0186               	clrf	6	;volatile
   407     07AC                     l963:
   408                           
   409                           ;newmain.c: 168:     PORTD = 0xFF;
   410     07AC  30FF               	movlw	255
   411     07AD  0088               	movwf	8	;volatile
   412     07AE                     l98:	
   413                           ;newmain.c: 173:     while (1) {
   414                           
   415                           
   416                           ;newmain.c: 174:         for (int portd = 0; portd < 10; portd++) {
   417     07AE  01F9               	clrf	main@portd
   418     07AF  01FA               	clrf	main@portd+1
   419     07B0                     l969:
   420                           
   421                           ;newmain.c: 175:             PORTD = PD[portd];
   422     07B0  0879               	movf	main@portd,w
   423     07B1  3E2A               	addlw	(low (_PD| 0))& (0+255)
   424     07B2  0084               	movwf	4
   425     07B3  1383               	bcf	3,7	;select IRP bank0
   426     07B4  0800               	movf	0,w
   427     07B5  1283               	bcf	3,5	;RP0=0, select bank0
   428     07B6  1303               	bcf	3,6	;RP1=0, select bank0
   429     07B7  0088               	movwf	8	;volatile
   430     07B8                     l971:
   431                           
   432                           ;newmain.c: 176:             _delay((unsigned long)((500)*(20000000/4000.0)));
   433     07B8  300D               	movlw	13
   434     07B9  00F8               	movwf	??_main+2
   435     07BA  30AF               	movlw	175
   436     07BB  00F7               	movwf	??_main+1
   437     07BC  30B6               	movlw	182
   438     07BD  00F6               	movwf	??_main
   439     07BE                     u397:
   440     07BE  0BF6               	decfsz	??_main,f
   441     07BF  2FBE               	goto	u397
   442     07C0  0BF7               	decfsz	??_main+1,f
   443     07C1  2FBE               	goto	u397
   444     07C2  0BF8               	decfsz	??_main+2,f
   445     07C3  2FBE               	goto	u397
   446     07C4  0000               	nop
   447     07C5                     l973:
   448                           
   449                           ;newmain.c: 177:         }
   450     07C5  3001               	movlw	1
   451     07C6  07F9               	addwf	main@portd,f
   452     07C7  1803               	skipnc
   453     07C8  0AFA               	incf	main@portd+1,f
   454     07C9  3000               	movlw	0
   455     07CA  07FA               	addwf	main@portd+1,f
   456     07CB                     l975:
   457     07CB  087A               	movf	main@portd+1,w
   458     07CC  3A80               	xorlw	128
   459     07CD  00FF               	movwf	btemp1
   460     07CE  3080               	movlw	128
   461     07CF  027F               	subwf	btemp1,w
   462     07D0  1D03               	skipz
   463     07D1  2FD4               	goto	u385
   464     07D2  300A               	movlw	10
   465     07D3  0279               	subwf	main@portd,w
   466     07D4                     u385:
   467     07D4  1C03               	skipc
   468     07D5  2FD7               	goto	u381
   469     07D6  2FD8               	goto	u380
   470     07D7                     u381:
   471     07D7  2FB0               	goto	l969
   472     07D8                     u380:
   473     07D8  2FAE               	goto	l98
   474     07D9  120A  118A  2800   	ljmp	start
   475     07DC                     __end_of_main:
   476     0002                     ___latbits      equ	2
   477     007E                     btemp           set	126	;btemp
   478     007E                     btemp0          set	126
   479     007F                     btemp1          set	127
   480     007E                     wtemp0          set	126
   481     007F                     wtemp0a         set	127
   482     007F                     ttemp0a         set	127
   483     0080                     ltemp0a         set	128
   484                           
   485                           	psect	config
   486                           
   487                           ;Config register CONFIG @ 0x2007
   488                           ;	Oscillator Selection bits
   489                           ;	FOSC = HS, HS oscillator
   490                           ;	Watchdog Timer Enable bit
   491                           ;	WDTE = OFF, WDT disabled
   492                           ;	Power-up Timer Enable bit
   493                           ;	PWRTE = ON, PWRT enabled
   494                           ;	Brown-out Reset Enable bit
   495                           ;	BOREN = 0x1, unprogrammed default
   496                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   497                           ;	LVP = 0x1, unprogrammed default
   498                           ;	Data EEPROM Memory Code Protection bit
   499                           ;	CPD = 0x1, unprogrammed default
   500                           ;	Flash Program Memory Write Enable bits
   501                           ;	WRT = 0x3, unprogrammed default
   502                           ;	In-Circuit Debugger Mode bit
   503                           ;	DEBUG = 0x1, unprogrammed default
   504                           ;	Flash Program Memory Code Protection bit
   505                           ;	CP = OFF, Code protection off
   506     2007                     	org	8199
   507     2007  3FF2               	dw	16370

Data Sizes:
    Strings     0
    Constant    0
    Data        30
    BSS         6
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      5      13
    BANK0            80      0      28
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     5      0      68
                                              0 COMMON     5     5      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BANK3               96      0       0      0.0%
BITBANK3            96      0       0      0.0%
BANK2               96      0       0      0.0%
BITBANK2            96      0       0      0.0%
BANK1               80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BANK0               80      0      28     35.0%
BITBANK0            80      0       0      0.0%
COMMON              14      5      13     92.9%
BITCOMMON           14      0       0      0.0%
DATA                 0      0      41      0.0%
STACK                0      0       0      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Tue Nov 18 14:04:44 2025

                      _a 0034                        pc 0002                       l98 07AE  
                     _PD 002A                       _so 0072                       fsr 0004  
                    l961 07A7                      l971 07B8                      l963 07AC  
                    l973 07C5                      l957 07A1                      l975 07CB  
                    l959 07A6                      l969 07B0                      _RB0 0030  
                    _RB1 0031                      _RB2 0032                      _RE1 0049  
                    u380 07D8                      u381 07D7                      u385 07D4  
                    u397 07BE                      _dem 0075                      fsr0 0004  
                    indf 0000                     _main 07A1                     _ngat 0074  
                   btemp 007E                     start 0000                    ?_main 0076  
                  _PORTB 0006                    _PORTC 0007                    _PORTD 0008  
                  _TRISB 0086                    _TRISC 0087                    _TRISD 0088  
                  _portc 007B                    btemp0 007E                    _portd 0070  
                  btemp1 007F                    pclath 000A                    status 0003  
                  wtemp0 007E          __initialization 07DC             __end_of_main 07DC  
                 ??_main 0076                   _ADCON1 009F                   _TRISE1 0449  
                 _TRISE2 044A                   _Button 0020             __pdataCOMMON 007B  
                 ltemp0a 0080                   ttemp0a 007F                   wtemp0a 007F  
__end_of__initialization 07FC           __pcstackCOMMON 0076             __pidataBANK0 0785  
             __pmaintext 07A1     end_of_initialization 07FC            __pidataCOMMON 0770  
    start_initialization 07DC               init_fetch0 0772              __pdataBANK0 0020  
            __pbssCOMMON 0070                ___latbits 0002                main@portd 0079  
               init_ram0 0776  
