../testbench/tb_logic_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none {Y:/Labs/ALU Lab 1/template/testbench/tb_logic_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_logic_unit
-- Compiling architecture testbench of tb_logic_unit

} {} {}}
