
-- VHDL Instantiation Created from source file contador_test.vhd -- 19:10:07 09/08/2018
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT contador_test
	PORT(
		result : IN std_logic;          
		contador_test : OUT std_logic_vector(2 downto 0)
		);
	END COMPONENT;

	Inst_contador_test: contador_test PORT MAP(
		result => ,
		contador_test => 
	);


