OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUFx4_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1456.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[WARNING CTS-0041] Net "net88" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net87" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net86" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net85" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net84" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net83" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net82" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net81" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net80" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net79" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net78" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net77" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net76" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net75" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net74" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net73" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net72" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net71" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net70" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net69" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net68" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net67" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net66" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net65" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net64" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net63" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net62" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net61" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net60" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net59" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net58" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net57" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net56" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net55" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net54" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0023]  Original sink region: [(1807, 2160), (13903, 12960)].
[INFO CTS-0024]  Normalized sink region: [(1.33852, 1.6), (10.2985, 9.6)].
[INFO CTS-0025]     Width:  8.9600.
[INFO CTS-0026]     Height: 8.0000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 4.4800 X 8.0000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 4.4800 X 4.0000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:1, 10:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 21.34 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -251.32

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -49.16

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -49.16

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_603_/CLK v
  50.63
_608_/CLK v
  48.04      0.00       2.59


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _586_ (falling edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         78.00   78.00 v input external delay
     1    0.74    0.00    0.00   78.00 v reset (in)
                                         reset (net)
                  0.05    0.01   78.01 v input34/A (BUFx2_ASAP7_75t_R)
     3    2.59    9.89   13.50   91.51 v input34/Y (BUFx2_ASAP7_75t_R)
                                         net34 (net)
                  9.89    0.09   91.60 v _345_/C (AOI211x1_ASAP7_75t_R)
     1    0.71   10.52    8.29   99.89 ^ _345_/Y (AOI211x1_ASAP7_75t_R)
                                         _002_ (net)
                 10.52    0.01   99.91 ^ _586_/D (DFFLQNx2_ASAP7_75t_R)
                                 99.91   data arrival time

                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.18   11.75   17.82   18.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.76    0.16   18.29 ^ clkbuf_2_2__f_clk/A (BUFx4_ASAP7_75t_R)
    10    8.91   19.08   25.13   43.42 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk (net)
                 19.08    0.21   43.63 ^ _24_33/A (INVx1_ASAP7_75t_R)
     1    0.56    7.48    6.70   50.32 v _24_33/Y (INVx1_ASAP7_75t_R)
                                         net86 (net)
                  7.48    0.00   50.33 v _586_/CLK (DFFLQNx2_ASAP7_75t_R)
                          0.00   50.33   clock reconvergence pessimism
                         10.04   60.37   library hold time
                                 60.37   data required time
-----------------------------------------------------------------------------
                                 60.37   data required time
                                -99.91   data arrival time
-----------------------------------------------------------------------------
                                 39.54   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _610_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.18   11.75   17.82   18.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.76    0.19   18.31 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
    10    9.02   19.24   25.24   43.55 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 19.24    0.07   43.63 ^ _372__9/A (INVx1_ASAP7_75t_R)
     1    0.56    7.51    6.72   50.34 v _372__9/Y (INVx1_ASAP7_75t_R)
                                         net62 (net)
                  7.51    0.00   50.35 v _610_/CLK (DFFLQNx3_ASAP7_75t_R)
     1    0.71   14.86   44.73   95.07 ^ _610_/QN (DFFLQNx3_ASAP7_75t_R)
                                         _050_ (net)
                 14.86    0.00   95.08 ^ _363_/A (INVx1_ASAP7_75t_R)
     3    2.50   15.83   11.81  106.89 v _363_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                 15.83    0.05  106.93 v _578_/B (HAxp5_ASAP7_75t_R)
     4    3.73   75.94   63.27  170.21 v _578_/SN (HAxp5_ASAP7_75t_R)
                                         _063_ (net)
                 75.94    0.06  170.27 v _331_/A2 (OA21x2_ASAP7_75t_R)
     2    1.62   10.53   32.40  202.67 v _331_/Y (OA21x2_ASAP7_75t_R)
                                         _117_ (net)
                 10.53    0.02  202.69 v _333_/B (OA211x2_ASAP7_75t_R)
     4    4.79   20.33   33.08  235.77 v _333_/Y (OA211x2_ASAP7_75t_R)
                                         _119_ (net)
                 20.35    0.31  236.08 v _378_/A (OR2x2_ASAP7_75t_R)
     2    2.30   11.72   25.00  261.08 v _378_/Y (OR2x2_ASAP7_75t_R)
                                         _142_ (net)
                 11.73    0.10  261.18 v _380_/A1 (OAI21x1_ASAP7_75t_R)
     2    2.81   22.49   15.04  276.21 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
                                         _291_ (net)
                 22.49    0.21  276.42 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
     1    2.08   15.95   20.41  296.83 ^ _387_/Y (AO21x1_ASAP7_75t_R)
                                         _292_ (net)
                 15.95    0.03  296.86 ^ _567_/A (FAx1_ASAP7_75t_R)
     1    1.67   30.33   19.87  316.72 v _567_/CON (FAx1_ASAP7_75t_R)
                                         _041_ (net)
                 30.33    0.01  316.73 v _304_/A (XOR2x1_ASAP7_75t_R)
     2    1.45   25.11   26.68  343.41 v _304_/Y (XOR2x1_ASAP7_75t_R)
                                         net43 (net)
                 25.11    0.05  343.46 v output43/A (BUFx2_ASAP7_75t_R)
     1    0.36    5.06   17.68  361.15 v output43/Y (BUFx2_ASAP7_75t_R)
                                         resp_msg[15] (net)
                  5.06    0.01  361.16 v resp_msg[15] (out)
                                361.16   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -361.16   data arrival time
-----------------------------------------------------------------------------
                                -49.16   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _610_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.18   11.75   17.82   18.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.76    0.19   18.31 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
    10    9.02   19.24   25.24   43.55 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 19.24    0.07   43.63 ^ _372__9/A (INVx1_ASAP7_75t_R)
     1    0.56    7.51    6.72   50.34 v _372__9/Y (INVx1_ASAP7_75t_R)
                                         net62 (net)
                  7.51    0.00   50.35 v _610_/CLK (DFFLQNx3_ASAP7_75t_R)
     1    0.71   14.86   44.73   95.07 ^ _610_/QN (DFFLQNx3_ASAP7_75t_R)
                                         _050_ (net)
                 14.86    0.00   95.08 ^ _363_/A (INVx1_ASAP7_75t_R)
     3    2.50   15.83   11.81  106.89 v _363_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                 15.83    0.05  106.93 v _578_/B (HAxp5_ASAP7_75t_R)
     4    3.73   75.94   63.27  170.21 v _578_/SN (HAxp5_ASAP7_75t_R)
                                         _063_ (net)
                 75.94    0.06  170.27 v _331_/A2 (OA21x2_ASAP7_75t_R)
     2    1.62   10.53   32.40  202.67 v _331_/Y (OA21x2_ASAP7_75t_R)
                                         _117_ (net)
                 10.53    0.02  202.69 v _333_/B (OA211x2_ASAP7_75t_R)
     4    4.79   20.33   33.08  235.77 v _333_/Y (OA211x2_ASAP7_75t_R)
                                         _119_ (net)
                 20.35    0.31  236.08 v _378_/A (OR2x2_ASAP7_75t_R)
     2    2.30   11.72   25.00  261.08 v _378_/Y (OR2x2_ASAP7_75t_R)
                                         _142_ (net)
                 11.73    0.10  261.18 v _380_/A1 (OAI21x1_ASAP7_75t_R)
     2    2.81   22.49   15.04  276.21 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
                                         _291_ (net)
                 22.49    0.21  276.42 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
     1    2.08   15.95   20.41  296.83 ^ _387_/Y (AO21x1_ASAP7_75t_R)
                                         _292_ (net)
                 15.95    0.03  296.86 ^ _567_/A (FAx1_ASAP7_75t_R)
     1    1.67   30.33   19.87  316.72 v _567_/CON (FAx1_ASAP7_75t_R)
                                         _041_ (net)
                 30.33    0.01  316.73 v _304_/A (XOR2x1_ASAP7_75t_R)
     2    1.45   25.11   26.68  343.41 v _304_/Y (XOR2x1_ASAP7_75t_R)
                                         net43 (net)
                 25.11    0.05  343.46 v output43/A (BUFx2_ASAP7_75t_R)
     1    0.36    5.06   17.68  361.15 v output43/Y (BUFx2_ASAP7_75t_R)
                                         resp_msg[15] (net)
                  5.06    0.01  361.16 v resp_msg[15] (out)
                                361.16   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -361.16   data arrival time
-----------------------------------------------------------------------------
                                -49.16   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
139.63546752929688

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4364

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
18.100872039794922

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7856

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 8

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
361.1574

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-49.1574

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-13.611074

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-04   3.17e-05   6.64e-09   2.13e-04  33.0%
Combinational          1.86e-04   2.47e-04   4.08e-08   4.33e-04  67.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-04   2.79e-04   4.75e-08   6.47e-04 100.0%
                          56.9%      43.1%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 46 u^2 23% utilization.

[INFO RSZ-0058] Using max wire length 162um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -251.32

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -49.16

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -49.16

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_603_/CLK v
  50.63
_608_/CLK v
  48.04      0.00       2.59


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _586_ (falling edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         78.00   78.00 v input external delay
     1    0.74    0.00    0.00   78.00 v reset (in)
                                         reset (net)
                  0.05    0.01   78.01 v input34/A (BUFx2_ASAP7_75t_R)
     3    2.59    9.89   13.50   91.51 v input34/Y (BUFx2_ASAP7_75t_R)
                                         net34 (net)
                  9.89    0.09   91.60 v _345_/C (AOI211x1_ASAP7_75t_R)
     1    0.71   10.52    8.29   99.89 ^ _345_/Y (AOI211x1_ASAP7_75t_R)
                                         _002_ (net)
                 10.52    0.01   99.91 ^ _586_/D (DFFLQNx2_ASAP7_75t_R)
                                 99.91   data arrival time

                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.18   11.75   17.82   18.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.76    0.16   18.29 ^ clkbuf_2_2__f_clk/A (BUFx4_ASAP7_75t_R)
    10    8.91   19.08   25.13   43.42 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk (net)
                 19.08    0.21   43.63 ^ _24_33/A (INVx1_ASAP7_75t_R)
     1    0.56    7.48    6.70   50.32 v _24_33/Y (INVx1_ASAP7_75t_R)
                                         net86 (net)
                  7.48    0.00   50.33 v _586_/CLK (DFFLQNx2_ASAP7_75t_R)
                          0.00   50.33   clock reconvergence pessimism
                         10.04   60.37   library hold time
                                 60.37   data required time
-----------------------------------------------------------------------------
                                 60.37   data required time
                                -99.91   data arrival time
-----------------------------------------------------------------------------
                                 39.54   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _610_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.18   11.75   17.82   18.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.76    0.19   18.31 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
    10    9.02   19.24   25.24   43.55 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 19.24    0.07   43.63 ^ _372__9/A (INVx1_ASAP7_75t_R)
     1    0.56    7.51    6.72   50.34 v _372__9/Y (INVx1_ASAP7_75t_R)
                                         net62 (net)
                  7.51    0.00   50.35 v _610_/CLK (DFFLQNx3_ASAP7_75t_R)
     1    0.71   14.86   44.73   95.07 ^ _610_/QN (DFFLQNx3_ASAP7_75t_R)
                                         _050_ (net)
                 14.86    0.00   95.08 ^ _363_/A (INVx1_ASAP7_75t_R)
     3    2.50   15.83   11.81  106.89 v _363_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                 15.83    0.05  106.93 v _578_/B (HAxp5_ASAP7_75t_R)
     4    3.73   75.94   63.27  170.21 v _578_/SN (HAxp5_ASAP7_75t_R)
                                         _063_ (net)
                 75.94    0.06  170.27 v _331_/A2 (OA21x2_ASAP7_75t_R)
     2    1.62   10.53   32.40  202.67 v _331_/Y (OA21x2_ASAP7_75t_R)
                                         _117_ (net)
                 10.53    0.02  202.69 v _333_/B (OA211x2_ASAP7_75t_R)
     4    4.79   20.33   33.08  235.77 v _333_/Y (OA211x2_ASAP7_75t_R)
                                         _119_ (net)
                 20.35    0.31  236.08 v _378_/A (OR2x2_ASAP7_75t_R)
     2    2.30   11.72   25.00  261.08 v _378_/Y (OR2x2_ASAP7_75t_R)
                                         _142_ (net)
                 11.73    0.10  261.18 v _380_/A1 (OAI21x1_ASAP7_75t_R)
     2    2.81   22.49   15.04  276.21 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
                                         _291_ (net)
                 22.49    0.21  276.42 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
     1    2.08   15.95   20.41  296.83 ^ _387_/Y (AO21x1_ASAP7_75t_R)
                                         _292_ (net)
                 15.95    0.03  296.86 ^ _567_/A (FAx1_ASAP7_75t_R)
     1    1.67   30.33   19.87  316.72 v _567_/CON (FAx1_ASAP7_75t_R)
                                         _041_ (net)
                 30.33    0.01  316.73 v _304_/A (XOR2x1_ASAP7_75t_R)
     2    1.45   25.11   26.68  343.41 v _304_/Y (XOR2x1_ASAP7_75t_R)
                                         net43 (net)
                 25.11    0.05  343.46 v output43/A (BUFx2_ASAP7_75t_R)
     1    0.36    5.06   17.68  361.15 v output43/Y (BUFx2_ASAP7_75t_R)
                                         resp_msg[15] (net)
                  5.06    0.01  361.16 v resp_msg[15] (out)
                                361.16   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -361.16   data arrival time
-----------------------------------------------------------------------------
                                -49.16   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _610_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.18   11.75   17.82   18.12 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.76    0.19   18.31 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
    10    9.02   19.24   25.24   43.55 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 19.24    0.07   43.63 ^ _372__9/A (INVx1_ASAP7_75t_R)
     1    0.56    7.51    6.72   50.34 v _372__9/Y (INVx1_ASAP7_75t_R)
                                         net62 (net)
                  7.51    0.00   50.35 v _610_/CLK (DFFLQNx3_ASAP7_75t_R)
     1    0.71   14.86   44.73   95.07 ^ _610_/QN (DFFLQNx3_ASAP7_75t_R)
                                         _050_ (net)
                 14.86    0.00   95.08 ^ _363_/A (INVx1_ASAP7_75t_R)
     3    2.50   15.83   11.81  106.89 v _363_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[7] (net)
                 15.83    0.05  106.93 v _578_/B (HAxp5_ASAP7_75t_R)
     4    3.73   75.94   63.27  170.21 v _578_/SN (HAxp5_ASAP7_75t_R)
                                         _063_ (net)
                 75.94    0.06  170.27 v _331_/A2 (OA21x2_ASAP7_75t_R)
     2    1.62   10.53   32.40  202.67 v _331_/Y (OA21x2_ASAP7_75t_R)
                                         _117_ (net)
                 10.53    0.02  202.69 v _333_/B (OA211x2_ASAP7_75t_R)
     4    4.79   20.33   33.08  235.77 v _333_/Y (OA211x2_ASAP7_75t_R)
                                         _119_ (net)
                 20.35    0.31  236.08 v _378_/A (OR2x2_ASAP7_75t_R)
     2    2.30   11.72   25.00  261.08 v _378_/Y (OR2x2_ASAP7_75t_R)
                                         _142_ (net)
                 11.73    0.10  261.18 v _380_/A1 (OAI21x1_ASAP7_75t_R)
     2    2.81   22.49   15.04  276.21 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
                                         _291_ (net)
                 22.49    0.21  276.42 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
     1    2.08   15.95   20.41  296.83 ^ _387_/Y (AO21x1_ASAP7_75t_R)
                                         _292_ (net)
                 15.95    0.03  296.86 ^ _567_/A (FAx1_ASAP7_75t_R)
     1    1.67   30.33   19.87  316.72 v _567_/CON (FAx1_ASAP7_75t_R)
                                         _041_ (net)
                 30.33    0.01  316.73 v _304_/A (XOR2x1_ASAP7_75t_R)
     2    1.45   25.11   26.68  343.41 v _304_/Y (XOR2x1_ASAP7_75t_R)
                                         net43 (net)
                 25.11    0.05  343.46 v output43/A (BUFx2_ASAP7_75t_R)
     1    0.36    5.06   17.68  361.15 v output43/Y (BUFx2_ASAP7_75t_R)
                                         resp_msg[15] (net)
                  5.06    0.01  361.16 v resp_msg[15] (out)
                                361.16   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -361.16   data arrival time
-----------------------------------------------------------------------------
                                -49.16   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
139.63546752929688

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4364

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
18.100872039794922

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7856

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 8

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
361.1574

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-49.1574

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-13.611074

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-04   3.17e-05   6.64e-09   2.13e-04  33.0%
Combinational          1.86e-04   2.47e-04   4.08e-08   4.33e-04  67.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-04   2.79e-04   4.75e-08   6.47e-04 100.0%
                          56.9%      43.1%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 46 u^2 23% utilization.

Placement Analysis
---------------------------------
total displacement         11.0 u
average displacement        0.0 u
max displacement            0.7 u
original HPWL             822.5 u
legalized HPWL            869.5 u
delta HPWL                    6 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0094] Found 8 endpoints with setup violations.
[INFO RSZ-0045] Inserted 7 buffers, 1 to split loads.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          2.6 u
average displacement        0.0 u
max displacement            0.5 u
original HPWL             872.0 u
legalized HPWL            874.3 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -494.90

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -72.36

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -72.36

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_590_/CLK v
  48.09
_616_/CLK v
  50.87      0.00      -2.78


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _586_ (falling edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         78.00   78.00 v input external delay
     1    0.74    0.00    0.00   78.00 v reset (in)
                                         reset (net)
                  0.05    0.01   78.01 v input34/A (BUFx2_ASAP7_75t_R)
     3    2.60    9.92   13.52   91.53 v input34/Y (BUFx2_ASAP7_75t_R)
                                         net34 (net)
                  9.92    0.09   91.62 v _345_/C (AOI211x1_ASAP7_75t_R)
     1    0.71   10.52    8.30   99.92 ^ _345_/Y (AOI211x1_ASAP7_75t_R)
                                         _002_ (net)
                 10.52    0.01   99.93 ^ _586_/D (DFFLQNx2_ASAP7_75t_R)
                                 99.93   data arrival time

                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.16   11.71   17.79   18.10 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.71    0.16   18.26 ^ clkbuf_2_2__f_clk/A (BUFx4_ASAP7_75t_R)
    10    8.93   19.07   25.16   43.42 ^ clkbuf_2_2__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_2__leaf_clk (net)
                 19.07    0.16   43.58 ^ _24_33/A (INVx1_ASAP7_75t_R)
     1    0.57    7.57    6.76   50.35 v _24_33/Y (INVx1_ASAP7_75t_R)
                                         net86 (net)
                  7.57    0.01   50.35 v _586_/CLK (DFFLQNx2_ASAP7_75t_R)
                          0.00   50.35   clock reconvergence pessimism
                         10.07   60.42   library hold time
                                 60.42   data required time
-----------------------------------------------------------------------------
                                 60.42   data required time
                                -99.93   data arrival time
-----------------------------------------------------------------------------
                                 39.51   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _587_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.16   11.71   17.79   18.10 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.72    0.18   18.28 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
    10    9.06   19.28   25.25   43.53 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 19.29    0.28   43.82 ^ _24_32/A (INVx1_ASAP7_75t_R)
     1    0.60    7.72    6.87   50.69 v _24_32/Y (INVx1_ASAP7_75t_R)
                                         net85 (net)
                  7.72    0.01   50.69 v _587_/CLK (DFFLQNx2_ASAP7_75t_R)
     2    1.69   16.64   43.59   94.28 v _587_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _057_ (net)
                 16.64    0.01   94.29 v _314_/A (INVx1_ASAP7_75t_R)
     3    2.55   19.09   13.91  108.20 ^ _314_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in1[0] (net)
                 19.09    0.04  108.24 ^ _569_/A (HAxp5_ASAP7_75t_R)
     1    2.15   31.72   19.94  128.18 v _569_/CON (HAxp5_ASAP7_75t_R)
                                         _294_ (net)
                 31.72    0.06  128.24 v _568_/A (FAx1_ASAP7_75t_R)
     3    2.46   61.02   64.23  192.47 v _568_/SN (FAx1_ASAP7_75t_R)
                                         _025_ (net)
                 61.02    0.20  192.67 v _330_/A2 (OA211x2_ASAP7_75t_R)
     2    1.45   11.27   36.68  229.34 v _330_/Y (OA211x2_ASAP7_75t_R)
                                         _116_ (net)
                 11.27    0.07  229.41 v _333_/A2 (OA211x2_ASAP7_75t_R)
     4    4.78   20.32   29.58  259.00 v _333_/Y (OA211x2_ASAP7_75t_R)
                                         _119_ (net)
                 20.33    0.30  259.30 v _378_/A (OR2x2_ASAP7_75t_R)
     2    2.30   11.72   24.99  284.29 v _378_/Y (OR2x2_ASAP7_75t_R)
                                         _142_ (net)
                 11.73    0.10  284.39 v _380_/A1 (OAI21x1_ASAP7_75t_R)
     2    2.81   22.49   15.04  299.43 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
                                         _291_ (net)
                 22.49    0.21  299.64 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
     1    2.08   15.95   20.41  320.04 ^ _387_/Y (AO21x1_ASAP7_75t_R)
                                         _292_ (net)
                 15.95    0.03  320.07 ^ _567_/A (FAx1_ASAP7_75t_R)
     1    1.67   30.34   19.87  339.94 v _567_/CON (FAx1_ASAP7_75t_R)
                                         _041_ (net)
                 30.34    0.01  339.95 v _304_/A (XOR2x1_ASAP7_75t_R)
     2    1.44   25.09   26.66  366.61 v _304_/Y (XOR2x1_ASAP7_75t_R)
                                         net43 (net)
                 25.09    0.05  366.67 v output43/A (BUFx2_ASAP7_75t_R)
     1    0.36    5.06   17.68  384.34 v output43/Y (BUFx2_ASAP7_75t_R)
                                         resp_msg[15] (net)
                  5.06    0.01  384.36 v resp_msg[15] (out)
                                384.36   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -384.36   data arrival time
-----------------------------------------------------------------------------
                                -72.36   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _587_ (falling edge-triggered flip-flop clocked by core_clock')
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock' (fall edge)
                          0.00    0.00   clock source latency
     1    2.24    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.96    0.30    0.30 ^ clkbuf_0_clk/A (BUFx4_ASAP7_75t_R)
     4    4.16   11.71   17.79   18.10 ^ clkbuf_0_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.72    0.18   18.28 ^ clkbuf_2_1__f_clk/A (BUFx4_ASAP7_75t_R)
    10    9.06   19.28   25.25   43.53 ^ clkbuf_2_1__f_clk/Y (BUFx4_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 19.29    0.28   43.82 ^ _24_32/A (INVx1_ASAP7_75t_R)
     1    0.60    7.72    6.87   50.69 v _24_32/Y (INVx1_ASAP7_75t_R)
                                         net85 (net)
                  7.72    0.01   50.69 v _587_/CLK (DFFLQNx2_ASAP7_75t_R)
     2    1.69   16.64   43.59   94.28 v _587_/QN (DFFLQNx2_ASAP7_75t_R)
                                         _057_ (net)
                 16.64    0.01   94.29 v _314_/A (INVx1_ASAP7_75t_R)
     3    2.55   19.09   13.91  108.20 ^ _314_/Y (INVx1_ASAP7_75t_R)
                                         dpath.a_lt_b$in1[0] (net)
                 19.09    0.04  108.24 ^ _569_/A (HAxp5_ASAP7_75t_R)
     1    2.15   31.72   19.94  128.18 v _569_/CON (HAxp5_ASAP7_75t_R)
                                         _294_ (net)
                 31.72    0.06  128.24 v _568_/A (FAx1_ASAP7_75t_R)
     3    2.46   61.02   64.23  192.47 v _568_/SN (FAx1_ASAP7_75t_R)
                                         _025_ (net)
                 61.02    0.20  192.67 v _330_/A2 (OA211x2_ASAP7_75t_R)
     2    1.45   11.27   36.68  229.34 v _330_/Y (OA211x2_ASAP7_75t_R)
                                         _116_ (net)
                 11.27    0.07  229.41 v _333_/A2 (OA211x2_ASAP7_75t_R)
     4    4.78   20.32   29.58  259.00 v _333_/Y (OA211x2_ASAP7_75t_R)
                                         _119_ (net)
                 20.33    0.30  259.30 v _378_/A (OR2x2_ASAP7_75t_R)
     2    2.30   11.72   24.99  284.29 v _378_/Y (OR2x2_ASAP7_75t_R)
                                         _142_ (net)
                 11.73    0.10  284.39 v _380_/A1 (OAI21x1_ASAP7_75t_R)
     2    2.81   22.49   15.04  299.43 ^ _380_/Y (OAI21x1_ASAP7_75t_R)
                                         _291_ (net)
                 22.49    0.21  299.64 ^ _387_/A2 (AO21x1_ASAP7_75t_R)
     1    2.08   15.95   20.41  320.04 ^ _387_/Y (AO21x1_ASAP7_75t_R)
                                         _292_ (net)
                 15.95    0.03  320.07 ^ _567_/A (FAx1_ASAP7_75t_R)
     1    1.67   30.34   19.87  339.94 v _567_/CON (FAx1_ASAP7_75t_R)
                                         _041_ (net)
                 30.34    0.01  339.95 v _304_/A (XOR2x1_ASAP7_75t_R)
     2    1.44   25.09   26.66  366.61 v _304_/Y (XOR2x1_ASAP7_75t_R)
                                         net43 (net)
                 25.09    0.05  366.67 v output43/A (BUFx2_ASAP7_75t_R)
     1    0.36    5.06   17.68  384.34 v output43/Y (BUFx2_ASAP7_75t_R)
                                         resp_msg[15] (net)
                  5.06    0.01  384.36 v resp_msg[15] (out)
                                384.36   data arrival time

                        390.00  390.00   clock core_clock (rise edge)
                          0.00  390.00   clock network delay (propagated)
                          0.00  390.00   clock reconvergence pessimism
                        -78.00  312.00   output external delay
                                312.00   data required time
-----------------------------------------------------------------------------
                                312.00   data required time
                               -384.36   data arrival time
-----------------------------------------------------------------------------
                                -72.36   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
141.4901885986328

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4422

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
18.088212966918945

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7851

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 10

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
384.3566

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-72.3566

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-18.825382

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-04   3.19e-05   6.64e-09   2.14e-04  32.9%
Combinational          1.86e-04   2.49e-04   4.14e-08   4.36e-04  67.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-04   2.81e-04   4.81e-08   6.49e-04 100.0%
                          56.7%      43.3%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 47 u^2 24% utilization.

Elapsed time: 0:02.62[h:]min:sec. CPU time: user 2.57 sys 0.05 (99%). Peak memory: 203468KB.
