# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/custom-axi-ip/hardware/const/const.xdc

# Block Designs: bd/subsystem_bd/subsystem_bd.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==subsystem_bd || ORIG_REF_NAME==subsystem_bd} -quiet] -quiet

# IP: bd/subsystem_bd/ip/subsystem_bd_processing_system7_0_1/subsystem_bd_processing_system7_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==subsystem_bd_processing_system7_0_1 || ORIG_REF_NAME==subsystem_bd_processing_system7_0_1} -quiet] -quiet

# IP: bd/subsystem_bd/ip/subsystem_bd_ps7_0_axi_periph_0/subsystem_bd_ps7_0_axi_periph_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==subsystem_bd_ps7_0_axi_periph_0 || ORIG_REF_NAME==subsystem_bd_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/subsystem_bd/ip/subsystem_bd_rst_ps7_0_50M_0/subsystem_bd_rst_ps7_0_50M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==subsystem_bd_rst_ps7_0_50M_0 || ORIG_REF_NAME==subsystem_bd_rst_ps7_0_50M_0} -quiet] -quiet

# IP: bd/subsystem_bd/ip/subsystem_bd_my_axi_ip_0_2/subsystem_bd_my_axi_ip_0_2.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==subsystem_bd_my_axi_ip_0_2 || ORIG_REF_NAME==subsystem_bd_my_axi_ip_0_2} -quiet] -quiet

# IP: bd/subsystem_bd/ip/subsystem_bd_auto_pc_0/subsystem_bd_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==subsystem_bd_auto_pc_0 || ORIG_REF_NAME==subsystem_bd_auto_pc_0} -quiet] -quiet

# XDC: /home/mg/Documents/my-projects/Embedded-System-Design-with-Xilinx-Zynq-SoC-and-Vitis-IDE/custom-axi-ip/hardware/build/custom-axi-ip/custom-axi-ip.gen/sources_1/bd/subsystem_bd/subsystem_bd_ooc.xdc
