22:16:54 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
22:16:59 INFO  : Registering command handlers for Vitis TCF services
22:16:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
22:17:00 INFO  : Platform repository initialization has completed.
22:17:01 INFO  : XSCT server has started successfully.
22:17:01 INFO  : plnx-install-location is set to ''
22:17:03 INFO  : Successfully done setting XSCT server connection channel  
22:17:03 INFO  : Successfully done query RDI_DATADIR 
22:17:03 INFO  : Successfully done setting workspace for the tool. 
22:17:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:17:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
22:17:56 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:17:57 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:18:03 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
22:18:31 INFO  : Result from executing command 'removePlatformRepo': 
22:18:43 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
22:21:28 INFO  : Result from executing command 'getProjects': design_1_wrapper
22:21:28 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
22:21:49 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
22:22:48 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
22:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:23 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
22:23:23 INFO  : 'jtag frequency' command is executed.
22:23:23 INFO  : Context for 'APU' is selected.
22:23:23 INFO  : System reset is completed.
22:23:26 INFO  : 'after 3000' command is executed.
22:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
22:23:29 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
22:23:29 INFO  : Context for 'APU' is selected.
22:23:29 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:29 INFO  : Context for 'APU' is selected.
22:23:29 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
22:23:29 INFO  : 'ps7_init' command is executed.
22:23:29 INFO  : 'ps7_post_config' command is executed.
22:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:30 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:30 INFO  : 'con' command is executed.
22:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:23:30 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
22:24:52 INFO  : Disconnected from the channel tcfchan#8.
22:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:26 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
22:25:26 INFO  : 'jtag frequency' command is executed.
22:25:26 INFO  : Context for 'APU' is selected.
22:25:26 INFO  : System reset is completed.
22:25:29 INFO  : 'after 3000' command is executed.
22:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
22:25:31 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
22:25:31 INFO  : Context for 'APU' is selected.
22:25:31 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:25:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:31 INFO  : Context for 'APU' is selected.
22:25:31 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
22:25:32 INFO  : 'ps7_init' command is executed.
22:25:32 INFO  : 'ps7_post_config' command is executed.
22:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:32 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:32 INFO  : 'con' command is executed.
22:25:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:32 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
22:48:49 INFO  : Disconnected from the channel tcfchan#9.
23:56:22 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:56:37 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
23:56:37 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;RemoteSystemsTempFiles;design_1_wrapper;tmp_FILE;tmp_FILE_system
23:56:37 WARN  : Failed to closehw "D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:56:37 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;RemoteSystemsTempFiles;design_1_wrapper;tmp_FILE;tmp_FILE_system
23:56:37 ERROR : Failed to openhw "D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:56:37 ERROR : Failed to update application flags from BSP for 'EthLwip_Demo'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214) ~[com.xilinx.sdx.sw_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:64) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160) ~[com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202310091710.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
23:56:38 ERROR : Failed to compute checksum of hardware specification file used by project 'EthLwip_Demo'
23:56:38 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;RemoteSystemsTempFiles;design_1_wrapper;tmp_FILE;tmp_FILE_system
23:56:38 ERROR : Failed to openhw "D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:56:38 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;RemoteSystemsTempFiles;design_1_wrapper;tmp_FILE;tmp_FILE_system
23:56:38 ERROR : Failed to openhw "D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:56:38 INFO  : Result from executing command 'getProjects': EthLwip_Demo;EthLwip_Demo_system;RemoteSystemsTempFiles;design_1_wrapper;tmp_FILE;tmp_FILE_system
23:56:38 ERROR : Failed to openhw "D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is not available in the current workspace
use 'getprojects' command to see list of available projects in current workspace
23:57:13 INFO  : Result from executing command 'removePlatformRepo': 
23:58:43 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:58:43 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
23:58:45 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
23:58:49 INFO  : The hardware specification used by project 'EthLwip_Demo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:58:49 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
23:58:49 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream' in project 'EthLwip_Demo'.
23:58:49 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:58:56 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit' in project 'EthLwip_Demo'.
00:01:55 INFO  : Result from executing command 'removePlatformRepo': 
00:33:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:33:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
00:33:57 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
00:38:41 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
00:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:05 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:39:05 INFO  : 'jtag frequency' command is executed.
00:39:05 INFO  : Context for 'APU' is selected.
00:39:05 INFO  : System reset is completed.
00:39:08 INFO  : 'after 3000' command is executed.
00:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:39:11 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:39:11 INFO  : Context for 'APU' is selected.
00:39:11 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:11 INFO  : Context for 'APU' is selected.
00:39:11 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:39:11 INFO  : 'ps7_init' command is executed.
00:39:11 INFO  : 'ps7_post_config' command is executed.
00:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:12 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:12 INFO  : 'con' command is executed.
00:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:39:12 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:45:13 INFO  : Disconnected from the channel tcfchan#19.
13:58:23 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
13:58:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
13:58:28 INFO  : XSCT server has started successfully.
13:58:28 INFO  : Successfully done setting XSCT server connection channel  
13:58:28 INFO  : plnx-install-location is set to ''
13:58:28 INFO  : Successfully done setting workspace for the tool. 
13:58:55 INFO  : Registering command handlers for Vitis TCF services
13:58:56 INFO  : Platform repository initialization has completed.
13:58:58 INFO  : Successfully done query RDI_DATADIR 
13:59:20 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
13:59:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

13:59:33 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
13:59:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

13:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:52 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
13:59:52 INFO  : 'jtag frequency' command is executed.
13:59:52 INFO  : Context for 'APU' is selected.
13:59:52 INFO  : System reset is completed.
13:59:55 INFO  : 'after 3000' command is executed.
13:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
13:59:58 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
13:59:58 INFO  : Context for 'APU' is selected.
13:59:58 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:58 INFO  : Context for 'APU' is selected.
13:59:58 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
13:59:59 INFO  : 'ps7_init' command is executed.
13:59:59 INFO  : 'ps7_post_config' command is executed.
13:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:59 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:59 INFO  : 'con' command is executed.
13:59:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:59 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
14:03:32 INFO  : Disconnected from the channel tcfchan#3.
15:19:20 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
15:19:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:19:33 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
15:19:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:40 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
15:20:40 INFO  : 'jtag frequency' command is executed.
15:20:40 INFO  : Context for 'APU' is selected.
15:20:41 INFO  : System reset is completed.
15:20:44 INFO  : 'after 3000' command is executed.
15:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
15:20:46 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
15:20:46 INFO  : Context for 'APU' is selected.
15:20:46 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:20:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:46 INFO  : Context for 'APU' is selected.
15:20:46 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
15:20:47 INFO  : 'ps7_init' command is executed.
15:20:47 INFO  : 'ps7_post_config' command is executed.
15:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:47 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:47 INFO  : 'con' command is executed.
15:20:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:20:47 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
15:25:48 INFO  : Disconnected from the channel tcfchan#6.
15:26:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:02 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
15:26:02 INFO  : 'jtag frequency' command is executed.
15:26:02 INFO  : Context for 'APU' is selected.
15:26:03 INFO  : System reset is completed.
15:26:06 INFO  : 'after 3000' command is executed.
15:26:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
15:26:08 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
15:26:08 INFO  : Context for 'APU' is selected.
15:26:10 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:26:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:10 INFO  : Context for 'APU' is selected.
15:26:10 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
15:26:10 INFO  : 'ps7_init' command is executed.
15:26:10 INFO  : 'ps7_post_config' command is executed.
15:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:10 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:11 INFO  : 'con' command is executed.
15:26:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:11 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
15:28:02 INFO  : Disconnected from the channel tcfchan#7.
15:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:17 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
15:28:17 INFO  : 'jtag frequency' command is executed.
15:28:17 INFO  : Context for 'APU' is selected.
15:28:17 INFO  : System reset is completed.
15:28:20 INFO  : 'after 3000' command is executed.
15:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
15:28:23 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
15:28:23 INFO  : Context for 'APU' is selected.
15:28:24 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:28:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:24 INFO  : Context for 'APU' is selected.
15:28:24 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
15:28:25 INFO  : 'ps7_init' command is executed.
15:28:25 INFO  : 'ps7_post_config' command is executed.
15:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:25 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:25 INFO  : 'con' command is executed.
15:28:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:28:25 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:08:48 INFO  : Disconnected from the channel tcfchan#8.
16:09:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:05 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:09:05 INFO  : 'jtag frequency' command is executed.
16:09:05 INFO  : Context for 'APU' is selected.
16:09:05 INFO  : System reset is completed.
16:09:08 INFO  : 'after 3000' command is executed.
16:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:09:11 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:09:11 INFO  : Context for 'APU' is selected.
16:09:12 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:13 INFO  : Context for 'APU' is selected.
16:09:13 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:09:13 INFO  : 'ps7_init' command is executed.
16:09:13 INFO  : 'ps7_post_config' command is executed.
16:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:13 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:14 INFO  : 'con' command is executed.
16:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:14 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:10:27 INFO  : Disconnected from the channel tcfchan#9.
16:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:01 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:12:01 INFO  : 'jtag frequency' command is executed.
16:12:01 INFO  : Context for 'APU' is selected.
16:12:01 INFO  : System reset is completed.
16:12:04 INFO  : 'after 3000' command is executed.
16:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:12:07 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:12:07 INFO  : Context for 'APU' is selected.
16:12:08 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:08 INFO  : Context for 'APU' is selected.
16:12:08 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:12:09 INFO  : 'ps7_init' command is executed.
16:12:09 INFO  : 'ps7_post_config' command is executed.
16:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:09 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:09 INFO  : 'con' command is executed.
16:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:12:09 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:17:27 INFO  : Disconnected from the channel tcfchan#10.
16:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:35 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:17:35 INFO  : 'jtag frequency' command is executed.
16:17:35 INFO  : Context for 'APU' is selected.
16:17:35 INFO  : System reset is completed.
16:17:38 INFO  : 'after 3000' command is executed.
16:17:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:17:40 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:17:40 INFO  : Context for 'APU' is selected.
16:17:42 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:17:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:42 INFO  : Context for 'APU' is selected.
16:17:42 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:17:42 INFO  : 'ps7_init' command is executed.
16:17:42 INFO  : 'ps7_post_config' command is executed.
16:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:43 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:43 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:43 INFO  : 'con' command is executed.
16:17:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:17:43 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:21:52 INFO  : Disconnected from the channel tcfchan#11.
16:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:01 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:22:01 INFO  : 'jtag frequency' command is executed.
16:22:01 INFO  : Context for 'APU' is selected.
16:22:02 INFO  : System reset is completed.
16:22:05 INFO  : 'after 3000' command is executed.
16:22:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:22:07 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:22:07 INFO  : Context for 'APU' is selected.
16:22:08 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:22:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:08 INFO  : Context for 'APU' is selected.
16:22:08 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:22:09 INFO  : 'ps7_init' command is executed.
16:22:09 INFO  : 'ps7_post_config' command is executed.
16:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:09 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:09 INFO  : 'con' command is executed.
16:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:09 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:24:54 INFO  : Disconnected from the channel tcfchan#12.
16:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:02 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:25:02 INFO  : 'jtag frequency' command is executed.
16:25:02 INFO  : Context for 'APU' is selected.
16:25:02 INFO  : System reset is completed.
16:25:05 INFO  : 'after 3000' command is executed.
16:25:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:25:07 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:25:07 INFO  : Context for 'APU' is selected.
16:25:09 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:25:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:09 INFO  : Context for 'APU' is selected.
16:25:09 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:25:09 INFO  : 'ps7_init' command is executed.
16:25:09 INFO  : 'ps7_post_config' command is executed.
16:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:09 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:09 INFO  : 'con' command is executed.
16:25:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:09 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:27:24 INFO  : Disconnected from the channel tcfchan#13.
16:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:34 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:27:34 INFO  : 'jtag frequency' command is executed.
16:27:34 INFO  : Context for 'APU' is selected.
16:27:34 INFO  : System reset is completed.
16:27:37 INFO  : 'after 3000' command is executed.
16:27:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:27:39 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:27:39 INFO  : Context for 'APU' is selected.
16:27:41 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:27:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:41 INFO  : Context for 'APU' is selected.
16:27:41 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:27:41 INFO  : 'ps7_init' command is executed.
16:27:41 INFO  : 'ps7_post_config' command is executed.
16:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:41 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:42 INFO  : 'con' command is executed.
16:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:42 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:32:26 INFO  : Disconnected from the channel tcfchan#14.
16:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:57 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:32:57 INFO  : 'jtag frequency' command is executed.
16:32:57 INFO  : Context for 'APU' is selected.
16:32:58 INFO  : System reset is completed.
16:33:01 INFO  : 'after 3000' command is executed.
16:33:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:33:03 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:33:03 INFO  : Context for 'APU' is selected.
16:33:05 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:33:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:05 INFO  : Context for 'APU' is selected.
16:33:05 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:33:05 INFO  : 'ps7_init' command is executed.
16:33:05 INFO  : 'ps7_post_config' command is executed.
16:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:05 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:05 INFO  : 'con' command is executed.
16:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:33:05 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:35:29 WARN  : channel "tcfchan#15" closed
16:35:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:36:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:44 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:36:44 INFO  : 'jtag frequency' command is executed.
16:36:44 INFO  : Context for 'APU' is selected.
16:36:44 INFO  : System reset is completed.
16:36:47 INFO  : 'after 3000' command is executed.
16:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:36:49 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:36:49 INFO  : Context for 'APU' is selected.
16:36:51 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:36:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:51 INFO  : Context for 'APU' is selected.
16:36:51 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:36:51 INFO  : 'ps7_init' command is executed.
16:36:51 INFO  : 'ps7_post_config' command is executed.
16:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:52 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:52 INFO  : 'con' command is executed.
16:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:36:52 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:40:59 INFO  : Disconnected from the channel tcfchan#16.
16:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:16 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:41:16 INFO  : 'jtag frequency' command is executed.
16:41:16 INFO  : Context for 'APU' is selected.
16:41:16 INFO  : System reset is completed.
16:41:19 INFO  : 'after 3000' command is executed.
16:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:41:21 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:41:21 INFO  : Context for 'APU' is selected.
16:41:23 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:41:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:23 INFO  : Context for 'APU' is selected.
16:41:23 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:41:23 INFO  : 'ps7_init' command is executed.
16:41:23 INFO  : 'ps7_post_config' command is executed.
16:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:24 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:24 INFO  : 'con' command is executed.
16:41:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:41:24 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:44:09 INFO  : Disconnected from the channel tcfchan#17.
16:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:19 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:44:19 INFO  : 'jtag frequency' command is executed.
16:44:19 INFO  : Context for 'APU' is selected.
16:44:19 INFO  : System reset is completed.
16:44:22 INFO  : 'after 3000' command is executed.
16:44:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:44:24 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:44:24 INFO  : Context for 'APU' is selected.
16:44:26 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:26 INFO  : Context for 'APU' is selected.
16:44:26 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:44:26 INFO  : 'ps7_init' command is executed.
16:44:26 INFO  : 'ps7_post_config' command is executed.
16:44:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:27 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:27 INFO  : 'con' command is executed.
16:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:27 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:52:40 INFO  : Disconnected from the channel tcfchan#18.
17:11:56 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:13:01 INFO  : Result from executing command 'removePlatformRepo': 
17:14:40 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:14:40 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:15:05 INFO  : Result from executing command 'removePlatformRepo': 
17:15:37 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:15:37 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
17:15:45 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
17:15:45 WARN  : Failed to closehw "D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: Cannot close hw design 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
Design is not opened in the current session.

17:15:49 INFO  : The hardware specification used by project 'EthLwip_Demo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:15:49 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:15:49 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream' in project 'EthLwip_Demo'.
17:15:49 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:15:53 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit' in project 'EthLwip_Demo'.
17:16:00 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
17:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:21 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:16:21 INFO  : 'jtag frequency' command is executed.
17:16:21 INFO  : Context for 'APU' is selected.
17:16:21 INFO  : System reset is completed.
17:16:24 INFO  : 'after 3000' command is executed.
17:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:16:27 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:16:27 INFO  : Context for 'APU' is selected.
17:16:27 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:16:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:27 INFO  : Context for 'APU' is selected.
17:16:27 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:16:27 INFO  : 'ps7_init' command is executed.
17:16:27 INFO  : 'ps7_post_config' command is executed.
17:16:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:28 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:28 INFO  : 'con' command is executed.
17:16:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:28 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:18:02 INFO  : Disconnected from the channel tcfchan#25.
17:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:17 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:18:17 INFO  : 'jtag frequency' command is executed.
17:18:17 INFO  : Context for 'APU' is selected.
17:18:17 INFO  : System reset is completed.
17:18:20 INFO  : 'after 3000' command is executed.
17:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:18:23 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:18:23 INFO  : Context for 'APU' is selected.
17:18:23 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:23 INFO  : Context for 'APU' is selected.
17:18:23 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:18:23 INFO  : 'ps7_init' command is executed.
17:18:23 INFO  : 'ps7_post_config' command is executed.
17:18:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:24 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:24 INFO  : 'con' command is executed.
17:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:18:24 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:19:32 INFO  : Disconnected from the channel tcfchan#26.
17:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:52 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:19:52 INFO  : 'jtag frequency' command is executed.
17:19:52 INFO  : Context for 'APU' is selected.
17:19:52 INFO  : System reset is completed.
17:19:55 INFO  : 'after 3000' command is executed.
17:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:19:58 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:19:58 INFO  : Context for 'APU' is selected.
17:19:58 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:58 INFO  : Context for 'APU' is selected.
17:19:58 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:19:58 INFO  : 'ps7_init' command is executed.
17:19:58 INFO  : 'ps7_post_config' command is executed.
17:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:58 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:59 INFO  : 'con' command is executed.
17:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:19:59 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:23:06 INFO  : Disconnected from the channel tcfchan#27.
17:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:18 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:24:18 INFO  : 'jtag frequency' command is executed.
17:24:18 INFO  : Context for 'APU' is selected.
17:24:18 INFO  : System reset is completed.
17:24:21 INFO  : 'after 3000' command is executed.
17:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:24:24 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:24:24 INFO  : Context for 'APU' is selected.
17:24:24 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:24 INFO  : Context for 'APU' is selected.
17:24:24 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:24:24 INFO  : 'ps7_init' command is executed.
17:24:24 INFO  : 'ps7_post_config' command is executed.
17:24:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:25 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:25 INFO  : 'con' command is executed.
17:24:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:24:25 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:25:27 INFO  : Disconnected from the channel tcfchan#28.
17:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:36 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:25:36 INFO  : 'jtag frequency' command is executed.
17:25:36 INFO  : Context for 'APU' is selected.
17:25:36 INFO  : System reset is completed.
17:25:39 INFO  : 'after 3000' command is executed.
17:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:25:41 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:25:41 INFO  : Context for 'APU' is selected.
17:25:41 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:25:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:41 INFO  : Context for 'APU' is selected.
17:25:41 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:25:42 INFO  : 'ps7_init' command is executed.
17:25:42 INFO  : 'ps7_post_config' command is executed.
17:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:42 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:42 INFO  : 'con' command is executed.
17:25:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:42 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:30:16 INFO  : Disconnected from the channel tcfchan#29.
17:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:00 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:31:00 INFO  : 'jtag frequency' command is executed.
17:31:00 INFO  : Context for 'APU' is selected.
17:31:00 INFO  : System reset is completed.
17:31:03 INFO  : 'after 3000' command is executed.
17:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:31:06 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:31:06 INFO  : Context for 'APU' is selected.
17:31:06 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:06 INFO  : Context for 'APU' is selected.
17:31:06 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:31:06 INFO  : 'ps7_init' command is executed.
17:31:06 INFO  : 'ps7_post_config' command is executed.
17:31:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:07 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:07 INFO  : 'con' command is executed.
17:31:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:31:07 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:32:29 INFO  : Disconnected from the channel tcfchan#30.
17:32:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:44 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:32:44 INFO  : 'jtag frequency' command is executed.
17:32:44 INFO  : Context for 'APU' is selected.
17:32:44 INFO  : System reset is completed.
17:32:47 INFO  : 'after 3000' command is executed.
17:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:32:50 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:32:50 INFO  : Context for 'APU' is selected.
17:32:50 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:32:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:50 INFO  : Context for 'APU' is selected.
17:32:50 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:32:50 INFO  : 'ps7_init' command is executed.
17:32:50 INFO  : 'ps7_post_config' command is executed.
17:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:51 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:51 INFO  : 'con' command is executed.
17:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:51 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:36:38 INFO  : Disconnected from the channel tcfchan#31.
18:43:29 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
18:53:56 INFO  : Result from executing command 'removePlatformRepo': 
18:55:14 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:55:14 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:55:32 INFO  : Result from executing command 'removePlatformRepo': 
18:57:00 INFO  : Result from executing command 'getProjects': design_1_wrapper
18:57:00 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
18:57:13 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:57:16 INFO  : The hardware specification used by project 'EthLwip_Demo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:57:16 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:57:16 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream' in project 'EthLwip_Demo'.
18:57:16 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit\ps7_init.tcl' stored in project is removed.
18:57:20 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit' in project 'EthLwip_Demo'.
18:58:19 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
18:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:01 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
18:59:01 INFO  : 'jtag frequency' command is executed.
18:59:01 INFO  : Context for 'APU' is selected.
18:59:01 INFO  : System reset is completed.
18:59:04 INFO  : 'after 3000' command is executed.
18:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
18:59:06 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
18:59:06 INFO  : Context for 'APU' is selected.
18:59:06 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:59:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:06 INFO  : Context for 'APU' is selected.
18:59:06 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
18:59:06 INFO  : 'ps7_init' command is executed.
18:59:06 INFO  : 'ps7_post_config' command is executed.
18:59:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:07 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:07 INFO  : 'con' command is executed.
18:59:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:59:07 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
19:02:00 INFO  : Disconnected from the channel tcfchan#39.
19:13:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:51 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
19:13:51 INFO  : 'jtag frequency' command is executed.
19:13:51 INFO  : Context for 'APU' is selected.
19:13:51 INFO  : System reset is completed.
19:13:54 INFO  : 'after 3000' command is executed.
19:13:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
19:13:56 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
19:13:56 INFO  : Context for 'APU' is selected.
19:13:56 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:56 INFO  : Context for 'APU' is selected.
19:13:56 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
19:13:57 INFO  : 'ps7_init' command is executed.
19:13:57 INFO  : 'ps7_post_config' command is executed.
19:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:57 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:57 INFO  : 'con' command is executed.
19:13:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:13:57 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
19:40:56 INFO  : Disconnected from the channel tcfchan#40.
19:41:19 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
19:43:51 INFO  : Result from executing command 'removePlatformRepo': 
19:45:01 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:45:01 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:45:36 INFO  : Result from executing command 'removePlatformRepo': 
19:48:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:48:19 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:48:26 INFO  : Result from executing command 'removePlatformRepo': 
19:48:55 INFO  : Result from executing command 'getProjects': design_1_wrapper
19:48:55 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:48:57 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
19:49:01 INFO  : The hardware specification used by project 'EthLwip_Demo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
19:49:01 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
19:49:02 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream' in project 'EthLwip_Demo'.
19:49:02 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:49:06 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit' in project 'EthLwip_Demo'.
19:49:20 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
19:49:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:43 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
19:49:43 INFO  : 'jtag frequency' command is executed.
19:49:43 INFO  : Context for 'APU' is selected.
19:49:43 INFO  : System reset is completed.
19:49:46 INFO  : 'after 3000' command is executed.
19:49:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
19:49:48 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
19:49:48 INFO  : Context for 'APU' is selected.
19:49:48 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:48 INFO  : Context for 'APU' is selected.
19:49:48 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
19:49:49 INFO  : 'ps7_init' command is executed.
19:49:49 INFO  : 'ps7_post_config' command is executed.
19:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:49 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:49 INFO  : 'con' command is executed.
19:49:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:49 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
19:51:04 INFO  : Disconnected from the channel tcfchan#50.
19:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:17 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
19:51:17 INFO  : 'jtag frequency' command is executed.
19:51:17 INFO  : Context for 'APU' is selected.
19:51:17 INFO  : System reset is completed.
19:51:20 INFO  : 'after 3000' command is executed.
19:51:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
19:51:23 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
19:51:23 INFO  : Context for 'APU' is selected.
19:51:23 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:23 INFO  : Context for 'APU' is selected.
19:51:23 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
19:51:23 INFO  : 'ps7_init' command is executed.
19:51:23 INFO  : 'ps7_post_config' command is executed.
19:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:23 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:51:24 INFO  : 'con' command is executed.
19:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:51:24 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
19:52:41 INFO  : Disconnected from the channel tcfchan#51.
19:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:50 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
19:52:50 INFO  : 'jtag frequency' command is executed.
19:52:50 INFO  : Context for 'APU' is selected.
19:52:50 INFO  : System reset is completed.
19:52:53 INFO  : 'after 3000' command is executed.
19:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
19:52:56 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
19:52:56 INFO  : Context for 'APU' is selected.
19:52:56 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:52:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:56 INFO  : Context for 'APU' is selected.
19:52:56 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
19:52:56 INFO  : 'ps7_init' command is executed.
19:52:56 INFO  : 'ps7_post_config' command is executed.
19:52:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:56 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:57 INFO  : 'con' command is executed.
19:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:57 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
19:56:39 INFO  : Disconnected from the channel tcfchan#52.
19:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:54 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
19:56:54 INFO  : 'jtag frequency' command is executed.
19:56:54 INFO  : Context for 'APU' is selected.
19:56:55 INFO  : System reset is completed.
19:56:58 INFO  : 'after 3000' command is executed.
19:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
19:57:00 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
19:57:00 INFO  : Context for 'APU' is selected.
19:57:00 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:00 INFO  : Context for 'APU' is selected.
19:57:00 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
19:57:00 INFO  : 'ps7_init' command is executed.
19:57:00 INFO  : 'ps7_post_config' command is executed.
19:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:01 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:01 INFO  : 'con' command is executed.
19:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:01 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
20:00:36 INFO  : Disconnected from the channel tcfchan#53.
20:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:50 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
20:00:50 INFO  : 'jtag frequency' command is executed.
20:00:50 INFO  : Context for 'APU' is selected.
20:00:50 INFO  : System reset is completed.
20:00:53 INFO  : 'after 3000' command is executed.
20:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
20:00:56 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
20:00:56 INFO  : Context for 'APU' is selected.
20:00:56 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:00:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:56 INFO  : Context for 'APU' is selected.
20:00:56 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
20:00:56 INFO  : 'ps7_init' command is executed.
20:00:56 INFO  : 'ps7_post_config' command is executed.
20:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:57 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:57 INFO  : 'con' command is executed.
20:00:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:57 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
20:02:35 INFO  : Disconnected from the channel tcfchan#54.
20:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:53 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
20:02:53 INFO  : 'jtag frequency' command is executed.
20:02:53 INFO  : Context for 'APU' is selected.
20:02:53 INFO  : System reset is completed.
20:02:56 INFO  : 'after 3000' command is executed.
20:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
20:02:59 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
20:02:59 INFO  : Context for 'APU' is selected.
20:02:59 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:02:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:59 INFO  : Context for 'APU' is selected.
20:02:59 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
20:02:59 INFO  : 'ps7_init' command is executed.
20:02:59 INFO  : 'ps7_post_config' command is executed.
20:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:00 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:00 INFO  : 'con' command is executed.
20:03:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:00 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
20:03:57 INFO  : Disconnected from the channel tcfchan#55.
20:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:25 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
20:04:25 INFO  : 'jtag frequency' command is executed.
20:04:25 INFO  : Context for 'APU' is selected.
20:04:25 INFO  : System reset is completed.
20:04:28 INFO  : 'after 3000' command is executed.
20:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
20:04:30 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
20:04:30 INFO  : Context for 'APU' is selected.
20:04:30 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:30 INFO  : Context for 'APU' is selected.
20:04:30 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
20:04:31 INFO  : 'ps7_init' command is executed.
20:04:31 INFO  : 'ps7_post_config' command is executed.
20:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:31 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:31 INFO  : 'con' command is executed.
20:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:31 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
20:11:40 INFO  : Disconnected from the channel tcfchan#56.
20:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:50 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
20:11:50 INFO  : 'jtag frequency' command is executed.
20:11:50 INFO  : Context for 'APU' is selected.
20:11:50 INFO  : System reset is completed.
20:11:53 INFO  : 'after 3000' command is executed.
20:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
20:11:55 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
20:11:55 INFO  : Context for 'APU' is selected.
20:11:55 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:55 INFO  : Context for 'APU' is selected.
20:11:55 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
20:11:56 INFO  : 'ps7_init' command is executed.
20:11:56 INFO  : 'ps7_post_config' command is executed.
20:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:56 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:56 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:56 INFO  : 'con' command is executed.
20:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:56 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
22:40:18 INFO  : Disconnected from the channel tcfchan#57.
01:05:19 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
01:05:48 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
01:06:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:11 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:06:11 INFO  : 'jtag frequency' command is executed.
01:06:11 INFO  : Context for 'APU' is selected.
01:06:11 INFO  : System reset is completed.
01:06:14 INFO  : 'after 3000' command is executed.
01:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:06:17 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:06:17 INFO  : Context for 'APU' is selected.
01:06:17 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:06:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:17 INFO  : Context for 'APU' is selected.
01:06:17 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:06:17 INFO  : 'ps7_init' command is executed.
01:06:17 INFO  : 'ps7_post_config' command is executed.
01:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:18 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:18 INFO  : 'con' command is executed.
01:06:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:06:18 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:06:59 INFO  : Disconnected from the channel tcfchan#60.
01:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:07 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:07:07 INFO  : 'jtag frequency' command is executed.
01:07:07 INFO  : Context for 'APU' is selected.
01:07:07 INFO  : System reset is completed.
01:07:10 INFO  : 'after 3000' command is executed.
01:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:07:13 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:07:13 INFO  : Context for 'APU' is selected.
01:07:13 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:07:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:13 INFO  : Context for 'APU' is selected.
01:07:13 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:07:13 INFO  : 'ps7_init' command is executed.
01:07:13 INFO  : 'ps7_post_config' command is executed.
01:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:14 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:14 INFO  : 'con' command is executed.
01:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:07:14 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:08:00 INFO  : Disconnected from the channel tcfchan#61.
01:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:25 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:09:25 INFO  : 'jtag frequency' command is executed.
01:09:25 INFO  : Context for 'APU' is selected.
01:09:25 INFO  : System reset is completed.
01:09:28 INFO  : 'after 3000' command is executed.
01:09:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:09:31 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:09:31 INFO  : Context for 'APU' is selected.
01:09:31 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:09:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:09:31 INFO  : Context for 'APU' is selected.
01:09:31 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:09:31 INFO  : 'ps7_init' command is executed.
01:09:31 INFO  : 'ps7_post_config' command is executed.
01:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:32 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:09:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:09:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:09:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:09:32 INFO  : 'con' command is executed.
01:09:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:09:32 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:11:10 INFO  : Disconnected from the channel tcfchan#62.
01:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:27 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:11:27 INFO  : 'jtag frequency' command is executed.
01:11:27 INFO  : Context for 'APU' is selected.
01:11:27 INFO  : System reset is completed.
01:11:30 INFO  : 'after 3000' command is executed.
01:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:11:32 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:11:32 INFO  : Context for 'APU' is selected.
01:11:32 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:11:32 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:32 INFO  : Context for 'APU' is selected.
01:11:32 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:11:33 INFO  : 'ps7_init' command is executed.
01:11:33 INFO  : 'ps7_post_config' command is executed.
01:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:33 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:33 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:33 INFO  : 'con' command is executed.
01:11:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:11:33 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:24:33 INFO  : Disconnected from the channel tcfchan#63.
01:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:42 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:46:42 INFO  : 'jtag frequency' command is executed.
01:46:42 INFO  : Context for 'APU' is selected.
01:46:43 INFO  : System reset is completed.
01:46:46 INFO  : 'after 3000' command is executed.
01:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:46:48 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:46:48 INFO  : Context for 'APU' is selected.
01:46:48 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:46:48 INFO  : Context for 'APU' is selected.
01:46:48 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:46:48 INFO  : 'ps7_init' command is executed.
01:46:48 INFO  : 'ps7_post_config' command is executed.
01:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:49 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:46:49 INFO  : 'con' command is executed.
01:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:46:49 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:48:37 INFO  : Disconnected from the channel tcfchan#64.
01:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:36 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:49:36 INFO  : 'jtag frequency' command is executed.
01:49:36 INFO  : Context for 'APU' is selected.
01:49:36 INFO  : System reset is completed.
01:49:39 INFO  : 'after 3000' command is executed.
01:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:49:42 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:49:42 INFO  : Context for 'APU' is selected.
01:49:42 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:49:42 INFO  : Context for 'APU' is selected.
01:49:42 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:49:42 INFO  : 'ps7_init' command is executed.
01:49:42 INFO  : 'ps7_post_config' command is executed.
01:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:43 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:49:43 INFO  : 'con' command is executed.
01:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:49:43 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:51:55 INFO  : Disconnected from the channel tcfchan#65.
08:30:37 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
08:30:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
08:30:40 INFO  : XSCT server has started successfully.
08:30:40 INFO  : Successfully done setting XSCT server connection channel  
08:30:40 INFO  : plnx-install-location is set to ''
08:30:40 INFO  : Successfully done setting workspace for the tool. 
08:33:32 INFO  : Registering command handlers for Vitis TCF services
08:33:33 INFO  : Platform repository initialization has completed.
08:33:36 INFO  : Successfully done query RDI_DATADIR 
08:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:33:57 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
08:33:57 INFO  : 'jtag frequency' command is executed.
08:33:57 INFO  : Context for 'APU' is selected.
08:33:57 INFO  : System reset is completed.
08:34:00 INFO  : 'after 3000' command is executed.
08:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
08:34:02 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
08:34:03 INFO  : Context for 'APU' is selected.
08:34:03 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:34:03 INFO  : 'configparams force-mem-access 1' command is executed.
08:34:03 INFO  : Context for 'APU' is selected.
08:34:03 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
08:34:03 INFO  : 'ps7_init' command is executed.
08:34:03 INFO  : 'ps7_post_config' command is executed.
08:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:04 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
08:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

08:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:34:04 INFO  : 'con' command is executed.
08:34:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:34:04 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
08:39:32 INFO  : Disconnected from the channel tcfchan#1.
08:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:39:46 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
08:39:46 INFO  : 'jtag frequency' command is executed.
08:39:46 INFO  : Context for 'APU' is selected.
08:39:46 INFO  : System reset is completed.
08:39:49 INFO  : 'after 3000' command is executed.
08:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
08:39:52 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
08:39:52 INFO  : Context for 'APU' is selected.
08:39:53 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:39:53 INFO  : 'configparams force-mem-access 1' command is executed.
08:39:54 INFO  : Context for 'APU' is selected.
08:39:54 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
08:39:54 INFO  : 'ps7_init' command is executed.
08:39:54 INFO  : 'ps7_post_config' command is executed.
08:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:54 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:39:54 INFO  : 'configparams force-mem-access 0' command is executed.
08:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

08:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:39:55 INFO  : 'con' command is executed.
08:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:39:55 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
08:43:11 INFO  : Result from executing command 'getProjects': design_1_wrapper
08:43:11 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
08:43:12 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
08:43:29 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
08:43:50 INFO  : Disconnected from the channel tcfchan#2.
08:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:00 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
08:44:00 INFO  : 'jtag frequency' command is executed.
08:44:00 INFO  : Context for 'APU' is selected.
08:44:00 INFO  : System reset is completed.
08:44:03 INFO  : 'after 3000' command is executed.
08:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
08:44:05 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
08:44:05 INFO  : Context for 'APU' is selected.
08:44:07 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
08:44:07 INFO  : Context for 'APU' is selected.
08:44:07 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
08:44:07 INFO  : 'ps7_init' command is executed.
08:44:07 INFO  : 'ps7_post_config' command is executed.
08:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:07 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
08:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

08:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:07 INFO  : 'con' command is executed.
08:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:44:07 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
08:45:08 INFO  : Disconnected from the channel tcfchan#6.
08:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:45:25 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
08:45:25 INFO  : 'jtag frequency' command is executed.
08:45:25 INFO  : Context for 'APU' is selected.
08:45:25 INFO  : System reset is completed.
08:45:28 INFO  : 'after 3000' command is executed.
08:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
08:45:31 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
08:45:31 INFO  : Context for 'APU' is selected.
08:45:31 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:45:31 INFO  : 'configparams force-mem-access 1' command is executed.
08:45:31 INFO  : Context for 'APU' is selected.
08:45:31 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
08:45:31 INFO  : 'ps7_init' command is executed.
08:45:31 INFO  : 'ps7_post_config' command is executed.
08:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:32 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:45:32 INFO  : 'configparams force-mem-access 0' command is executed.
08:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

08:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:32 INFO  : 'con' command is executed.
08:45:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:45:32 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
08:51:15 INFO  : Disconnected from the channel tcfchan#7.
08:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:37 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
08:51:37 INFO  : 'jtag frequency' command is executed.
08:51:37 INFO  : Context for 'APU' is selected.
08:51:37 INFO  : System reset is completed.
08:51:40 INFO  : 'after 3000' command is executed.
08:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
08:51:43 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
08:51:43 INFO  : Context for 'APU' is selected.
08:51:43 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
08:51:43 INFO  : Context for 'APU' is selected.
08:51:43 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
08:51:43 INFO  : 'ps7_init' command is executed.
08:51:43 INFO  : 'ps7_post_config' command is executed.
08:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:44 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
08:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

08:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:51:44 INFO  : 'con' command is executed.
08:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:51:44 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
08:56:21 INFO  : Disconnected from the channel tcfchan#8.
08:56:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:56:34 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
08:56:34 INFO  : 'jtag frequency' command is executed.
08:56:34 INFO  : Context for 'APU' is selected.
08:56:34 INFO  : System reset is completed.
08:56:37 INFO  : 'after 3000' command is executed.
08:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
08:56:40 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
08:56:40 INFO  : Context for 'APU' is selected.
08:56:40 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
08:56:40 INFO  : Context for 'APU' is selected.
08:56:40 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
08:56:40 INFO  : 'ps7_init' command is executed.
08:56:40 INFO  : 'ps7_post_config' command is executed.
08:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:41 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:56:41 INFO  : 'configparams force-mem-access 0' command is executed.
08:56:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

08:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:56:41 INFO  : 'con' command is executed.
08:56:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:56:41 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
08:59:02 INFO  : Disconnected from the channel tcfchan#9.
08:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:59:15 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
08:59:15 INFO  : 'jtag frequency' command is executed.
08:59:15 INFO  : Context for 'APU' is selected.
08:59:15 INFO  : System reset is completed.
08:59:18 INFO  : 'after 3000' command is executed.
08:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
08:59:21 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
08:59:21 INFO  : Context for 'APU' is selected.
08:59:21 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
08:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
08:59:21 INFO  : Context for 'APU' is selected.
08:59:21 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
08:59:21 INFO  : 'ps7_init' command is executed.
08:59:21 INFO  : 'ps7_post_config' command is executed.
08:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:59:21 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
08:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

08:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:59:22 INFO  : 'con' command is executed.
08:59:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:59:22 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
09:01:47 INFO  : Disconnected from the channel tcfchan#10.
09:02:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:02:52 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
09:02:52 INFO  : 'jtag frequency' command is executed.
09:02:52 INFO  : Context for 'APU' is selected.
09:02:52 INFO  : System reset is completed.
09:02:55 INFO  : 'after 3000' command is executed.
09:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
09:02:58 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
09:02:58 INFO  : Context for 'APU' is selected.
09:02:58 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
09:02:58 INFO  : Context for 'APU' is selected.
09:02:58 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
09:02:58 INFO  : 'ps7_init' command is executed.
09:02:58 INFO  : 'ps7_post_config' command is executed.
09:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:02:59 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:02:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:02:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:02:59 INFO  : 'con' command is executed.
09:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:02:59 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
09:18:36 INFO  : Disconnected from the channel tcfchan#11.
09:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:05 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
09:29:05 INFO  : 'jtag frequency' command is executed.
09:29:05 INFO  : Context for 'APU' is selected.
09:29:05 INFO  : System reset is completed.
09:29:08 INFO  : 'after 3000' command is executed.
09:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
09:29:11 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
09:29:11 INFO  : Context for 'APU' is selected.
09:29:11 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:29:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:11 INFO  : Context for 'APU' is selected.
09:29:11 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
09:29:11 INFO  : 'ps7_init' command is executed.
09:29:11 INFO  : 'ps7_post_config' command is executed.
09:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:12 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:12 INFO  : 'con' command is executed.
09:29:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:29:12 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
09:31:18 INFO  : Disconnected from the channel tcfchan#12.
09:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
09:36:19 INFO  : 'fpga -state' command is executed.
09:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:19 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
09:36:19 INFO  : 'jtag frequency' command is executed.
09:36:19 INFO  : Context for 'APU' is selected.
09:36:19 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:36:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:19 INFO  : Context for 'APU' is selected.
09:36:19 INFO  : 'stop' command is executed.
09:36:19 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
09:36:20 INFO  : 'ps7_init' command is executed.
09:36:20 INFO  : 'ps7_post_config' command is executed.
09:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:20 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:20 INFO  : 'con' command is executed.
09:36:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:20 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
09:49:10 INFO  : Disconnected from the channel tcfchan#13.
09:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
09:49:12 INFO  : 'fpga -state' command is executed.
09:49:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:12 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
09:49:12 INFO  : 'jtag frequency' command is executed.
09:49:12 INFO  : Context for 'APU' is selected.
09:49:12 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:49:12 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:12 INFO  : Context for 'APU' is selected.
09:49:12 INFO  : 'stop' command is executed.
09:49:12 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
09:49:12 INFO  : 'ps7_init' command is executed.
09:49:12 INFO  : 'ps7_post_config' command is executed.
09:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:13 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:13 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:13 INFO  : 'con' command is executed.
09:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:13 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
09:57:54 INFO  : Disconnected from the channel tcfchan#14.
09:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
09:58:43 INFO  : 'fpga -state' command is executed.
09:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:43 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
09:58:43 INFO  : 'jtag frequency' command is executed.
09:58:43 INFO  : Context for 'APU' is selected.
09:58:43 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:58:43 INFO  : Context for 'APU' is selected.
09:58:43 INFO  : 'stop' command is executed.
09:58:43 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
09:58:43 INFO  : 'ps7_init' command is executed.
09:58:43 INFO  : 'ps7_post_config' command is executed.
09:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:44 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

09:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:44 INFO  : 'con' command is executed.
09:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:58:44 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
15:50:42 WARN  : channel "tcfchan#15" closed
15:56:39 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
15:56:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
15:56:43 INFO  : XSCT server has started successfully.
15:56:43 INFO  : plnx-install-location is set to ''
15:56:43 INFO  : Successfully done setting XSCT server connection channel  
15:56:43 INFO  : Successfully done setting workspace for the tool. 
16:43:50 INFO  : Registering command handlers for Vitis TCF services
16:43:51 INFO  : Platform repository initialization has completed.
16:43:53 INFO  : Successfully done query RDI_DATADIR 
16:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:11 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:44:11 INFO  : 'jtag frequency' command is executed.
16:44:11 INFO  : Context for 'APU' is selected.
16:44:11 INFO  : System reset is completed.
16:44:14 INFO  : 'after 3000' command is executed.
16:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:44:17 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:44:17 INFO  : Context for 'APU' is selected.
16:44:17 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:44:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:17 INFO  : Context for 'APU' is selected.
16:44:17 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:44:17 INFO  : 'ps7_init' command is executed.
16:44:17 INFO  : 'ps7_post_config' command is executed.
16:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:18 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:18 INFO  : 'con' command is executed.
16:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:44:18 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:46:29 INFO  : Disconnected from the channel tcfchan#1.
16:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:47 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:46:47 INFO  : 'jtag frequency' command is executed.
16:46:47 INFO  : Context for 'APU' is selected.
16:46:47 INFO  : System reset is completed.
16:46:50 INFO  : 'after 3000' command is executed.
16:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:46:53 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:46:53 INFO  : Context for 'APU' is selected.
16:46:54 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:54 INFO  : Context for 'APU' is selected.
16:46:54 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:46:54 INFO  : 'ps7_init' command is executed.
16:46:54 INFO  : 'ps7_post_config' command is executed.
16:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:55 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:55 INFO  : 'con' command is executed.
16:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:46:55 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:51:00 INFO  : Disconnected from the channel tcfchan#2.
17:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:03 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:05:03 INFO  : 'jtag frequency' command is executed.
17:05:03 INFO  : Context for 'APU' is selected.
17:05:04 INFO  : System reset is completed.
17:05:07 INFO  : 'after 3000' command is executed.
17:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:05:09 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:05:09 INFO  : Context for 'APU' is selected.
17:05:11 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:05:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:11 INFO  : Context for 'APU' is selected.
17:05:11 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:05:11 INFO  : 'ps7_init' command is executed.
17:05:11 INFO  : 'ps7_post_config' command is executed.
17:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:11 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:12 INFO  : 'con' command is executed.
17:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:12 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:05:51 INFO  : Disconnected from the channel tcfchan#3.
17:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:01 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:09:01 INFO  : 'jtag frequency' command is executed.
17:09:01 INFO  : Context for 'APU' is selected.
17:09:01 INFO  : System reset is completed.
17:09:04 INFO  : 'after 3000' command is executed.
17:09:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:09:06 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:09:06 INFO  : Context for 'APU' is selected.
17:09:08 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:09:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:08 INFO  : Context for 'APU' is selected.
17:09:08 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:09:08 INFO  : 'ps7_init' command is executed.
17:09:08 INFO  : 'ps7_post_config' command is executed.
17:09:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:09 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:09 INFO  : 'con' command is executed.
17:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:09 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:10:55 INFO  : Disconnected from the channel tcfchan#4.
17:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:02 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:11:02 INFO  : 'jtag frequency' command is executed.
17:11:02 INFO  : Context for 'APU' is selected.
17:11:02 INFO  : System reset is completed.
17:11:05 INFO  : 'after 3000' command is executed.
17:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:11:08 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:11:08 INFO  : Context for 'APU' is selected.
17:11:09 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:09 INFO  : Context for 'APU' is selected.
17:11:09 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:11:09 INFO  : 'ps7_init' command is executed.
17:11:09 INFO  : 'ps7_post_config' command is executed.
17:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:10 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:10 INFO  : 'con' command is executed.
17:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:10 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:15:51 INFO  : Disconnected from the channel tcfchan#5.
17:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:09 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:16:09 INFO  : 'jtag frequency' command is executed.
17:16:09 INFO  : Context for 'APU' is selected.
17:16:09 INFO  : System reset is completed.
17:16:12 INFO  : 'after 3000' command is executed.
17:16:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:16:15 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:16:15 INFO  : Context for 'APU' is selected.
17:16:16 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:16 INFO  : Context for 'APU' is selected.
17:16:16 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:16:16 INFO  : 'ps7_init' command is executed.
17:16:16 INFO  : 'ps7_post_config' command is executed.
17:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:17 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:17 INFO  : 'con' command is executed.
17:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:16:17 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:52:27 INFO  : Disconnected from the channel tcfchan#6.
23:46:31 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:46:47 INFO  : Result from executing command 'removePlatformRepo': 
23:47:36 INFO  : Result from executing command 'removePlatformRepo': 
23:48:41 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:48:41 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
23:51:54 INFO  : Result from executing command 'removePlatformRepo': 
23:52:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
23:52:48 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
23:52:49 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
23:52:49 WARN  : Failed to closehw "D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: Cannot close hw design 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
Design is not opened in the current session.

23:52:54 INFO  : The hardware specification used by project 'EthLwip_Demo' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:52:54 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
23:52:54 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\bitstream' in project 'EthLwip_Demo'.
23:52:54 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:52:58 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo\_ide\psinit' in project 'EthLwip_Demo'.
23:53:05 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
23:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:22 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
23:54:22 INFO  : 'jtag frequency' command is executed.
23:54:22 INFO  : Context for 'APU' is selected.
23:54:22 INFO  : System reset is completed.
23:54:25 INFO  : 'after 3000' command is executed.
23:54:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
23:54:28 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
23:54:28 INFO  : Context for 'APU' is selected.
23:54:28 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:28 INFO  : Context for 'APU' is selected.
23:54:28 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
23:54:28 INFO  : 'ps7_init' command is executed.
23:54:28 INFO  : 'ps7_post_config' command is executed.
23:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:29 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:29 INFO  : 'con' command is executed.
23:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:54:29 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
23:55:55 INFO  : Disconnected from the channel tcfchan#15.
23:56:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:09 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
23:56:09 INFO  : 'jtag frequency' command is executed.
23:56:09 INFO  : Context for 'APU' is selected.
23:56:09 INFO  : System reset is completed.
23:56:12 INFO  : 'after 3000' command is executed.
23:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
23:56:15 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
23:56:15 INFO  : Context for 'APU' is selected.
23:56:15 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:56:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:15 INFO  : Context for 'APU' is selected.
23:56:15 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
23:56:15 INFO  : 'ps7_init' command is executed.
23:56:15 INFO  : 'ps7_post_config' command is executed.
23:56:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:15 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:16 INFO  : 'con' command is executed.
23:56:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:56:16 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:27:20 INFO  : Disconnected from the channel tcfchan#16.
13:21:05 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
13:21:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
13:21:10 INFO  : XSCT server has started successfully.
13:21:10 INFO  : plnx-install-location is set to ''
13:21:10 INFO  : Successfully done setting XSCT server connection channel  
13:21:10 INFO  : Successfully done setting workspace for the tool. 
14:45:04 INFO  : Registering command handlers for Vitis TCF services
14:45:05 INFO  : Platform repository initialization has completed.
14:45:09 INFO  : Successfully done query RDI_DATADIR 
15:27:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:27:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
15:27:54 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
15:34:00 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
15:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:15 WARN  : IDE version '2023.2.0' doesn't match hw_server version '2019.1'. Some debug features may not work.
15:34:19 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
15:34:19 INFO  : 'jtag frequency' command is executed.
15:34:19 INFO  : Context for 'APU' is selected.
15:34:19 INFO  : System reset is completed.
15:34:22 INFO  : 'after 3000' command is executed.
15:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
15:34:24 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
15:34:24 INFO  : Context for 'APU' is selected.
15:34:25 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:25 INFO  : Context for 'APU' is selected.
15:34:25 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
15:34:25 INFO  : 'ps7_init' command is executed.
15:34:25 INFO  : 'ps7_post_config' command is executed.
15:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:25 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:25 INFO  : 'con' command is executed.
15:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:25 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
15:34:50 INFO  : Disconnected from the channel tcfchan#4.
16:24:01 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
16:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:18 WARN  : IDE version '2023.2.0' doesn't match hw_server version '2019.1'. Some debug features may not work.
16:24:28 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:24:28 INFO  : 'jtag frequency' command is executed.
16:24:28 INFO  : Context for 'APU' is selected.
16:24:28 INFO  : System reset is completed.
16:24:31 INFO  : 'after 3000' command is executed.
16:24:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:24:34 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:24:34 INFO  : Context for 'APU' is selected.
16:24:34 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:34 INFO  : Context for 'APU' is selected.
16:24:34 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:24:34 INFO  : 'ps7_init' command is executed.
16:24:34 INFO  : 'ps7_post_config' command is executed.
16:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:35 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:35 INFO  : 'con' command is executed.
16:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:35 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:24:51 INFO  : Disconnected from the channel tcfchan#6.
16:25:55 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
16:25:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
16:25:59 INFO  : XSCT server has started successfully.
16:25:59 INFO  : plnx-install-location is set to ''
16:25:59 INFO  : Successfully done setting XSCT server connection channel  
16:25:59 INFO  : Successfully done setting workspace for the tool. 
16:26:01 INFO  : Registering command handlers for Vitis TCF services
16:26:02 INFO  : Platform repository initialization has completed.
16:26:06 INFO  : Successfully done query RDI_DATADIR 
16:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:20 WARN  : IDE version '2023.2.0' doesn't match hw_server version '2019.1'. Some debug features may not work.
16:28:25 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:28:25 INFO  : 'jtag frequency' command is executed.
16:28:25 INFO  : Context for 'APU' is selected.
16:28:25 INFO  : System reset is completed.
16:28:28 INFO  : 'after 3000' command is executed.
16:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:28:30 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:28:30 INFO  : Context for 'APU' is selected.
16:28:30 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:28:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:30 INFO  : Context for 'APU' is selected.
16:28:30 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:28:31 INFO  : 'ps7_init' command is executed.
16:28:31 INFO  : 'ps7_post_config' command is executed.
16:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:31 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:31 INFO  : 'con' command is executed.
16:28:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:28:31 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:28:39 INFO  : Disconnected from the channel tcfchan#1.
17:09:01 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
17:09:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
17:09:05 INFO  : XSCT server has started successfully.
17:09:05 INFO  : plnx-install-location is set to ''
17:09:05 INFO  : Successfully done setting XSCT server connection channel  
17:09:05 INFO  : Successfully done setting workspace for the tool. 
17:09:07 INFO  : Platform repository initialization has completed.
17:11:19 INFO  : Successfully done query RDI_DATADIR 
17:11:19 INFO  : Registering command handlers for Vitis TCF services
17:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:32 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:11:32 INFO  : 'jtag frequency' command is executed.
17:11:32 INFO  : Context for 'APU' is selected.
17:11:32 INFO  : System reset is completed.
17:11:35 INFO  : 'after 3000' command is executed.
17:11:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:11:38 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:11:38 INFO  : Context for 'APU' is selected.
17:11:38 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:11:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:38 INFO  : Context for 'APU' is selected.
17:11:38 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:11:38 INFO  : 'ps7_init' command is executed.
17:11:38 INFO  : 'ps7_post_config' command is executed.
17:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:39 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:39 INFO  : 'con' command is executed.
17:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:39 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:13:11 INFO  : Disconnected from the channel tcfchan#1.
21:39:02 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
21:39:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
21:39:07 INFO  : XSCT server has started successfully.
21:39:07 INFO  : plnx-install-location is set to ''
21:39:07 INFO  : Successfully done setting XSCT server connection channel  
21:39:07 INFO  : Successfully done setting workspace for the tool. 
21:39:22 INFO  : Registering command handlers for Vitis TCF services
21:39:23 INFO  : Platform repository initialization has completed.
21:39:27 INFO  : Successfully done query RDI_DATADIR 
21:39:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:50 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:39:50 INFO  : 'jtag frequency' command is executed.
21:39:50 INFO  : Context for 'APU' is selected.
21:39:50 INFO  : System reset is completed.
21:39:53 INFO  : 'after 3000' command is executed.
21:39:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:39:56 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:39:56 INFO  : Context for 'APU' is selected.
21:39:56 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:39:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:56 INFO  : Context for 'APU' is selected.
21:39:56 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:39:56 INFO  : 'ps7_init' command is executed.
21:39:56 INFO  : 'ps7_post_config' command is executed.
21:39:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:57 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:57 INFO  : 'con' command is executed.
21:39:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:39:57 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:42:04 INFO  : Disconnected from the channel tcfchan#1.
21:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:15 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:42:15 INFO  : 'jtag frequency' command is executed.
21:42:15 INFO  : Context for 'APU' is selected.
21:42:15 INFO  : System reset is completed.
21:42:18 INFO  : 'after 3000' command is executed.
21:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:42:20 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:42:20 INFO  : Context for 'APU' is selected.
21:42:21 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:21 INFO  : Context for 'APU' is selected.
21:42:21 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:42:22 INFO  : 'ps7_init' command is executed.
21:42:22 INFO  : 'ps7_post_config' command is executed.
21:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:22 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:22 INFO  : 'con' command is executed.
21:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:22 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:43:24 INFO  : Disconnected from the channel tcfchan#2.
21:44:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:44:06 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:44:07 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:24 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:44:24 INFO  : 'jtag frequency' command is executed.
21:44:24 INFO  : Context for 'APU' is selected.
21:44:24 INFO  : System reset is completed.
21:44:27 INFO  : 'after 3000' command is executed.
21:44:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:44:30 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:44:30 INFO  : Context for 'APU' is selected.
21:44:30 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:44:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:30 INFO  : Context for 'APU' is selected.
21:44:30 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:44:30 INFO  : 'ps7_init' command is executed.
21:44:30 INFO  : 'ps7_post_config' command is executed.
21:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:31 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:31 INFO  : 'con' command is executed.
21:44:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:31 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:48:18 INFO  : Disconnected from the channel tcfchan#5.
21:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:53 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:48:53 INFO  : 'jtag frequency' command is executed.
21:48:53 INFO  : Context for 'APU' is selected.
21:48:53 INFO  : System reset is completed.
21:48:56 INFO  : 'after 3000' command is executed.
21:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:48:59 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:48:59 INFO  : 'ps7_init' command is executed.
21:48:59 INFO  : 'ps7_post_config' command is executed.
21:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:00 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:00 INFO  : 'con' command is executed.
21:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:00 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:49:19 INFO  : Disconnected from the channel tcfchan#6.
21:49:24 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
21:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:58 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:49:58 INFO  : 'jtag frequency' command is executed.
21:49:58 INFO  : Context for 'APU' is selected.
21:49:58 INFO  : System reset is completed.
21:50:01 INFO  : 'after 3000' command is executed.
21:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:50:04 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:50:04 INFO  : Context for 'APU' is selected.
21:50:04 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:50:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:04 INFO  : Context for 'APU' is selected.
21:50:04 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:50:04 INFO  : 'ps7_init' command is executed.
21:50:04 INFO  : 'ps7_post_config' command is executed.
21:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:05 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:05 INFO  : 'con' command is executed.
21:50:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:05 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:52:59 INFO  : Disconnected from the channel tcfchan#8.
21:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:08 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:53:08 INFO  : 'jtag frequency' command is executed.
21:53:08 INFO  : Context for 'APU' is selected.
21:53:08 INFO  : System reset is completed.
21:53:11 INFO  : 'after 3000' command is executed.
21:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:53:14 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:53:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:14 INFO  : Context for 'APU' is selected.
21:53:14 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:53:14 INFO  : 'ps7_init' command is executed.
21:53:14 INFO  : 'ps7_post_config' command is executed.
21:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:14 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:15 INFO  : 'con' command is executed.
21:53:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:15 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
21:57:13 INFO  : Disconnected from the channel tcfchan#9.
21:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:14 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
21:58:14 INFO  : 'jtag frequency' command is executed.
21:58:14 INFO  : Context for 'APU' is selected.
21:58:14 INFO  : System reset is completed.
21:58:17 INFO  : 'after 3000' command is executed.
21:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
21:58:20 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
21:58:20 INFO  : Context for 'APU' is selected.
21:58:20 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:58:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:20 INFO  : Context for 'APU' is selected.
21:58:20 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
21:58:20 INFO  : 'ps7_init' command is executed.
21:58:20 INFO  : 'ps7_post_config' command is executed.
21:58:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:20 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:20 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:21 INFO  : 'con' command is executed.
21:58:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:21 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
22:01:36 INFO  : Disconnected from the channel tcfchan#10.
22:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:45 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
22:01:45 INFO  : 'jtag frequency' command is executed.
22:01:45 INFO  : Context for 'APU' is selected.
22:01:45 INFO  : System reset is completed.
22:01:48 INFO  : 'after 3000' command is executed.
22:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
22:01:50 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
22:01:50 INFO  : Context for 'APU' is selected.
22:01:50 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:50 INFO  : Context for 'APU' is selected.
22:01:50 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
22:01:51 INFO  : 'ps7_init' command is executed.
22:01:51 INFO  : 'ps7_post_config' command is executed.
22:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:51 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:51 INFO  : 'con' command is executed.
22:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:01:51 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
22:04:25 INFO  : Disconnected from the channel tcfchan#11.
22:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:34 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
22:04:34 INFO  : 'jtag frequency' command is executed.
22:04:34 INFO  : Context for 'APU' is selected.
22:04:34 INFO  : System reset is completed.
22:04:37 INFO  : 'after 3000' command is executed.
22:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
22:04:39 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
22:04:40 INFO  : Context for 'APU' is selected.
22:04:40 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:40 INFO  : Context for 'APU' is selected.
22:04:40 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
22:04:40 INFO  : 'ps7_init' command is executed.
22:04:40 INFO  : 'ps7_post_config' command is executed.
22:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:40 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:40 INFO  : 'con' command is executed.
22:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:40 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
22:07:36 INFO  : Disconnected from the channel tcfchan#12.
23:40:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:24 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
23:40:24 INFO  : 'jtag frequency' command is executed.
23:40:24 INFO  : Context for 'APU' is selected.
23:40:24 INFO  : System reset is completed.
23:40:27 INFO  : 'after 3000' command is executed.
23:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
23:40:30 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
23:40:30 INFO  : Context for 'APU' is selected.
23:40:30 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:40:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:30 INFO  : Context for 'APU' is selected.
23:40:30 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
23:40:30 INFO  : 'ps7_init' command is executed.
23:40:30 INFO  : 'ps7_post_config' command is executed.
23:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:31 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:31 INFO  : 'con' command is executed.
23:40:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:40:31 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
23:49:03 INFO  : Disconnected from the channel tcfchan#13.
23:49:21 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
23:49:36 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
23:49:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:53 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
23:49:53 INFO  : 'jtag frequency' command is executed.
23:49:53 INFO  : Context for 'APU' is selected.
23:49:53 INFO  : System reset is completed.
23:49:56 INFO  : 'after 3000' command is executed.
23:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
23:49:59 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
23:49:59 INFO  : Context for 'APU' is selected.
23:49:59 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:59 INFO  : Context for 'APU' is selected.
23:49:59 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
23:49:59 INFO  : 'ps7_init' command is executed.
23:49:59 INFO  : 'ps7_post_config' command is executed.
23:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:59 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:59 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:00 INFO  : 'con' command is executed.
23:50:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:50:00 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
23:57:01 INFO  : Disconnected from the channel tcfchan#16.
00:00:42 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
00:00:53 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
00:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:17 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:01:17 INFO  : 'jtag frequency' command is executed.
00:01:17 INFO  : Context for 'APU' is selected.
00:01:17 INFO  : System reset is completed.
00:01:20 INFO  : 'after 3000' command is executed.
00:01:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:01:23 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:01:23 INFO  : Context for 'APU' is selected.
00:01:23 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:23 INFO  : Context for 'APU' is selected.
00:01:23 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:01:23 INFO  : 'ps7_init' command is executed.
00:01:23 INFO  : 'ps7_post_config' command is executed.
00:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:24 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:24 INFO  : 'con' command is executed.
00:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:01:24 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:44:09 INFO  : Disconnected from the channel tcfchan#18.
00:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:10 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:44:10 INFO  : 'jtag frequency' command is executed.
00:44:12 INFO  : Context for 'APU' is selected.
00:44:12 INFO  : System reset is completed.
00:44:15 INFO  : 'after 3000' command is executed.
00:44:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:44:18 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:44:18 INFO  : Context for 'APU' is selected.
00:44:18 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:18 INFO  : Context for 'APU' is selected.
00:44:18 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:44:18 INFO  : 'ps7_init' command is executed.
00:44:18 INFO  : 'ps7_post_config' command is executed.
00:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:19 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:19 INFO  : 'con' command is executed.
00:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:44:19 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:44:44 INFO  : Disconnected from the channel tcfchan#19.
00:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:54 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:44:54 INFO  : 'jtag frequency' command is executed.
00:44:54 INFO  : Context for 'APU' is selected.
00:44:54 INFO  : System reset is completed.
00:44:57 INFO  : 'after 3000' command is executed.
00:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:45:00 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:45:00 INFO  : Context for 'APU' is selected.
00:45:00 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:45:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:00 INFO  : Context for 'APU' is selected.
00:45:00 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:45:00 INFO  : 'ps7_init' command is executed.
00:45:00 INFO  : 'ps7_post_config' command is executed.
00:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:00 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:01 INFO  : 'con' command is executed.
00:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:45:01 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:47:26 INFO  : Disconnected from the channel tcfchan#20.
00:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:41 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:47:41 INFO  : 'jtag frequency' command is executed.
00:47:41 INFO  : Context for 'APU' is selected.
00:47:41 INFO  : System reset is completed.
00:47:44 INFO  : 'after 3000' command is executed.
00:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:47:47 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:47:47 INFO  : Context for 'APU' is selected.
00:47:47 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:47:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:47 INFO  : Context for 'APU' is selected.
00:47:47 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:47:47 INFO  : 'ps7_init' command is executed.
00:47:47 INFO  : 'ps7_post_config' command is executed.
00:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:47 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:48 INFO  : 'con' command is executed.
00:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:47:48 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:51:09 INFO  : Disconnected from the channel tcfchan#21.
00:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:14 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
00:52:14 INFO  : 'jtag frequency' command is executed.
00:52:14 INFO  : Context for 'APU' is selected.
00:52:15 INFO  : System reset is completed.
00:52:18 INFO  : 'after 3000' command is executed.
00:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
00:52:20 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
00:52:20 INFO  : Context for 'APU' is selected.
00:52:20 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:20 INFO  : Context for 'APU' is selected.
00:52:20 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
00:52:20 INFO  : 'ps7_init' command is executed.
00:52:20 INFO  : 'ps7_post_config' command is executed.
00:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:21 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:21 INFO  : 'con' command is executed.
00:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:52:21 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
00:54:32 INFO  : Disconnected from the channel tcfchan#22.
00:59:37 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
00:59:43 INFO  : Checking for BSP changes to sync application flags for project 'tmp_FILE'...
00:59:44 INFO  : The hardware specification used by project 'tmp_FILE' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:59:44 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\tmp_FILE\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
00:59:44 INFO  : The updated bitstream files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\tmp_FILE\_ide\bitstream' in project 'tmp_FILE'.
00:59:44 INFO  : The file 'D:\three_verilog\Eth_lwip\RW_18\tmp_FILE\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:59:49 INFO  : The updated ps init files are copied from platform to folder 'D:\three_verilog\Eth_lwip\RW_18\tmp_FILE\_ide\psinit' in project 'tmp_FILE'.
01:01:19 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
01:01:28 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
01:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:01:44 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:01:44 INFO  : 'jtag frequency' command is executed.
01:01:44 INFO  : Context for 'APU' is selected.
01:01:45 INFO  : System reset is completed.
01:01:48 INFO  : 'after 3000' command is executed.
01:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:01:50 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:01:50 INFO  : Context for 'APU' is selected.
01:01:50 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:01:50 INFO  : 'configparams force-mem-access 1' command is executed.
01:01:50 INFO  : Context for 'APU' is selected.
01:01:50 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:01:50 INFO  : 'ps7_init' command is executed.
01:01:50 INFO  : 'ps7_post_config' command is executed.
01:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:51 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:01:51 INFO  : 'con' command is executed.
01:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:01:51 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:03:31 INFO  : Disconnected from the channel tcfchan#27.
01:03:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:46 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:03:46 INFO  : 'jtag frequency' command is executed.
01:03:46 INFO  : Context for 'APU' is selected.
01:03:46 INFO  : System reset is completed.
01:03:49 INFO  : 'after 3000' command is executed.
01:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:03:52 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:03:52 INFO  : Context for 'APU' is selected.
01:03:52 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:03:52 INFO  : Context for 'APU' is selected.
01:03:52 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:03:52 INFO  : 'ps7_init' command is executed.
01:03:52 INFO  : 'ps7_post_config' command is executed.
01:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:52 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:03:53 INFO  : 'con' command is executed.
01:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:03:53 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
01:06:35 INFO  : Disconnected from the channel tcfchan#28.
01:06:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:51 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
01:06:51 INFO  : 'jtag frequency' command is executed.
01:06:51 INFO  : Context for 'APU' is selected.
01:06:51 INFO  : System reset is completed.
01:06:54 INFO  : 'after 3000' command is executed.
01:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
01:06:57 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
01:06:57 INFO  : Context for 'APU' is selected.
01:06:57 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:57 INFO  : Context for 'APU' is selected.
01:06:57 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
01:06:57 INFO  : 'ps7_init' command is executed.
01:06:57 INFO  : 'ps7_post_config' command is executed.
01:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:57 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:58 INFO  : 'con' command is executed.
01:06:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:06:58 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
02:49:58 INFO  : Disconnected from the channel tcfchan#29.
02:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:50:13 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
02:50:13 INFO  : 'jtag frequency' command is executed.
02:50:13 INFO  : Context for 'APU' is selected.
02:50:13 INFO  : System reset is completed.
02:50:16 INFO  : 'after 3000' command is executed.
02:50:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
02:50:19 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
02:50:19 INFO  : Context for 'APU' is selected.
02:50:19 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
02:50:19 INFO  : Context for 'APU' is selected.
02:50:19 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
02:50:19 INFO  : 'ps7_init' command is executed.
02:50:19 INFO  : 'ps7_post_config' command is executed.
02:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:20 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
02:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

02:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:50:20 INFO  : 'con' command is executed.
02:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:50:20 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
11:41:00 INFO  : Disconnected from the channel tcfchan#30.
11:41:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:41:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:59 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
11:41:59 INFO  : 'jtag frequency' command is executed.
11:41:59 INFO  : Context for 'APU' is selected.
11:41:59 INFO  : System reset is completed.
11:42:02 INFO  : 'after 3000' command is executed.
11:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
11:42:04 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
11:42:04 INFO  : Context for 'APU' is selected.
11:42:04 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:42:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:04 INFO  : Context for 'APU' is selected.
11:42:04 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
11:42:04 INFO  : 'ps7_init' command is executed.
11:42:04 INFO  : 'ps7_post_config' command is executed.
11:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:05 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:05 INFO  : 'con' command is executed.
11:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:42:05 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
11:49:54 INFO  : Disconnected from the channel tcfchan#31.
11:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:10 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
11:50:10 INFO  : 'jtag frequency' command is executed.
11:50:10 INFO  : Context for 'APU' is selected.
11:50:11 INFO  : System reset is completed.
11:50:14 INFO  : 'after 3000' command is executed.
11:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
11:50:16 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
11:50:16 INFO  : Context for 'APU' is selected.
11:50:16 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:50:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:16 INFO  : Context for 'APU' is selected.
11:50:16 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
11:50:16 INFO  : 'ps7_init' command is executed.
11:50:16 INFO  : 'ps7_post_config' command is executed.
11:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:17 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:17 INFO  : 'con' command is executed.
11:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:17 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
11:54:37 INFO  : Disconnected from the channel tcfchan#32.
11:57:01 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
11:57:13 INFO  : Checking for BSP changes to sync application flags for project 'tmp_FILE'...
12:02:30 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:02:36 INFO  : Checking for BSP changes to sync application flags for project 'tmp_FILE'...
12:10:38 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:10:47 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:07 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:11:07 INFO  : 'jtag frequency' command is executed.
12:11:07 INFO  : Context for 'APU' is selected.
12:11:07 INFO  : System reset is completed.
12:11:10 INFO  : 'after 3000' command is executed.
12:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:11:13 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:11:13 INFO  : Context for 'APU' is selected.
12:11:13 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:13 INFO  : Context for 'APU' is selected.
12:11:13 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:11:13 INFO  : 'ps7_init' command is executed.
12:11:13 INFO  : 'ps7_post_config' command is executed.
12:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:14 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:14 INFO  : 'con' command is executed.
12:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:14 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:12:25 INFO  : Disconnected from the channel tcfchan#39.
12:12:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:54 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:12:54 INFO  : 'jtag frequency' command is executed.
12:12:54 INFO  : Context for 'APU' is selected.
12:12:54 INFO  : System reset is completed.
12:12:57 INFO  : 'after 3000' command is executed.
12:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:12:59 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:13:00 INFO  : Context for 'APU' is selected.
12:13:00 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:13:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:00 INFO  : Context for 'APU' is selected.
12:13:00 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:13:00 INFO  : 'ps7_init' command is executed.
12:13:00 INFO  : 'ps7_post_config' command is executed.
12:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:01 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:01 INFO  : 'con' command is executed.
12:13:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:13:01 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:15:28 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:15:52 INFO  : Disconnected from the channel tcfchan#40.
12:16:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:00 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:16:00 INFO  : 'jtag frequency' command is executed.
12:16:00 INFO  : Context for 'APU' is selected.
12:16:00 INFO  : System reset is completed.
12:16:03 INFO  : 'after 3000' command is executed.
12:16:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:16:06 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:16:06 INFO  : Context for 'APU' is selected.
12:16:06 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:16:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:06 INFO  : Context for 'APU' is selected.
12:16:06 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:16:06 INFO  : 'ps7_init' command is executed.
12:16:06 INFO  : 'ps7_post_config' command is executed.
12:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:07 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:07 INFO  : 'con' command is executed.
12:16:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:16:07 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:17:29 INFO  : Disconnected from the channel tcfchan#42.
12:17:35 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:56 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:17:56 INFO  : 'jtag frequency' command is executed.
12:17:56 INFO  : Context for 'APU' is selected.
12:17:57 INFO  : System reset is completed.
12:18:00 INFO  : 'after 3000' command is executed.
12:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:18:02 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:18:02 INFO  : Context for 'APU' is selected.
12:18:02 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:02 INFO  : Context for 'APU' is selected.
12:18:02 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:18:03 INFO  : 'ps7_init' command is executed.
12:18:03 INFO  : 'ps7_post_config' command is executed.
12:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:03 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:03 INFO  : 'con' command is executed.
12:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:18:03 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:19:16 INFO  : Disconnected from the channel tcfchan#44.
12:19:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:26 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:19:26 INFO  : 'jtag frequency' command is executed.
12:19:26 INFO  : Context for 'APU' is selected.
12:19:27 INFO  : System reset is completed.
12:19:30 INFO  : 'after 3000' command is executed.
12:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:19:32 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:19:32 INFO  : Context for 'APU' is selected.
12:19:32 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:19:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:32 INFO  : Context for 'APU' is selected.
12:19:32 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:19:32 INFO  : 'ps7_init' command is executed.
12:19:32 INFO  : 'ps7_post_config' command is executed.
12:19:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:33 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:33 INFO  : 'con' command is executed.
12:19:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:19:33 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:22:57 INFO  : Disconnected from the channel tcfchan#45.
12:23:04 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:23:11 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:23:19 INFO  : Result from executing command 'removePlatformRepo': 
12:23:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:23:56 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_202320_1/xilinx_vck190_base_202320_1.xpfm;xilinx_vck190_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vck190_base_dfx_202320_1/xilinx_vck190_base_dfx_202320_1.xpfm;xilinx_vek280_es1_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vek280_es1_base_202320_1/xilinx_vek280_es1_base_202320_1.xpfm;xilinx_vmk180_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_vmk180_base_202320_1/xilinx_vmk180_base_202320_1.xpfm;xilinx_zcu102_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|D:/Xil_23/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
12:23:58 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:26:05 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:26:33 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:23 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:27:23 INFO  : 'jtag frequency' command is executed.
12:27:23 INFO  : Context for 'APU' is selected.
12:27:23 INFO  : System reset is completed.
12:27:26 INFO  : 'after 3000' command is executed.
12:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:27:29 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:27:29 INFO  : Context for 'APU' is selected.
12:27:29 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:29 INFO  : Context for 'APU' is selected.
12:27:29 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:27:30 INFO  : 'ps7_init' command is executed.
12:27:30 INFO  : 'ps7_post_config' command is executed.
12:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:30 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:30 INFO  : 'con' command is executed.
12:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:30 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:29:14 INFO  : Disconnected from the channel tcfchan#50.
12:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:29 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:29:29 INFO  : 'jtag frequency' command is executed.
12:29:29 INFO  : Context for 'APU' is selected.
12:29:29 INFO  : System reset is completed.
12:29:32 INFO  : 'after 3000' command is executed.
12:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:29:35 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:29:35 INFO  : Context for 'APU' is selected.
12:29:35 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:29:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:35 INFO  : Context for 'APU' is selected.
12:29:35 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:29:35 INFO  : 'ps7_init' command is executed.
12:29:35 INFO  : 'ps7_post_config' command is executed.
12:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:36 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:36 INFO  : 'con' command is executed.
12:29:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:36 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:30:45 INFO  : Disconnected from the channel tcfchan#51.
12:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:55 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:30:55 INFO  : 'jtag frequency' command is executed.
12:30:55 INFO  : Context for 'APU' is selected.
12:30:55 INFO  : System reset is completed.
12:30:58 INFO  : 'after 3000' command is executed.
12:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:31:01 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:31:01 INFO  : Context for 'APU' is selected.
12:31:01 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:01 INFO  : Context for 'APU' is selected.
12:31:01 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:31:01 INFO  : 'ps7_init' command is executed.
12:31:01 INFO  : 'ps7_post_config' command is executed.
12:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:02 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:02 INFO  : 'con' command is executed.
12:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:31:02 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:36:05 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:36:16 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:36:41 INFO  : Disconnected from the channel tcfchan#52.
12:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:42 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:36:42 ERROR : port closed
12:36:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:36:42 ERROR : port closed
12:37:45 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
12:37:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
12:37:48 INFO  : XSCT server has started successfully.
12:37:48 INFO  : Successfully done setting XSCT server connection channel  
12:37:48 INFO  : plnx-install-location is set to ''
12:37:48 INFO  : Successfully done setting workspace for the tool. 
12:37:50 INFO  : Platform repository initialization has completed.
12:52:53 INFO  : Registering command handlers for Vitis TCF services
12:52:57 INFO  : Successfully done query RDI_DATADIR 
12:52:58 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
12:53:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

12:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:31 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
12:53:31 INFO  : 'jtag frequency' command is executed.
12:53:31 INFO  : Context for 'APU' is selected.
12:53:31 INFO  : System reset is completed.
12:53:34 INFO  : 'after 3000' command is executed.
12:53:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
12:53:37 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
12:53:37 INFO  : Context for 'APU' is selected.
12:53:37 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:53:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:37 INFO  : Context for 'APU' is selected.
12:53:37 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
12:53:37 INFO  : 'ps7_init' command is executed.
12:53:37 INFO  : 'ps7_post_config' command is executed.
12:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:38 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:38 INFO  : 'con' command is executed.
12:53:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:53:38 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
12:54:24 INFO  : Disconnected from the channel tcfchan#2.
13:46:01 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
13:46:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

13:46:20 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
13:46:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

13:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:43 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
13:46:43 INFO  : 'jtag frequency' command is executed.
13:46:43 INFO  : Context for 'APU' is selected.
13:46:43 INFO  : System reset is completed.
13:46:46 INFO  : 'after 3000' command is executed.
13:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
13:46:49 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
13:46:49 INFO  : Context for 'APU' is selected.
13:46:49 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:49 INFO  : Context for 'APU' is selected.
13:46:49 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
13:46:49 INFO  : 'ps7_init' command is executed.
13:46:49 INFO  : 'ps7_post_config' command is executed.
13:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:50 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:50 INFO  : 'con' command is executed.
13:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:46:50 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
13:50:30 INFO  : Disconnected from the channel tcfchan#5.
13:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:44 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
13:50:44 INFO  : 'jtag frequency' command is executed.
13:50:44 INFO  : Context for 'APU' is selected.
13:50:44 INFO  : System reset is completed.
13:50:47 INFO  : 'after 3000' command is executed.
13:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
13:50:50 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
13:50:50 INFO  : Context for 'APU' is selected.
13:50:51 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:51 INFO  : Context for 'APU' is selected.
13:50:51 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
13:50:52 INFO  : 'ps7_init' command is executed.
13:50:52 INFO  : 'ps7_post_config' command is executed.
13:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:52 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:52 INFO  : 'con' command is executed.
13:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:50:52 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
13:52:04 INFO  : Disconnected from the channel tcfchan#6.
13:53:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:32 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
13:53:32 INFO  : 'jtag frequency' command is executed.
13:53:32 INFO  : Context for 'APU' is selected.
13:53:32 INFO  : System reset is completed.
13:53:35 INFO  : 'after 3000' command is executed.
13:53:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
13:53:37 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
13:53:37 INFO  : Context for 'APU' is selected.
13:53:39 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:53:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:39 INFO  : Context for 'APU' is selected.
13:53:39 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
13:53:39 INFO  : 'ps7_init' command is executed.
13:53:39 INFO  : 'ps7_post_config' command is executed.
13:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:40 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:40 INFO  : 'con' command is executed.
13:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:40 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
13:56:38 INFO  : Disconnected from the channel tcfchan#7.
13:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:53 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
13:56:53 INFO  : 'jtag frequency' command is executed.
13:56:53 INFO  : Context for 'APU' is selected.
13:56:53 INFO  : System reset is completed.
13:56:56 INFO  : 'after 3000' command is executed.
13:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
13:56:59 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
13:56:59 INFO  : Context for 'APU' is selected.
13:57:00 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:01 INFO  : Context for 'APU' is selected.
13:57:01 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
13:57:01 INFO  : 'ps7_init' command is executed.
13:57:01 INFO  : 'ps7_post_config' command is executed.
13:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:01 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:02 INFO  : 'con' command is executed.
13:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:02 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
14:08:05 INFO  : Disconnected from the channel tcfchan#8.
14:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:20 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
14:08:20 INFO  : 'jtag frequency' command is executed.
14:08:20 INFO  : Context for 'APU' is selected.
14:08:20 INFO  : System reset is completed.
14:08:23 INFO  : 'after 3000' command is executed.
14:08:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
14:08:26 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
14:08:26 INFO  : Context for 'APU' is selected.
14:08:27 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:28 INFO  : Context for 'APU' is selected.
14:08:28 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
14:08:28 INFO  : 'ps7_init' command is executed.
14:08:28 INFO  : 'ps7_post_config' command is executed.
14:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:28 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:29 INFO  : 'con' command is executed.
14:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:29 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
14:14:30 INFO  : Disconnected from the channel tcfchan#9.
14:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:41 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
14:14:41 INFO  : 'jtag frequency' command is executed.
14:14:41 INFO  : Context for 'APU' is selected.
14:14:41 INFO  : System reset is completed.
14:14:44 INFO  : 'after 3000' command is executed.
14:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
14:14:46 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
14:14:46 INFO  : Context for 'APU' is selected.
14:14:48 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:14:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:48 INFO  : Context for 'APU' is selected.
14:14:48 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
14:14:48 INFO  : 'ps7_init' command is executed.
14:14:48 INFO  : 'ps7_post_config' command is executed.
14:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:49 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:49 INFO  : 'con' command is executed.
14:14:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:49 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
14:14:54 INFO  : Disconnected from the channel tcfchan#10.
14:16:15 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
14:16:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:16:32 INFO  : Checking for BSP changes to sync application flags for project 'EthLwip_Demo'...
14:16:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:20:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:37 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
14:20:37 INFO  : 'jtag frequency' command is executed.
14:20:37 INFO  : Context for 'APU' is selected.
14:20:37 INFO  : System reset is completed.
14:20:40 INFO  : 'after 3000' command is executed.
14:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
14:20:42 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
14:20:43 INFO  : Context for 'APU' is selected.
14:20:43 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:43 INFO  : Context for 'APU' is selected.
14:20:43 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
14:20:43 INFO  : 'ps7_init' command is executed.
14:20:43 INFO  : 'ps7_post_config' command is executed.
14:20:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:43 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:44 INFO  : 'con' command is executed.
14:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:44 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
14:22:11 INFO  : Disconnected from the channel tcfchan#13.
15:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:27 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
15:51:27 INFO  : 'jtag frequency' command is executed.
15:51:27 INFO  : Context for 'APU' is selected.
15:51:27 INFO  : System reset is completed.
15:51:30 INFO  : 'after 3000' command is executed.
15:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
15:51:33 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
15:51:33 INFO  : Context for 'APU' is selected.
15:51:34 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:51:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:35 INFO  : Context for 'APU' is selected.
15:51:35 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
15:51:35 INFO  : 'ps7_init' command is executed.
15:51:35 INFO  : 'ps7_post_config' command is executed.
15:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:35 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:36 INFO  : 'con' command is executed.
15:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:36 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
15:54:10 INFO  : Disconnected from the channel tcfchan#14.
15:57:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:51 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
15:57:51 INFO  : 'jtag frequency' command is executed.
15:57:51 INFO  : Context for 'APU' is selected.
15:57:51 INFO  : System reset is completed.
15:57:54 INFO  : 'after 3000' command is executed.
15:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
15:57:57 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
15:57:57 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:59 INFO  : Context for 'APU' is selected.
15:57:59 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
15:57:59 INFO  : 'ps7_init' command is executed.
15:57:59 INFO  : 'ps7_post_config' command is executed.
15:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:00 INFO  : 'con' command is executed.
15:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:58:00 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:02:02 INFO  : Disconnected from the channel tcfchan#15.
16:02:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:13 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:02:13 INFO  : 'jtag frequency' command is executed.
16:02:13 INFO  : Context for 'APU' is selected.
16:02:13 INFO  : System reset is completed.
16:02:16 INFO  : 'after 3000' command is executed.
16:02:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:02:18 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:02:19 INFO  : Context for 'APU' is selected.
16:02:20 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:02:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:20 INFO  : Context for 'APU' is selected.
16:02:20 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:02:20 INFO  : 'ps7_init' command is executed.
16:02:20 INFO  : 'ps7_post_config' command is executed.
16:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:21 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:21 INFO  : 'con' command is executed.
16:02:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:02:21 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:03:38 INFO  : Disconnected from the channel tcfchan#16.
16:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:04:08 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
16:04:08 INFO  : 'jtag frequency' command is executed.
16:04:08 INFO  : Context for 'APU' is selected.
16:04:08 INFO  : System reset is completed.
16:04:11 INFO  : 'after 3000' command is executed.
16:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
16:04:14 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
16:04:14 INFO  : Context for 'APU' is selected.
16:04:16 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:04:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:16 INFO  : Context for 'APU' is selected.
16:04:16 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
16:04:16 INFO  : 'ps7_init' command is executed.
16:04:16 INFO  : 'ps7_post_config' command is executed.
16:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:16 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:04:17 INFO  : 'con' command is executed.
16:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:04:17 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
16:06:21 INFO  : Disconnected from the channel tcfchan#17.
17:14:10 INFO  : Projects exported to 'D:\three_verilog\Eth_lwip_Acp\RW\vitis_export_archive.ide.zip'
17:22:57 DEBUG : Logs will be stored at 'D:/three_verilog/Eth_lwip/RW_18/IDE.log'.
17:22:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\three_verilog\Eth_lwip\RW_18\temp_xsdb_launch_script.tcl
17:23:00 INFO  : XSCT server has started successfully.
17:23:00 INFO  : plnx-install-location is set to ''
17:23:00 INFO  : Successfully done setting XSCT server connection channel  
17:23:00 INFO  : Successfully done setting workspace for the tool. 
17:23:03 INFO  : Platform repository initialization has completed.
17:23:11 INFO  : Successfully done query RDI_DATADIR 
17:23:11 INFO  : Registering command handlers for Vitis TCF services
17:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:29 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:23:29 INFO  : 'jtag frequency' command is executed.
17:23:29 INFO  : Context for 'APU' is selected.
17:23:29 INFO  : System reset is completed.
17:23:32 INFO  : 'after 3000' command is executed.
17:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:23:35 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:23:35 INFO  : Context for 'APU' is selected.
17:23:35 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:23:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:35 INFO  : Context for 'APU' is selected.
17:23:35 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:23:35 INFO  : 'ps7_init' command is executed.
17:23:35 INFO  : 'ps7_post_config' command is executed.
17:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:36 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:36 INFO  : 'con' command is executed.
17:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:23:36 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:25:49 INFO  : Disconnected from the channel tcfchan#1.
17:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:59 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:25:59 INFO  : 'jtag frequency' command is executed.
17:25:59 INFO  : Context for 'APU' is selected.
17:25:59 INFO  : System reset is completed.
17:26:02 INFO  : 'after 3000' command is executed.
17:26:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:26:04 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:26:04 INFO  : Context for 'APU' is selected.
17:26:06 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:06 INFO  : Context for 'APU' is selected.
17:26:06 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:26:06 INFO  : 'ps7_init' command is executed.
17:26:06 INFO  : 'ps7_post_config' command is executed.
17:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:06 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:26:06 INFO  : 'con' command is executed.
17:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:26:06 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:26:13 INFO  : Disconnected from the channel tcfchan#2.
17:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:22 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203367397A' is selected.
17:27:22 INFO  : 'jtag frequency' command is executed.
17:27:22 INFO  : Context for 'APU' is selected.
17:27:22 INFO  : System reset is completed.
17:27:25 INFO  : 'after 3000' command is executed.
17:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}' command is executed.
17:27:28 INFO  : Device configured successfully with "D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit"
17:27:28 INFO  : Context for 'APU' is selected.
17:27:29 INFO  : Hardware design and registers information is loaded from 'D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:29 INFO  : Context for 'APU' is selected.
17:27:29 INFO  : Sourcing of 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl' is done.
17:27:29 INFO  : 'ps7_init' command is executed.
17:27:29 INFO  : 'ps7_post_config' command is executed.
17:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:30 INFO  : The application 'D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203367397A" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT1-210203367397A-23727093-0"}
fpga -file D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/three_verilog/Eth_lwip/RW_18/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/three_verilog/Eth_lwip/RW_18/EthLwip_Demo/Debug/EthLwip_Demo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:30 INFO  : 'con' command is executed.
17:27:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:27:30 INFO  : Launch script is exported to file 'D:\three_verilog\Eth_lwip\RW_18\EthLwip_Demo_system\_ide\scripts\debugger_ethlwip_demo-default.tcl'
17:29:35 INFO  : Disconnected from the channel tcfchan#3.
