{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606897478887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606897478892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 00:24:38 2020 " "Processing started: Wed Dec 02 00:24:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606897478892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897478892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897478892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606897479427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606897479427 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Alarm_Clock_EE271.v(86) " "Verilog HDL information at Alarm_Clock_EE271.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606897487743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Alarm_Clock_EE271.v(277) " "Verilog HDL information at Alarm_Clock_EE271.v(277): always construct contains both blocking and non-blocking assignments" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 277 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606897487743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Alarm_Clock_EE271.v(327) " "Verilog HDL information at Alarm_Clock_EE271.v(327): always construct contains both blocking and non-blocking assignments" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 327 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606897487743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_ee271.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm_clock_ee271.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm_Clock_EE271 " "Found entity 1: Alarm_Clock_EE271" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606897487745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alarm_Clock_EE271 " "Elaborating entity \"Alarm_Clock_EE271\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606897487777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(124) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(124): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487779 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(129) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(129): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487779 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(134) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(134): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487779 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(148) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(148): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487779 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(153) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487779 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(158) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(158): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487780 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(174) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(174): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487780 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(179) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(179): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487780 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(184) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(184): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487780 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Alarm_Clock_EE271.v(191) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(191): truncated value with size 32 to match size of target (26)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487780 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(215) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(215): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487781 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(223) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(223): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487781 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(234) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(234): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487781 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(243) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(243): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487781 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(255) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(255): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487781 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Alarm_Clock_EE271.v(264) " "Verilog HDL assignment warning at Alarm_Clock_EE271.v(264): truncated value with size 32 to match size of target (8)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606897487782 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hours Alarm_Clock_EE271.v(341) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(341): variable \"hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487784 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minutes Alarm_Clock_EE271.v(342) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(342): variable \"minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487784 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seconds Alarm_Clock_EE271.v(343) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(343): variable \"seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487784 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(345) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(345): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487784 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(346) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(346): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_hours Alarm_Clock_EE271.v(354) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(354): variable \"alarm_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 354 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarm_minutes Alarm_Clock_EE271.v(355) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(355): variable \"alarm_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(358) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(358): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(359) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(359): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 359 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_hours Alarm_Clock_EE271.v(367) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(367): variable \"timer_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_minutes Alarm_Clock_EE271.v(368) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(368): variable \"timer_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 368 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "timer_seconds Alarm_Clock_EE271.v(369) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(369): variable \"timer_seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(371) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(371): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(372) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(372): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 372 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_hours Alarm_Clock_EE271.v(380) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(380): variable \"stopwatch_hours\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487785 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_seconds Alarm_Clock_EE271.v(381) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(381): variable \"stopwatch_seconds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487786 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stopwatch_minutes Alarm_Clock_EE271.v(382) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(382): variable \"stopwatch_minutes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 382 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487786 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(384) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(384): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487786 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "switches Alarm_Clock_EE271.v(385) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(385): variable \"switches\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606897487786 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(397) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(397): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 397 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606897487786 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(425) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(425): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 425 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606897487789 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alarm_Clock_EE271.v(489) " "Verilog HDL Case Statement warning at Alarm_Clock_EE271.v(489): incomplete case statement has no default case item" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 489 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606897487791 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg5 Alarm_Clock_EE271.v(396) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(396): inferring latch(es) for variable \"seg5\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606897487792 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg4 Alarm_Clock_EE271.v(396) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(396): inferring latch(es) for variable \"seg4\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606897487792 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg3 Alarm_Clock_EE271.v(396) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(396): inferring latch(es) for variable \"seg3\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606897487792 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg2 Alarm_Clock_EE271.v(396) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(396): inferring latch(es) for variable \"seg2\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606897487792 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg1 Alarm_Clock_EE271.v(396) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(396): inferring latch(es) for variable \"seg1\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606897487793 "|Alarm_Clock_EE271"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg0 Alarm_Clock_EE271.v(396) " "Verilog HDL Always Construct warning at Alarm_Clock_EE271.v(396): inferring latch(es) for variable \"seg0\", which holds its previous value in one or more paths through the always construct" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606897487793 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[0\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg0\[0\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487801 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[1\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg0\[1\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487801 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[2\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg0\[2\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487801 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[3\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg0\[3\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487801 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[4\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg0\[4\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487801 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[5\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg0\[5\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[6\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg0\[6\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg0\[7\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg0\[7\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[0\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg1\[0\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[1\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg1\[1\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[2\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg1\[2\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[3\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg1\[3\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[4\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg1\[4\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[5\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg1\[5\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[6\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg1\[6\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg1\[7\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg1\[7\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[0\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg2\[0\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[1\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg2\[1\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[2\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg2\[2\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[3\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg2\[3\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487802 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[4\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg2\[4\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[5\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg2\[5\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[6\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg2\[6\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg2\[7\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg2\[7\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[0\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg3\[0\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[1\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg3\[1\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[2\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg3\[2\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[3\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg3\[3\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[4\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg3\[4\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[5\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg3\[5\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[6\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg3\[6\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg3\[7\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg3\[7\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[0\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg4\[0\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[1\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg4\[1\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[2\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg4\[2\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[3\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg4\[3\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[4\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg4\[4\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[5\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg4\[5\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg4\[6\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg4\[6\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487803 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[0\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg5\[0\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487804 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[1\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg5\[1\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487804 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[2\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg5\[2\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487804 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[3\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg5\[3\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487804 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[4\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg5\[4\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487804 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[5\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg5\[5\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487804 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[6\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg5\[6\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487804 "|Alarm_Clock_EE271"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg5\[7\] Alarm_Clock_EE271.v(396) " "Inferred latch for \"seg5\[7\]\" at Alarm_Clock_EE271.v(396)" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897487804 "|Alarm_Clock_EE271"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg1\[3\]\$latch seg1\[0\]\$latch " "Duplicate LATCH primitive \"seg1\[3\]\$latch\" merged with LATCH primitive \"seg1\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606897488460 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg3\[3\]\$latch seg3\[0\]\$latch " "Duplicate LATCH primitive \"seg3\[3\]\$latch\" merged with LATCH primitive \"seg3\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606897488460 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg5\[4\]\$latch seg5\[0\]\$latch " "Duplicate LATCH primitive \"seg5\[4\]\$latch\" merged with LATCH primitive \"seg5\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606897488460 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg5\[3\]\$latch seg5\[0\]\$latch " "Duplicate LATCH primitive \"seg5\[3\]\$latch\" merged with LATCH primitive \"seg5\[0\]\$latch\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606897488460 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606897488460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[0\]\$latch " "Latch seg0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[1\]\$latch " "Latch seg0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[2\]\$latch " "Latch seg0\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[3\]\$latch " "Latch seg0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[4\]\$latch " "Latch seg0\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[5\]\$latch " "Latch seg0\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg0\[6\]\$latch " "Latch seg0\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[0\]\$latch " "Latch seg1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[1\]\$latch " "Latch seg1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[2\]\$latch " "Latch seg1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488461 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[4\]\$latch " "Latch seg1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[5\]\$latch " "Latch seg1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg1\[6\]\$latch " "Latch seg1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA currentState\[1\] " "Ports D and ENA on the latch are fed by the same signal currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[0\]\$latch " "Latch seg2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[1\]\$latch " "Latch seg2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[2\]\$latch " "Latch seg2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[3\]\$latch " "Latch seg2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[4\]\$latch " "Latch seg2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[5\]\$latch " "Latch seg2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg2\[6\]\$latch " "Latch seg2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[0\]\$latch " "Latch seg3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[1\]\$latch " "Latch seg3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[2\]\$latch " "Latch seg3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_minutes\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_minutes\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[4\]\$latch " "Latch seg3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488462 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[5\]\$latch " "Latch seg3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg3\[6\]\$latch " "Latch seg3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_minutes\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_minutes\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[0\]\$latch " "Latch seg4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[1\]\$latch " "Latch seg4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[2\]\$latch " "Latch seg4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[3\]\$latch " "Latch seg4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[4\]\$latch " "Latch seg4\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[0\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[5\]\$latch " "Latch seg4\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg4\[6\]\$latch " "Latch seg4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[0\]\$latch " "Latch seg5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[2\]\$latch " "Latch seg5\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[5\]\$latch " "Latch seg5\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alarm_hours\[5\] " "Ports D and ENA on the latch are fed by the same signal alarm_hours\[5\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg5\[6\]\$latch " "Latch seg5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer_hours\[6\] " "Ports D and ENA on the latch are fed by the same signal timer_hours\[6\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606897488463 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606897488463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[7\] VCC " "Pin \"seg0\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606897488611 "|Alarm_Clock_EE271|seg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] VCC " "Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606897488611 "|Alarm_Clock_EE271|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[7\] VCC " "Pin \"seg2\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606897488611 "|Alarm_Clock_EE271|seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[7\] VCC " "Pin \"seg3\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606897488611 "|Alarm_Clock_EE271|seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] GND " "Pin \"seg5\[1\]\" is stuck at GND" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606897488611 "|Alarm_Clock_EE271|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[7\] VCC " "Pin \"seg5\[7\]\" is stuck at VCC" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 396 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606897488611 "|Alarm_Clock_EE271|seg5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606897488611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606897488684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.map.smsg " "Generated suppressed messages file C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897489464 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606897489586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606897489586 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606897489665 "|Alarm_Clock_EE271|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606897489665 "|Alarm_Clock_EE271|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606897489665 "|Alarm_Clock_EE271|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606897489665 "|Alarm_Clock_EE271|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606897489665 "|Alarm_Clock_EE271|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606897489665 "|Alarm_Clock_EE271|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606897489665 "|Alarm_Clock_EE271|switches[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606897489665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "608 " "Implemented 608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606897489665 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606897489665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "532 " "Implemented 532 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606897489665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606897489665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606897489705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 00:24:49 2020 " "Processing ended: Wed Dec 02 00:24:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606897489705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606897489705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606897489705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606897489705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606897490871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606897490877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 00:24:50 2020 " "Processing started: Wed Dec 02 00:24:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606897490877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606897490877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606897490877 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606897491010 ""}
{ "Info" "0" "" "Project  = Alarm_Clock_EE271" {  } {  } 0 0 "Project  = Alarm_Clock_EE271" 0 0 "Fitter" 0 0 1606897491010 ""}
{ "Info" "0" "" "Revision = Alarm_Clock_EE271" {  } {  } 0 0 "Revision = Alarm_Clock_EE271" 0 0 "Fitter" 0 0 1606897491010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606897491094 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606897491095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Alarm_Clock_EE271 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Alarm_Clock_EE271\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606897491104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606897491144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606897491144 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606897491325 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606897491334 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1606897491636 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606897491636 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606897491640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606897491640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606897491640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606897491640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606897491640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606897491640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606897491640 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1606897491640 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606897491640 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606897491642 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606897491642 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606897491642 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1606897491642 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606897491643 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606897492455 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Alarm_Clock_EE271.sdc " "Synopsys Design Constraints File file not found: 'Alarm_Clock_EE271.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606897492456 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606897492456 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataa  to: combout " "Cell: Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datab  to: combout " "Cell: Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datac  to: combout " "Cell: Mux10~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~1  from: datac  to: combout " "Cell: Mux12~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: datac  to: combout " "Cell: Mux13~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux15~1  from: datac  to: combout " "Cell: Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: dataa  to: combout " "Cell: Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datab  to: combout " "Cell: Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: datac  to: combout " "Cell: Mux17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datac  to: combout " "Cell: Mux17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datad  to: combout " "Cell: Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: datac  to: combout " "Cell: Mux19~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datac  to: combout " "Cell: Mux19~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: datac  to: combout " "Cell: Mux1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datac  to: combout " "Cell: Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: dataa  to: combout " "Cell: Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datab  to: combout " "Cell: Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datac  to: combout " "Cell: Mux20~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datac  to: combout " "Cell: Mux21~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datac  to: combout " "Cell: Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: dataa  to: combout " "Cell: Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datab  to: combout " "Cell: Mux22~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: datac  to: combout " "Cell: Mux23~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: datac  to: combout " "Cell: Mux23~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datac  to: combout " "Cell: Mux2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datac  to: combout " "Cell: Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: datac  to: combout " "Cell: Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: dataa  to: combout " "Cell: Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datab  to: combout " "Cell: Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datac  to: combout " "Cell: Mux5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datab  to: combout " "Cell: Mux6~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datac  to: combout " "Cell: Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datac  to: combout " "Cell: Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datac  to: combout " "Cell: Mux7~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datab  to: combout " "Cell: WideOr80~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: datac  to: combout " "Cell: WideOr80~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897492459 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606897492459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606897492462 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606897492462 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606897492462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "currentState\[1\] " "Destination node currentState\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hours\[0\] " "Destination node hours\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_hours\[0\] " "Destination node alarm_hours\[0\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hours\[1\] " "Destination node hours\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_hours\[1\] " "Destination node alarm_hours\[1\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hours\[2\] " "Destination node hours\[2\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_hours\[2\] " "Destination node alarm_hours\[2\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hours\[3\] " "Destination node hours\[3\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alarm_hours\[3\] " "Destination node alarm_hours\[3\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hours\[4\] " "Destination node hours\[4\]" {  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1606897492500 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1606897492500 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1606897492500 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606897492500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr37~1  " "Automatically promoted node WideOr37~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606897492500 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 425 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606897492500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr66~1  " "Automatically promoted node WideOr66~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606897492500 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 489 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606897492500 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr8~1  " "Automatically promoted node WideOr8~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1606897492501 ""}  } { { "Alarm_Clock_EE271.v" "" { Text "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/Alarm_Clock_EE271.v" 397 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606897492501 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606897492916 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606897492916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606897492917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606897492917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606897492918 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606897492919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606897492919 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606897492920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606897492955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606897492956 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606897492956 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606897493093 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1606897493102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606897494305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606897494461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606897494484 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606897496204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606897496204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606897498602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.0% " "1e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1606897500058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606897500355 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606897500355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606897505084 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606897505084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606897505087 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606897505260 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606897505268 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606897505765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606897505765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606897506508 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606897507231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.fit.smsg " "Generated suppressed messages file C:/Users/Wen/Desktop/SJSU/EE271/EE271_2020Project/done2/Alarm_Clock_EE221/output_files/Alarm_Clock_EE271.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606897507581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5776 " "Peak virtual memory: 5776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606897508088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 00:25:08 2020 " "Processing ended: Wed Dec 02 00:25:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606897508088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606897508088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606897508088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606897508088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606897509099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606897509105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 00:25:08 2020 " "Processing started: Wed Dec 02 00:25:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606897509105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606897509105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606897509105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606897509385 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1606897510908 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606897511021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606897511812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 00:25:11 2020 " "Processing ended: Wed Dec 02 00:25:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606897511812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606897511812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606897511812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606897511812 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606897512425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606897512962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606897512968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 00:25:12 2020 " "Processing started: Wed Dec 02 00:25:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606897512968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606897512968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Alarm_Clock_EE271 -c Alarm_Clock_EE271 " "Command: quartus_sta Alarm_Clock_EE271 -c Alarm_Clock_EE271" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606897512968 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606897513098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606897513439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606897513439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897513475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897513475 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1606897513698 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Alarm_Clock_EE271.sdc " "Synopsys Design Constraints File file not found: 'Alarm_Clock_EE271.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1606897513730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897513730 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606897513731 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name currentState\[0\] currentState\[0\] " "create_clock -period 1.000 -name currentState\[0\] currentState\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606897513731 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606897513731 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datab  to: combout " "Cell: Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datad  to: combout " "Cell: Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~1  from: dataa  to: combout " "Cell: Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: dataa  to: combout " "Cell: Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux15~1  from: datab  to: combout " "Cell: Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: dataa  to: combout " "Cell: Mux16~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: dataa  to: combout " "Cell: Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datac  to: combout " "Cell: Mux17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datad  to: combout " "Cell: Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: datad  to: combout " "Cell: Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datab  to: combout " "Cell: Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datad  to: combout " "Cell: Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datac  to: combout " "Cell: Mux20~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datab  to: combout " "Cell: Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datad  to: combout " "Cell: Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datad  to: combout " "Cell: Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datac  to: combout " "Cell: Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: dataa  to: combout " "Cell: Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: dataa  to: combout " "Cell: Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: dataa  to: combout " "Cell: Mux23~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datab  to: combout " "Cell: Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: dataa  to: combout " "Cell: Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: dataa  to: combout " "Cell: Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datad  to: combout " "Cell: Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datad  to: combout " "Cell: Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datac  to: combout " "Cell: Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datac  to: combout " "Cell: WideOr80~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: dataa  to: combout " "Cell: WideOr80~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897513734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606897513734 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1606897513736 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606897513736 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606897513737 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606897513745 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1606897513756 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606897513762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.656 " "Worst-case setup slack is -10.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.656            -369.658 currentState\[0\]  " "  -10.656            -369.658 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.455            -695.789 clk  " "   -5.455            -695.789 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897513764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clk  " "    0.329               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 currentState\[0\]  " "    0.397               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897513772 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606897513774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606897513777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -259.749 clk  " "   -3.000            -259.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.492            -258.352 currentState\[0\]  " "   -1.492            -258.352 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897513780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897513780 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606897513796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606897513818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606897515573 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datab  to: combout " "Cell: Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datad  to: combout " "Cell: Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~1  from: dataa  to: combout " "Cell: Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: dataa  to: combout " "Cell: Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux15~1  from: datab  to: combout " "Cell: Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: dataa  to: combout " "Cell: Mux16~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: dataa  to: combout " "Cell: Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datac  to: combout " "Cell: Mux17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datad  to: combout " "Cell: Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: datad  to: combout " "Cell: Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datab  to: combout " "Cell: Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datad  to: combout " "Cell: Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datac  to: combout " "Cell: Mux20~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datab  to: combout " "Cell: Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datad  to: combout " "Cell: Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datad  to: combout " "Cell: Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datac  to: combout " "Cell: Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: dataa  to: combout " "Cell: Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: dataa  to: combout " "Cell: Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: dataa  to: combout " "Cell: Mux23~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datab  to: combout " "Cell: Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: dataa  to: combout " "Cell: Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: dataa  to: combout " "Cell: Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datad  to: combout " "Cell: Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datad  to: combout " "Cell: Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datac  to: combout " "Cell: Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datac  to: combout " "Cell: WideOr80~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: dataa  to: combout " "Cell: WideOr80~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515680 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606897515680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606897515681 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606897515695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.868 " "Worst-case setup slack is -9.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.868            -343.972 currentState\[0\]  " "   -9.868            -343.972 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.015            -631.332 clk  " "   -5.015            -631.332 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897515700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 clk  " "    0.295               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 currentState\[0\]  " "    0.308               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897515712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606897515717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606897515719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -259.749 clk  " "   -3.000            -259.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.303            -227.786 currentState\[0\]  " "   -1.303            -227.786 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897515721 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606897515739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datab  to: combout " "Cell: Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux10~1  from: datad  to: combout " "Cell: Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux12~1  from: dataa  to: combout " "Cell: Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux13~1  from: dataa  to: combout " "Cell: Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux15~1  from: datab  to: combout " "Cell: Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~0  from: datac  to: combout " "Cell: Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: dataa  to: combout " "Cell: Mux16~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux16~1  from: datac  to: combout " "Cell: Mux16~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~0  from: dataa  to: combout " "Cell: Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux17~1  from: datac  to: combout " "Cell: Mux17~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~0  from: datad  to: combout " "Cell: Mux18~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux18~1  from: datad  to: combout " "Cell: Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~0  from: datad  to: combout " "Cell: Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux19~1  from: datab  to: combout " "Cell: Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~0  from: dataa  to: combout " "Cell: Mux1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1~1  from: datad  to: combout " "Cell: Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~0  from: datac  to: combout " "Cell: Mux20~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datab  to: combout " "Cell: Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux20~1  from: datad  to: combout " "Cell: Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~0  from: datad  to: combout " "Cell: Mux21~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux21~1  from: datac  to: combout " "Cell: Mux21~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~0  from: dataa  to: combout " "Cell: Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datac  to: combout " "Cell: Mux22~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux22~1  from: datad  to: combout " "Cell: Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~0  from: dataa  to: combout " "Cell: Mux23~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux23~1  from: dataa  to: combout " "Cell: Mux23~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~0  from: dataa  to: combout " "Cell: Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: dataa  to: combout " "Cell: Mux2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux2~1  from: datab  to: combout " "Cell: Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datab  to: combout " "Cell: Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~1  from: dataa  to: combout " "Cell: Mux3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: dataa  to: combout " "Cell: Mux4~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~1  from: datac  to: combout " "Cell: Mux4~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datad  to: combout " "Cell: Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~1  from: datac  to: combout " "Cell: Mux5~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datad  to: combout " "Cell: Mux6~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datac  to: combout " "Cell: Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~1  from: datad  to: combout " "Cell: Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~0  from: datad  to: combout " "Cell: Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux7~1  from: datad  to: combout " "Cell: Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~1  from: datac  to: combout " "Cell: WideOr80~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr80~2  from: dataa  to: combout " "Cell: WideOr80~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606897515915 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1606897515915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606897515916 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606897515922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.579 " "Worst-case setup slack is -4.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.579            -156.525 currentState\[0\]  " "   -4.579            -156.525 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891            -202.785 clk  " "   -1.891            -202.785 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897515927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk  " "    0.144               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 currentState\[0\]  " "    0.145               0.000 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897515934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606897515937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606897515939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -189.300 clk  " "   -3.000            -189.300 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460             -40.693 currentState\[0\]  " "   -0.460             -40.693 currentState\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606897515941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606897515941 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606897516835 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606897516836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606897516916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 00:25:16 2020 " "Processing ended: Wed Dec 02 00:25:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606897516916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606897516916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606897516916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606897516916 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 146 s " "Quartus Prime Full Compilation was successful. 0 errors, 146 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606897517573 ""}
