// Seed: 3064123639
module module_0;
endmodule
module module_1 #(
    parameter id_12 = 32'd62,
    parameter id_16 = 32'd23,
    parameter id_2  = 32'd67,
    parameter id_9  = 32'd35
) (
    inout tri1 id_0,
    input wire id_1,
    output wire _id_2,
    output supply1 id_3
    , id_14,
    output logic id_4,
    output tri1 id_5,
    output tri id_6,
    input wand void id_7,
    output supply0 id_8,
    input wand _id_9[id_9 : 1],
    input wor id_10#(!1 - (-1)),
    output wire id_11,
    input supply1 _id_12
);
  logic id_15 = -1'd0, _id_16;
  function void id_17[id_2.id_12  : - 1] (output [id_16 : ""] id_18);
    begin : LABEL_0
      id_4  <= id_0;
      id_15 <= 1;
    end
    deassign id_15;
  endfunction
  module_0 modCall_1 ();
  initial id_4 = 1'b0;
  logic id_19;
  initial begin
    id_17();
  end
endmodule
