

================================================================
== Vivado HLS Report for 'Reshape'
================================================================
* Date:           Tue Dec  4 09:54:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.463|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  361|  361|  361|  361|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  360|  360|        30|          -|          -|    12|    no    |
        | + Loop 1.1      |   28|   28|         7|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |    4|    4|         2|          1|          1|     4|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	6  / (exitcond)
	5  / (!exitcond)
5 --> 
	4  / true
6 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 7 [1/1] (0.97ns)   --->   "br label %.loopexit" [./cnn.h:167]   --->   Operation 7 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%n = phi i4 [ 0, %0 ], [ %n_1, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.82ns)   --->   "%exitcond3 = icmp eq i4 %n, -4" [./cnn.h:167]   --->   Operation 9 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 10 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.09ns)   --->   "%n_1 = add i4 %n, 1" [./cnn.h:167]   --->   Operation 11 'add' 'n_1' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader4.preheader" [./cnn.h:167]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %n, i2 0)" [./cnn.h:167]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i6 %tmp to i7" [./cnn.h:168]   --->   Operation 14 'zext' 'tmp_70_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.97ns)   --->   "br label %.preheader4" [./cnn.h:168]   --->   Operation 15 'br' <Predicate = (!exitcond3)> <Delay = 0.97>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [./cnn.h:177]   --->   Operation 16 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader4.preheader ], [ %j_1, %.preheader4.loopexit ]"   --->   Operation 17 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.63ns)   --->   "%exitcond2 = icmp eq i3 %j, -4" [./cnn.h:168]   --->   Operation 18 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.94ns)   --->   "%j_1 = add i3 %j, 1" [./cnn.h:168]   --->   Operation 20 'add' 'j_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [./cnn.h:168]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_95_cast = zext i3 %j to i6" [./cnn.h:172]   --->   Operation 22 'zext' 'tmp_95_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.18ns)   --->   "%tmp_s = add i6 %tmp, %tmp_95_cast" [./cnn.h:172]   --->   Operation 23 'add' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_s, i2 0)" [./cnn.h:172]   --->   Operation 24 'bitconcatenate' 'tmp_57' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i3 %j to i9" [./cnn.h:169]   --->   Operation 25 'zext' 'tmp_62_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.97ns)   --->   "br label %.preheader" [./cnn.h:169]   --->   Operation 26 'br' <Predicate = (!exitcond2)> <Delay = 0.97>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 27 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.46>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%i_cast8 = zext i3 %i to i8" [./cnn.h:169]   --->   Operation 29 'zext' 'i_cast8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.63ns)   --->   "%exitcond = icmp eq i3 %i, -4" [./cnn.h:169]   --->   Operation 30 'icmp' 'exitcond' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 31 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.94ns)   --->   "%i_1 = add i3 %i, 1" [./cnn.h:169]   --->   Operation 32 'add' 'i_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %1" [./cnn.h:169]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.28ns)   --->   "%index = add i8 %tmp_57, %i_cast8" [./cnn.h:172]   --->   Operation 34 'add' 'index' <Predicate = (!exitcond)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_65_cast = zext i3 %i to i7" [./cnn.h:173]   --->   Operation 35 'zext' 'tmp_65_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.18ns)   --->   "%tmp_60 = add i7 %tmp_65_cast, %tmp_70_cast" [./cnn.h:173]   --->   Operation 36 'add' 'tmp_60' <Predicate = (!exitcond)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_73_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_60, i2 0)" [./cnn.h:173]   --->   Operation 37 'bitconcatenate' 'tmp_73_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.27ns)   --->   "%tmp_61 = add i9 %tmp_62_cast, %tmp_73_cast" [./cnn.h:173]   --->   Operation 38 'add' 'tmp_61' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i9 %tmp_61 to i64" [./cnn.h:173]   --->   Operation 39 'zext' 'tmp_74_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%src_val_V_addr = getelementptr [192 x i32]* %src_val_V, i64 0, i64 %tmp_74_cast" [./cnn.h:173]   --->   Operation 40 'getelementptr' 'src_val_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (1.99ns)   --->   "%src_val_V_load = load i32* %src_val_V_addr, align 4" [./cnn.h:173]   --->   Operation 41 'load' 'src_val_V_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 5 <SV = 4> <Delay = 3.99>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)" [./cnn.h:169]   --->   Operation 42 'specregionbegin' 'tmp_58' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./cnn.h:171]   --->   Operation 43 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_59 = zext i8 %index to i64" [./cnn.h:173]   --->   Operation 44 'zext' 'tmp_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (1.99ns)   --->   "%src_val_V_load = load i32* %src_val_V_addr, align 4" [./cnn.h:173]   --->   Operation 45 'load' 'src_val_V_load' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%dst_V_addr = getelementptr [192 x i32]* %dst_V, i64 0, i64 %tmp_59" [./cnn.h:173]   --->   Operation 46 'getelementptr' 'dst_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.99ns)   --->   "store i32 %src_val_V_load, i32* %dst_V_addr, align 4" [./cnn.h:173]   --->   Operation 47 'store' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp_58)" [./cnn.h:174]   --->   Operation 48 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader" [./cnn.h:169]   --->   Operation 49 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dst_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7     (br               ) [ 0111111]
n              (phi              ) [ 0010000]
exitcond3      (icmp             ) [ 0011111]
StgValue_10    (speclooptripcount) [ 0000000]
n_1            (add              ) [ 0111111]
StgValue_12    (br               ) [ 0000000]
tmp            (bitconcatenate   ) [ 0001111]
tmp_70_cast    (zext             ) [ 0001111]
StgValue_15    (br               ) [ 0011111]
StgValue_16    (ret              ) [ 0000000]
j              (phi              ) [ 0001000]
exitcond2      (icmp             ) [ 0011111]
StgValue_19    (speclooptripcount) [ 0000000]
j_1            (add              ) [ 0011111]
StgValue_21    (br               ) [ 0000000]
tmp_95_cast    (zext             ) [ 0000000]
tmp_s          (add              ) [ 0000000]
tmp_57         (bitconcatenate   ) [ 0000110]
tmp_62_cast    (zext             ) [ 0000110]
StgValue_26    (br               ) [ 0011111]
StgValue_27    (br               ) [ 0111111]
i              (phi              ) [ 0000100]
i_cast8        (zext             ) [ 0000000]
exitcond       (icmp             ) [ 0011111]
StgValue_31    (speclooptripcount) [ 0000000]
i_1            (add              ) [ 0011111]
StgValue_33    (br               ) [ 0000000]
index          (add              ) [ 0000110]
tmp_65_cast    (zext             ) [ 0000000]
tmp_60         (add              ) [ 0000000]
tmp_73_cast    (bitconcatenate   ) [ 0000000]
tmp_61         (add              ) [ 0000000]
tmp_74_cast    (zext             ) [ 0000000]
src_val_V_addr (getelementptr    ) [ 0000110]
tmp_58         (specregionbegin  ) [ 0000000]
StgValue_43    (specpipeline     ) [ 0000000]
tmp_59         (zext             ) [ 0000000]
src_val_V_load (load             ) [ 0000000]
dst_V_addr     (getelementptr    ) [ 0000000]
StgValue_47    (store            ) [ 0000000]
empty          (specregionend    ) [ 0000000]
StgValue_49    (br               ) [ 0011111]
StgValue_50    (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_val_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="src_val_V_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="9" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_val_V_addr/4 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_val_V_load/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="dst_V_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="8" slack="0"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_V_addr/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="StgValue_47_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/5 "/>
</bind>
</comp>

<comp id="73" class="1005" name="n_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="1"/>
<pin id="75" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="n_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="j_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="1"/>
<pin id="86" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="1"/>
<pin id="97" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="exitcond3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="n_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_70_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="exitcond2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_95_cast_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95_cast/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="1"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_57_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_62_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_cast8_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast8/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="exitcond_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="index_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="1"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_65_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_60_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="2"/>
<pin id="191" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_73_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73_cast/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_61_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="1"/>
<pin id="203" dir="0" index="1" bw="9" slack="0"/>
<pin id="204" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_74_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74_cast/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_59_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="n_1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="1"/>
<pin id="225" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="228" class="1005" name="tmp_70_cast_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="2"/>
<pin id="230" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_70_cast "/>
</bind>
</comp>

<comp id="233" class="1005" name="exitcond2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="j_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_57_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_62_cast_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="1"/>
<pin id="249" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_cast "/>
</bind>
</comp>

<comp id="252" class="1005" name="exitcond_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="index_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="1"/>
<pin id="263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="266" class="1005" name="src_val_V_addr_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_val_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="30" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="77" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="77" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="77" pin="4"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="88" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="88" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="88" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="88" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="99" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="99" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="99" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="163" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="99" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="201" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="221"><net_src comp="112" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="226"><net_src comp="118" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="231"><net_src comp="126" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="236"><net_src comp="130" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="136" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="245"><net_src comp="151" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="250"><net_src comp="159" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="255"><net_src comp="167" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="173" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="264"><net_src comp="179" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="269"><net_src comp="46" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="53" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V | {5 }
 - Input state : 
	Port: Reshape : src_val_V | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		n_1 : 1
		StgValue_12 : 2
		tmp : 1
		tmp_70_cast : 2
	State 3
		exitcond2 : 1
		j_1 : 1
		StgValue_21 : 2
		tmp_95_cast : 1
		tmp_s : 2
		tmp_57 : 3
		tmp_62_cast : 1
	State 4
		i_cast8 : 1
		exitcond : 1
		i_1 : 1
		StgValue_33 : 2
		index : 2
		tmp_65_cast : 1
		tmp_60 : 2
		tmp_73_cast : 3
		tmp_61 : 4
		tmp_74_cast : 5
		src_val_V_addr : 6
		src_val_V_load : 7
	State 5
		dst_V_addr : 1
		StgValue_47 : 2
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |     n_1_fu_112     |    0    |    13   |
|          |     j_1_fu_136     |    0    |    12   |
|          |    tmp_s_fu_146    |    0    |    15   |
|    add   |     i_1_fu_173     |    0    |    12   |
|          |    index_fu_179    |    0    |    15   |
|          |    tmp_60_fu_188   |    0    |    15   |
|          |    tmp_61_fu_201   |    0    |    16   |
|----------|--------------------|---------|---------|
|          |  exitcond3_fu_106  |    0    |    9    |
|   icmp   |  exitcond2_fu_130  |    0    |    9    |
|          |   exitcond_fu_167  |    0    |    9    |
|----------|--------------------|---------|---------|
|          |     tmp_fu_118     |    0    |    0    |
|bitconcatenate|    tmp_57_fu_151   |    0    |    0    |
|          | tmp_73_cast_fu_193 |    0    |    0    |
|----------|--------------------|---------|---------|
|          | tmp_70_cast_fu_126 |    0    |    0    |
|          | tmp_95_cast_fu_142 |    0    |    0    |
|          | tmp_62_cast_fu_159 |    0    |    0    |
|   zext   |   i_cast8_fu_163   |    0    |    0    |
|          | tmp_65_cast_fu_184 |    0    |    0    |
|          | tmp_74_cast_fu_206 |    0    |    0    |
|          |    tmp_59_fu_211   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   125   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   exitcond2_reg_233  |    1   |
|   exitcond_reg_252   |    1   |
|      i_1_reg_256     |    3   |
|       i_reg_95       |    3   |
|     index_reg_261    |    8   |
|      j_1_reg_237     |    3   |
|       j_reg_84       |    3   |
|      n_1_reg_218     |    4   |
|       n_reg_73       |    4   |
|src_val_V_addr_reg_266|    8   |
|    tmp_57_reg_242    |    8   |
|  tmp_62_cast_reg_247 |    9   |
|  tmp_70_cast_reg_228 |    7   |
|      tmp_reg_223     |    6   |
+----------------------+--------+
|         Total        |   68   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  0.978  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   125  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   68   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   68   |   134  |
+-----------+--------+--------+--------+
