// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingMatrixVecto_5 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        weightMem_V_address0,
        weightMem_V_ce0,
        weightMem_V_q0,
        thresMem_V_address0,
        thresMem_V_ce0,
        thresMem_V_q0,
        alphaMem_V_address0,
        alphaMem_V_ce0,
        alphaMem_V_q0,
        means_in5_V_0,
        means_in5_V_1,
        means_out5_V_0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_pp0_stage0 = 5'd4;
parameter    ap_ST_fsm_pp0_stage1 = 5'd8;
parameter    ap_ST_fsm_state27 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [0:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
output  [14:0] weightMem_V_address0;
output   weightMem_V_ce0;
input  [31:0] weightMem_V_q0;
output  [7:0] thresMem_V_address0;
output   thresMem_V_ce0;
input  [23:0] thresMem_V_q0;
output  [7:0] alphaMem_V_address0;
output   alphaMem_V_ce0;
input  [23:0] alphaMem_V_q0;
input  [23:0] means_in5_V_0;
input  [23:0] means_in5_V_1;
input  [23:0] means_out5_V_0;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg[0:0] out_V_V_din;
reg out_V_V_write;
reg weightMem_V_ce0;
reg thresMem_V_ce0;
reg alphaMem_V_ce0;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_reg_1272;
reg   [0:0] tmp_s_reg_1292;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter11;
reg   [0:0] exitcond_reg_1272_pp0_iter10_reg;
reg   [0:0] tmp_39_reg_1307;
reg   [0:0] tmp_39_reg_1307_pp0_iter10_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_reg_1272_pp0_iter11_reg;
reg   [31:0] nf_reg_254;
reg   [14:0] i4_reg_266;
wire   [0:0] tmp_fu_310_p2;
wire    ap_CS_fsm_state2;
wire   [1:0] in_idx_3_fu_316_p2;
wire   [0:0] exitcond_fu_362_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op84_read_state5;
reg    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state9_pp0_stage0_iter3;
wire    ap_block_state11_pp0_stage0_iter4;
wire    ap_block_state13_pp0_stage0_iter5;
wire    ap_block_state15_pp0_stage0_iter6;
wire    ap_block_state17_pp0_stage0_iter7;
wire    ap_block_state19_pp0_stage0_iter8;
wire    ap_block_state21_pp0_stage0_iter9;
wire    ap_block_state23_pp0_stage0_iter10;
reg    ap_predicate_op261_write_state25;
reg    ap_block_state25_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_reg_1272_pp0_iter1_reg;
reg   [0:0] exitcond_reg_1272_pp0_iter2_reg;
reg   [0:0] exitcond_reg_1272_pp0_iter3_reg;
reg   [0:0] exitcond_reg_1272_pp0_iter4_reg;
reg   [0:0] exitcond_reg_1272_pp0_iter5_reg;
reg   [0:0] exitcond_reg_1272_pp0_iter6_reg;
reg   [0:0] exitcond_reg_1272_pp0_iter7_reg;
reg   [0:0] exitcond_reg_1272_pp0_iter8_reg;
reg   [0:0] exitcond_reg_1272_pp0_iter9_reg;
wire   [14:0] i_fu_368_p2;
reg   [14:0] i_reg_1276;
reg    ap_enable_reg_pp0_iter0;
reg   [31:0] sf_load_reg_1281;
wire   [31:0] sf_3_fu_374_p2;
reg   [31:0] sf_3_reg_1286;
wire   [0:0] tmp_s_fu_380_p2;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state10_pp0_stage1_iter3;
wire    ap_block_state12_pp0_stage1_iter4;
wire    ap_block_state14_pp0_stage1_iter5;
wire    ap_block_state16_pp0_stage1_iter6;
wire    ap_block_state18_pp0_stage1_iter7;
wire    ap_block_state20_pp0_stage1_iter8;
wire    ap_block_state22_pp0_stage1_iter9;
wire    ap_block_state24_pp0_stage1_iter10;
reg    ap_predicate_op263_write_state26;
reg    ap_block_state26_pp0_stage1_iter11;
reg    ap_block_pp0_stage1_11001;
reg   [0:0] tmp_s_reg_1292_pp0_iter1_reg;
reg   [31:0] sf_load_3_reg_1296;
wire   [31:0] tmp_36_fu_403_p2;
reg   [31:0] tmp_36_reg_1302;
wire   [0:0] tmp_39_fu_409_p2;
reg   [0:0] tmp_39_reg_1307_pp0_iter1_reg;
reg   [0:0] tmp_39_reg_1307_pp0_iter2_reg;
reg   [0:0] tmp_39_reg_1307_pp0_iter3_reg;
reg   [0:0] tmp_39_reg_1307_pp0_iter4_reg;
reg   [0:0] tmp_39_reg_1307_pp0_iter5_reg;
reg   [0:0] tmp_39_reg_1307_pp0_iter6_reg;
reg   [0:0] tmp_39_reg_1307_pp0_iter7_reg;
reg   [0:0] tmp_39_reg_1307_pp0_iter8_reg;
reg   [0:0] tmp_39_reg_1307_pp0_iter9_reg;
wire   [31:0] nf_4_fu_418_p2;
reg   [31:0] tmp_V_reg_1321;
wire   [63:0] tmp_42_fu_432_p1;
reg   [63:0] tmp_42_reg_1332;
reg   [63:0] tmp_42_reg_1332_pp0_iter2_reg;
reg   [63:0] tmp_42_reg_1332_pp0_iter3_reg;
reg   [63:0] tmp_42_reg_1332_pp0_iter4_reg;
reg   [63:0] tmp_42_reg_1332_pp0_iter5_reg;
reg   [63:0] tmp_42_reg_1332_pp0_iter6_reg;
reg   [63:0] tmp_42_reg_1332_pp0_iter7_reg;
reg   [63:0] tmp_42_reg_1332_pp0_iter8_reg;
wire   [31:0] p_nf_1_fu_442_p3;
reg   [31:0] p_nf_1_reg_1338;
wire   [31:0] inputBuf_V_q0;
reg   [31:0] inputBuf_V_load_reg_1343;
reg   [31:0] weightMem_V_load_reg_1348;
reg   [0:0] tmp_1173_reg_1353;
wire   [1:0] tmp_373_i_fu_511_p2;
reg   [1:0] tmp_373_i_reg_1358;
reg   [0:0] tmp_1177_reg_1363;
wire   [1:0] tmp5_fu_567_p2;
reg   [1:0] tmp5_reg_1368;
reg   [0:0] tmp_1178_reg_1373;
reg   [0:0] tmp_1179_reg_1378;
reg   [0:0] tmp_1180_reg_1383;
reg   [0:0] tmp_1181_reg_1388;
reg   [0:0] tmp_1185_reg_1393;
reg   [0:0] tmp_1185_reg_1393_pp0_iter3_reg;
wire   [1:0] tmp12_fu_655_p2;
reg   [1:0] tmp12_reg_1398;
reg   [0:0] tmp_1186_reg_1403;
reg   [0:0] tmp_1187_reg_1408;
reg   [0:0] tmp_1201_reg_1413;
reg   [0:0] tmp_1201_reg_1413_pp0_iter3_reg;
reg   [0:0] tmp_1201_reg_1413_pp0_iter4_reg;
wire   [2:0] tmp18_fu_861_p2;
reg   [2:0] tmp18_reg_1418;
reg   [2:0] tmp18_reg_1418_pp0_iter3_reg;
wire   [2:0] tmp22_fu_887_p2;
reg   [2:0] tmp22_reg_1423;
wire   [1:0] tmp26_fu_893_p2;
reg   [1:0] tmp26_reg_1428;
wire   [1:0] tmp27_fu_905_p2;
reg   [1:0] tmp27_reg_1433;
wire   [3:0] tmp8_fu_951_p2;
reg   [3:0] tmp8_reg_1438;
wire   [1:0] tmp9_fu_957_p2;
reg   [1:0] tmp9_reg_1443;
wire   [2:0] tmp10_fu_976_p2;
reg   [2:0] tmp10_reg_1448;
wire   [3:0] tmp21_fu_1001_p2;
reg   [3:0] tmp21_reg_1453;
reg   [3:0] tmp21_reg_1453_pp0_iter4_reg;
wire   [3:0] tmp_397_i_fu_1018_p2;
reg   [3:0] tmp_397_i_reg_1458;
wire   [1:0] tmp17_fu_1030_p2;
reg   [1:0] tmp17_reg_1463;
wire   [4:0] tmp15_fu_1051_p2;
reg   [4:0] tmp15_reg_1468;
wire   [4:0] tmp_429_i_fu_1068_p2;
reg   [4:0] tmp_429_i_reg_1473;
wire   [5:0] pct_V_i_fu_1080_p2;
reg   [5:0] pct_V_i_reg_1478;
wire  signed [15:0] tmp_38_fu_1106_p2;
reg  signed [15:0] tmp_38_reg_1483;
wire  signed [23:0] grp_fu_1216_p2;
reg  signed [23:0] tmp_41_reg_1514;
reg  signed [23:0] alphaMem_V_load_reg_1519;
wire  signed [23:0] grp_fu_1222_p3;
reg  signed [23:0] tmp_241_1_reg_1524;
reg    ap_enable_reg_pp0_iter7;
reg   [23:0] thresMem_V_load_reg_1544;
wire   [47:0] grp_fu_1150_p2;
reg   [47:0] tmp_45_reg_1549;
reg   [23:0] tmp_49_reg_1554;
wire   [0:0] tmp_V_10_fu_1186_p2;
reg   [0:0] tmp_V_10_reg_1561;
wire   [23:0] tmp_50_fu_1195_p2;
reg   [23:0] tmp_50_reg_1567;
wire   [23:0] addconv_fu_1200_p2;
reg   [23:0] addconv_reg_1572;
wire   [0:0] tmp_V_11_fu_1210_p2;
reg   [0:0] tmp_V_11_reg_1577;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg   [7:0] inputBuf_V_address0;
reg    inputBuf_V_ce0;
reg    inputBuf_V_we0;
reg   [1:0] in_idx_reg_243;
reg    ap_block_state1;
reg   [31:0] ap_phi_mux_nf_phi_fu_258_p4;
reg   [14:0] ap_phi_mux_i4_phi_fu_270_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_nf_1_reg_277;
reg   [31:0] ap_phi_reg_pp0_iter1_nf_1_reg_277;
wire   [31:0] ap_phi_reg_pp0_iter0_p_s_reg_287;
reg   [31:0] ap_phi_reg_pp0_iter1_p_s_reg_287;
reg   [31:0] ap_phi_reg_pp0_iter2_p_s_reg_287;
wire   [63:0] tmp_35_fu_424_p1;
wire   [63:0] tmp_37_fu_428_p1;
wire   [63:0] tmp_34_fu_450_p1;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg   [15:0] accPopCount_V_fu_148;
wire   [15:0] accPopCount_V_0_0_1_fu_334_p3;
reg   [15:0] accPopCount_V_1_fu_152;
wire   [15:0] accPopCount_V_1_0_1_fu_326_p3;
reg   [31:0] sf_fu_160;
reg   [15:0] accPopCount_V_0_0_2_fu_164;
reg  signed [15:0] accPopCount_V_1_0_2_fu_168;
wire   [0:0] tmp_1167_fu_322_p1;
wire   [31:0] tmp_1169_fu_392_p2;
wire   [31:0] tmp1_fu_398_p2;
wire   [31:0] tmp_1168_fu_386_p2;
wire   [0:0] tmp_51_fu_436_p2;
wire   [31:0] tmp2_fu_454_p2;
wire   [31:0] masked_V_fu_460_p2;
wire   [0:0] tmp_1170_fu_465_p1;
wire   [0:0] tmp_1171_fu_469_p3;
wire   [0:0] tmp_1172_fu_485_p3;
wire   [1:0] tmp_i_cast_fu_477_p1;
wire   [1:0] tmp_371_i_cast_fu_493_p1;
wire   [1:0] tmp3_fu_505_p2;
wire   [1:0] tmp_370_i_cast_fu_481_p1;
wire   [0:0] tmp_1174_fu_517_p3;
wire   [0:0] tmp_1175_fu_529_p3;
wire   [0:0] tmp_1176_fu_541_p3;
wire   [1:0] tmp_378_i_cast_cast_fu_537_p1;
wire   [1:0] tmp_379_i_cast_cast_fu_549_p1;
wire   [1:0] tmp6_fu_561_p2;
wire   [1:0] tmp_375_i_cast_cast_fu_525_p1;
wire   [0:0] tmp_1182_fu_605_p3;
wire   [0:0] tmp_1183_fu_617_p3;
wire   [0:0] tmp_1184_fu_629_p3;
wire   [1:0] tmp_394_i_cast_cast_fu_625_p1;
wire   [1:0] tmp_395_i_cast_cast_fu_637_p1;
wire   [1:0] tmp13_fu_649_p2;
wire   [1:0] tmp_391_i_cast_cast_fu_613_p1;
wire   [0:0] tmp_1188_fu_677_p3;
wire   [0:0] tmp_1189_fu_689_p3;
wire   [0:0] tmp_1190_fu_701_p3;
wire   [0:0] tmp_1191_fu_713_p3;
wire   [0:0] tmp_1192_fu_725_p3;
wire   [0:0] tmp_1193_fu_737_p3;
wire   [0:0] tmp_1194_fu_749_p3;
wire   [0:0] tmp_1195_fu_761_p3;
wire   [0:0] tmp_1196_fu_773_p3;
wire   [0:0] tmp_1197_fu_785_p3;
wire   [0:0] tmp_1198_fu_797_p3;
wire   [0:0] tmp_1199_fu_809_p3;
wire   [0:0] tmp_1200_fu_821_p3;
wire   [1:0] tmp_403_i_cast_cast_fu_685_p1;
wire   [1:0] tmp_406_i_cast_cast_fu_697_p1;
wire   [1:0] tmp19_fu_841_p2;
wire   [1:0] tmp_407_i_cast_cast_fu_709_p1;
wire   [1:0] tmp_410_i_cast_cast_fu_721_p1;
wire   [1:0] tmp20_fu_851_p2;
wire   [2:0] tmp20_cast_fu_857_p1;
wire   [2:0] tmp19_cast_fu_847_p1;
wire   [1:0] tmp_411_i_cast_cast_fu_733_p1;
wire   [1:0] tmp_414_i_cast_cast_fu_745_p1;
wire   [1:0] tmp23_fu_867_p2;
wire   [1:0] tmp_415_i_cast_cast_fu_757_p1;
wire   [1:0] tmp_418_i_cast_cast_fu_769_p1;
wire   [1:0] tmp24_fu_877_p2;
wire   [2:0] tmp24_cast_fu_883_p1;
wire   [2:0] tmp23_cast_fu_873_p1;
wire   [1:0] tmp_419_i_cast_cast_fu_781_p1;
wire   [1:0] tmp_422_i_cast_cast_fu_793_p1;
wire   [1:0] tmp_426_i_cast_cast_fu_817_p1;
wire   [1:0] tmp_427_i_cast_cast_fu_829_p1;
wire   [1:0] tmp28_fu_899_p2;
wire   [1:0] tmp_423_i_cast_cast_fu_805_p1;
wire   [2:0] tmp_373_i_cast_fu_911_p1;
wire   [2:0] tmp_374_i_cast_fu_914_p1;
wire   [2:0] tmp5_cast_fu_923_p1;
wire   [2:0] tmp4_fu_917_p2;
wire   [2:0] tmp_381_i_fu_926_p2;
wire   [3:0] tmp_381_i_cast_fu_932_p1;
wire   [3:0] tmp_382_i_cast_fu_936_p1;
wire   [1:0] tmp_383_i_cast_cast_fu_939_p1;
wire   [1:0] tmp_386_i_cast_cast_fu_942_p1;
wire   [1:0] tmp_387_i_cast_cast_fu_945_p1;
wire   [1:0] tmp_390_i_cast_cast_fu_948_p1;
wire   [1:0] tmp11_fu_963_p2;
wire   [2:0] tmp12_cast_fu_973_p1;
wire   [2:0] tmp11_cast_fu_969_p1;
wire   [2:0] tmp27_cast_fu_988_p1;
wire   [2:0] tmp26_cast_fu_985_p1;
wire   [2:0] tmp25_fu_991_p2;
wire   [3:0] tmp25_cast_fu_997_p1;
wire   [3:0] tmp22_cast_fu_982_p1;
wire   [3:0] tmp9_cast_fu_1007_p1;
wire   [3:0] tmp10_cast_fu_1015_p1;
wire   [3:0] tmp7_fu_1010_p2;
wire   [1:0] tmp_399_i_cast_cast_fu_1024_p1;
wire   [1:0] tmp_402_i_cast_cast_fu_1027_p1;
wire   [4:0] tmp_397_i_cast_fu_1036_p1;
wire   [4:0] tmp_398_i_cast_fu_1039_p1;
wire   [4:0] tmp17_cast_fu_1048_p1;
wire   [4:0] tmp16_fu_1042_p2;
wire   [4:0] tmp18_cast_fu_1057_p1;
wire   [4:0] tmp21_cast_fu_1065_p1;
wire   [4:0] tmp14_fu_1060_p2;
wire   [5:0] tmp_429_i_cast_fu_1074_p1;
wire   [5:0] tmp_430_i_cast_fu_1077_p1;
wire   [6:0] tmp_i_fu_1089_p3;
wire   [6:0] agg_result_V_i_fu_1096_p2;
wire  signed [15:0] agg_result_V_i_cast_fu_1102_p1;
wire   [31:0] tmp_47_fu_1159_p3;
wire   [48:0] tmp_86_cast3_fu_1166_p1;
wire   [48:0] tmp_46_fu_1156_p1;
wire   [48:0] tmp_48_fu_1170_p2;
wire   [23:0] accResidual_0_V_fu_1205_p3;
reg    grp_fu_1150_ce;
reg    grp_fu_1216_ce;
reg    grp_fu_1222_ce;
wire    ap_CS_fsm_state27;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_222;
reg    ap_condition_1245;
reg    ap_condition_1249;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
end

StreamingMatrixVecto_5_inputBuf_V #(
    .DataWidth( 32 ),
    .AddressRange( 144 ),
    .AddressWidth( 8 ))
inputBuf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_V_address0),
    .ce0(inputBuf_V_ce0),
    .we0(inputBuf_V_we0),
    .d0(tmp_V_reg_1321),
    .q0(inputBuf_V_q0)
);

BlackBoxJam_mul_24s_24s_48_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
BlackBoxJam_mul_24s_24s_48_4_1_U578(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(alphaMem_V_load_reg_1519),
    .din1(tmp_241_1_reg_1524),
    .ce(grp_fu_1150_ce),
    .dout(grp_fu_1150_p2)
);

BlackBoxJam_mul_mul_16s_24s_24_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
BlackBoxJam_mul_mul_16s_24s_24_3_1_U579(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_38_reg_1483),
    .din1(means_in5_V_0),
    .ce(grp_fu_1216_ce),
    .dout(grp_fu_1216_p2)
);

BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U580(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(accPopCount_V_1_0_2_fu_168),
    .din1(means_in5_V_1),
    .din2(tmp_41_reg_1514),
    .ce(grp_fu_1222_ce),
    .dout(grp_fu_1222_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((tmp_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if (((tmp_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter5_reg == 1'd0) & (exitcond_reg_1272_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accPopCount_V_0_0_2_fu_164 <= tmp_38_reg_1483;
    end else if (((tmp_39_reg_1307_pp0_iter4_reg == 1'd1) & (exitcond_reg_1272_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accPopCount_V_0_0_2_fu_164 <= 16'd0;
    end else if (((tmp_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        accPopCount_V_0_0_2_fu_164 <= accPopCount_V_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter5_reg == 1'd1) & (exitcond_reg_1272_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        accPopCount_V_1_0_2_fu_168 <= 16'd0;
    end else if (((tmp_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        accPopCount_V_1_0_2_fu_168 <= accPopCount_V_1_fu_152;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_222)) begin
        if (((tmp_39_fu_409_p2 == 1'd0) & (exitcond_reg_1272 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_nf_1_reg_277 <= ap_phi_mux_nf_phi_fu_258_p4;
        end else if (((tmp_39_fu_409_p2 == 1'd1) & (exitcond_reg_1272 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_nf_1_reg_277 <= nf_4_fu_418_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_nf_1_reg_277 <= ap_phi_reg_pp0_iter0_nf_1_reg_277;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1292_pp0_iter1_reg == 1'd0) & (exitcond_reg_1272_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_p_s_reg_287 <= inputBuf_V_load_reg_1343;
    end else if (((tmp_s_reg_1292 == 1'd1) & (exitcond_reg_1272_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_p_s_reg_287 <= tmp_V_reg_1321;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_p_s_reg_287 <= ap_phi_reg_pp0_iter1_p_s_reg_287;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i4_reg_266 <= 15'd0;
    end else if (((exitcond_reg_1272 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i4_reg_266 <= i_reg_1276;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        in_idx_reg_243 <= in_idx_3_fu_316_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        in_idx_reg_243 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        nf_reg_254 <= 32'd0;
    end else if (((exitcond_reg_1272_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nf_reg_254 <= p_nf_1_reg_1338;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_fu_409_p2 == 1'd0) & (exitcond_reg_1272 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sf_fu_160 <= sf_3_reg_1286;
    end else if ((((tmp_39_fu_409_p2 == 1'd1) & (exitcond_reg_1272 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((tmp_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        sf_fu_160 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        accPopCount_V_1_fu_152 <= accPopCount_V_1_0_1_fu_326_p3;
        accPopCount_V_fu_148 <= accPopCount_V_0_0_1_fu_334_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter9_reg == 1'd1) & (exitcond_reg_1272_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        addconv_reg_1572 <= addconv_fu_1200_p2;
        tmp_50_reg_1567 <= tmp_50_fu_1195_p2;
        tmp_V_10_reg_1561 <= tmp_V_10_fu_1186_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter6_reg == 1'd1) & (exitcond_reg_1272_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        alphaMem_V_load_reg_1519 <= alphaMem_V_q0;
        tmp_41_reg_1514 <= grp_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_p_s_reg_287 <= ap_phi_reg_pp0_iter0_p_s_reg_287;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_reg_1272 <= exitcond_fu_362_p2;
        exitcond_reg_1272_pp0_iter10_reg <= exitcond_reg_1272_pp0_iter9_reg;
        exitcond_reg_1272_pp0_iter11_reg <= exitcond_reg_1272_pp0_iter10_reg;
        exitcond_reg_1272_pp0_iter1_reg <= exitcond_reg_1272;
        exitcond_reg_1272_pp0_iter2_reg <= exitcond_reg_1272_pp0_iter1_reg;
        exitcond_reg_1272_pp0_iter3_reg <= exitcond_reg_1272_pp0_iter2_reg;
        exitcond_reg_1272_pp0_iter4_reg <= exitcond_reg_1272_pp0_iter3_reg;
        exitcond_reg_1272_pp0_iter5_reg <= exitcond_reg_1272_pp0_iter4_reg;
        exitcond_reg_1272_pp0_iter6_reg <= exitcond_reg_1272_pp0_iter5_reg;
        exitcond_reg_1272_pp0_iter7_reg <= exitcond_reg_1272_pp0_iter6_reg;
        exitcond_reg_1272_pp0_iter8_reg <= exitcond_reg_1272_pp0_iter7_reg;
        exitcond_reg_1272_pp0_iter9_reg <= exitcond_reg_1272_pp0_iter8_reg;
        pct_V_i_reg_1478 <= pct_V_i_fu_1080_p2;
        tmp10_reg_1448 <= tmp10_fu_976_p2;
        tmp15_reg_1468 <= tmp15_fu_1051_p2;
        tmp21_reg_1453 <= tmp21_fu_1001_p2;
        tmp21_reg_1453_pp0_iter4_reg <= tmp21_reg_1453;
        tmp8_reg_1438 <= tmp8_fu_951_p2;
        tmp9_reg_1443 <= tmp9_fu_957_p2;
        tmp_42_reg_1332_pp0_iter2_reg[31 : 0] <= tmp_42_reg_1332[31 : 0];
        tmp_42_reg_1332_pp0_iter3_reg[31 : 0] <= tmp_42_reg_1332_pp0_iter2_reg[31 : 0];
        tmp_42_reg_1332_pp0_iter4_reg[31 : 0] <= tmp_42_reg_1332_pp0_iter3_reg[31 : 0];
        tmp_42_reg_1332_pp0_iter5_reg[31 : 0] <= tmp_42_reg_1332_pp0_iter4_reg[31 : 0];
        tmp_42_reg_1332_pp0_iter6_reg[31 : 0] <= tmp_42_reg_1332_pp0_iter5_reg[31 : 0];
        tmp_42_reg_1332_pp0_iter7_reg[31 : 0] <= tmp_42_reg_1332_pp0_iter6_reg[31 : 0];
        tmp_42_reg_1332_pp0_iter8_reg[31 : 0] <= tmp_42_reg_1332_pp0_iter7_reg[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_1276 <= i_fu_368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1292 == 1'd0) & (exitcond_reg_1272_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_V_load_reg_1343 <= inputBuf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1272 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_nf_1_reg_1338 <= p_nf_1_fu_442_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_362_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_3_reg_1286 <= sf_3_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1272 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        sf_load_3_reg_1296 <= sf_fu_160;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_362_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_load_reg_1281 <= sf_fu_160;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter8_reg == 1'd1) & (exitcond_reg_1272_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        thresMem_V_load_reg_1544 <= thresMem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp12_reg_1398 <= tmp12_fu_655_p2;
        tmp17_reg_1463 <= tmp17_fu_1030_p2;
        tmp18_reg_1418 <= tmp18_fu_861_p2;
        tmp18_reg_1418_pp0_iter3_reg <= tmp18_reg_1418;
        tmp22_reg_1423 <= tmp22_fu_887_p2;
        tmp26_reg_1428 <= tmp26_fu_893_p2;
        tmp27_reg_1433 <= tmp27_fu_905_p2;
        tmp5_reg_1368 <= tmp5_fu_567_p2;
        tmp_1173_reg_1353 <= masked_V_fu_460_p2[32'd3];
        tmp_1177_reg_1363 <= masked_V_fu_460_p2[32'd7];
        tmp_1178_reg_1373 <= masked_V_fu_460_p2[32'd8];
        tmp_1179_reg_1378 <= masked_V_fu_460_p2[32'd9];
        tmp_1180_reg_1383 <= masked_V_fu_460_p2[32'd10];
        tmp_1181_reg_1388 <= masked_V_fu_460_p2[32'd11];
        tmp_1185_reg_1393 <= masked_V_fu_460_p2[32'd15];
        tmp_1185_reg_1393_pp0_iter3_reg <= tmp_1185_reg_1393;
        tmp_1186_reg_1403 <= masked_V_fu_460_p2[32'd16];
        tmp_1187_reg_1408 <= masked_V_fu_460_p2[32'd17];
        tmp_1201_reg_1413 <= masked_V_fu_460_p2[32'd31];
        tmp_1201_reg_1413_pp0_iter3_reg <= tmp_1201_reg_1413;
        tmp_1201_reg_1413_pp0_iter4_reg <= tmp_1201_reg_1413_pp0_iter3_reg;
        tmp_373_i_reg_1358 <= tmp_373_i_fu_511_p2;
        tmp_38_reg_1483 <= tmp_38_fu_1106_p2;
        tmp_397_i_reg_1458 <= tmp_397_i_fu_1018_p2;
        tmp_39_reg_1307_pp0_iter10_reg <= tmp_39_reg_1307_pp0_iter9_reg;
        tmp_39_reg_1307_pp0_iter1_reg <= tmp_39_reg_1307;
        tmp_39_reg_1307_pp0_iter2_reg <= tmp_39_reg_1307_pp0_iter1_reg;
        tmp_39_reg_1307_pp0_iter3_reg <= tmp_39_reg_1307_pp0_iter2_reg;
        tmp_39_reg_1307_pp0_iter4_reg <= tmp_39_reg_1307_pp0_iter3_reg;
        tmp_39_reg_1307_pp0_iter5_reg <= tmp_39_reg_1307_pp0_iter4_reg;
        tmp_39_reg_1307_pp0_iter6_reg <= tmp_39_reg_1307_pp0_iter5_reg;
        tmp_39_reg_1307_pp0_iter7_reg <= tmp_39_reg_1307_pp0_iter6_reg;
        tmp_39_reg_1307_pp0_iter8_reg <= tmp_39_reg_1307_pp0_iter7_reg;
        tmp_39_reg_1307_pp0_iter9_reg <= tmp_39_reg_1307_pp0_iter8_reg;
        tmp_429_i_reg_1473 <= tmp_429_i_fu_1068_p2;
        tmp_s_reg_1292_pp0_iter1_reg <= tmp_s_reg_1292;
        weightMem_V_load_reg_1348 <= weightMem_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter6_reg == 1'd1) & (exitcond_reg_1272_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_241_1_reg_1524 <= grp_fu_1222_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1272 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_36_reg_1302 <= tmp_36_fu_403_p2;
        tmp_39_reg_1307 <= tmp_39_fu_409_p2;
        tmp_s_reg_1292 <= tmp_s_fu_380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307 == 1'd1) & (exitcond_reg_1272 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_42_reg_1332[31 : 0] <= tmp_42_fu_432_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter8_reg == 1'd1) & (exitcond_reg_1272_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_45_reg_1549 <= grp_fu_1150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter9_reg == 1'd1) & (exitcond_reg_1272_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_49_reg_1554 <= {{tmp_48_fu_1170_p2[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_39_reg_1307_pp0_iter10_reg == 1'd1) & (exitcond_reg_1272_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_11_reg_1577 <= tmp_V_11_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op84_read_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_reg_1321 <= in_V_V_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        alphaMem_V_ce0 = 1'b1;
    end else begin
        alphaMem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_362_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_1272 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i4_phi_fu_270_p4 = i_reg_1276;
    end else begin
        ap_phi_mux_i4_phi_fu_270_p4 = i4_reg_266;
    end
end

always @ (*) begin
    if (((exitcond_reg_1272_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        ap_phi_mux_nf_phi_fu_258_p4 = p_nf_1_reg_1338;
    end else begin
        ap_phi_mux_nf_phi_fu_258_p4 = nf_reg_254;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1150_ce = 1'b1;
    end else begin
        grp_fu_1150_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1216_ce = 1'b1;
    end else begin
        grp_fu_1216_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1222_ce = 1'b1;
    end else begin
        grp_fu_1222_ce = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_1292 == 1'd1) & (exitcond_reg_1272 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op84_read_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            inputBuf_V_address0 = tmp_34_fu_450_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            inputBuf_V_address0 = tmp_35_fu_424_p1;
        end else begin
            inputBuf_V_address0 = 'bx;
        end
    end else begin
        inputBuf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_V_ce0 = 1'b1;
    end else begin
        inputBuf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_1292 == 1'd1) & (exitcond_reg_1272_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        inputBuf_V_we0 = 1'b1;
    end else begin
        inputBuf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_39_reg_1307_pp0_iter10_reg == 1'd1) & (exitcond_reg_1272_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((tmp_39_reg_1307_pp0_iter10_reg == 1'd1) & (exitcond_reg_1272_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if ((1'b1 == ap_condition_1249)) begin
            out_V_V_din = tmp_V_11_reg_1577;
        end else if ((1'b1 == ap_condition_1245)) begin
            out_V_V_din = tmp_V_10_reg_1561;
        end else begin
            out_V_V_din = 'bx;
        end
    end else begin
        out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op263_write_state26 == 1'b1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op261_write_state25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        thresMem_V_ce0 = 1'b1;
    end else begin
        thresMem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weightMem_V_ce0 = 1'b1;
    end else begin
        weightMem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_fu_362_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((exitcond_fu_362_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accPopCount_V_0_0_1_fu_334_p3 = ((tmp_1167_fu_322_p1[0:0] === 1'b1) ? accPopCount_V_fu_148 : 16'd0);

assign accPopCount_V_1_0_1_fu_326_p3 = ((tmp_1167_fu_322_p1[0:0] === 1'b1) ? 16'd0 : accPopCount_V_1_fu_152);

assign accResidual_0_V_fu_1205_p3 = ((tmp_V_10_reg_1561[0:0] === 1'b1) ? tmp_50_reg_1567 : addconv_reg_1572);

assign addconv_fu_1200_p2 = (tmp_49_reg_1554 + means_out5_V_0);

assign agg_result_V_i_cast_fu_1102_p1 = $signed(agg_result_V_i_fu_1096_p2);

assign agg_result_V_i_fu_1096_p2 = ($signed(7'd96) + $signed(tmp_i_fu_1089_p3));

assign alphaMem_V_address0 = tmp_42_reg_1332_pp0_iter6_reg;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op261_write_state25 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op84_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op261_write_state25 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op84_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op261_write_state25 == 1'b1)) | ((in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op84_read_state5 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op263_write_state26 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op263_write_state26 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op263_write_state26 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp0_stage0_iter11 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op261_write_state25 == 1'b1));
end

always @ (*) begin
    ap_block_state26_pp0_stage1_iter11 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op263_write_state26 == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((in_V_V_empty_n == 1'b0) & (ap_predicate_op84_read_state5 == 1'b1));
end

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1245 = ((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op261_write_state25 == 1'b1));
end

always @ (*) begin
    ap_condition_1249 = ((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op263_write_state26 == 1'b1));
end

always @ (*) begin
    ap_condition_222 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_nf_1_reg_277 = 'bx;

assign ap_phi_reg_pp0_iter0_p_s_reg_287 = 'bx;

always @ (*) begin
    ap_predicate_op261_write_state25 = ((tmp_39_reg_1307_pp0_iter10_reg == 1'd1) & (exitcond_reg_1272_pp0_iter10_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op263_write_state26 = ((tmp_39_reg_1307_pp0_iter10_reg == 1'd1) & (exitcond_reg_1272_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op84_read_state5 = ((tmp_s_reg_1292 == 1'd1) & (exitcond_reg_1272 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign exitcond_fu_362_p2 = ((ap_phi_mux_i4_phi_fu_270_p4 == 15'd18432) ? 1'b1 : 1'b0);

assign i_fu_368_p2 = (ap_phi_mux_i4_phi_fu_270_p4 + 15'd1);

assign in_idx_3_fu_316_p2 = (in_idx_reg_243 + 2'd1);

assign masked_V_fu_460_p2 = (weightMem_V_load_reg_1348 ^ tmp2_fu_454_p2);

assign nf_4_fu_418_p2 = (ap_phi_mux_nf_phi_fu_258_p4 + 32'd1);

assign p_nf_1_fu_442_p3 = ((tmp_51_fu_436_p2[0:0] === 1'b1) ? 32'd0 : ap_phi_reg_pp0_iter1_nf_1_reg_277);

assign pct_V_i_fu_1080_p2 = (tmp_429_i_cast_fu_1074_p1 + tmp_430_i_cast_fu_1077_p1);

assign sf_3_fu_374_p2 = (32'd1 + sf_fu_160);

assign start_out = real_start;

assign thresMem_V_address0 = tmp_42_reg_1332_pp0_iter8_reg;

assign tmp10_cast_fu_1015_p1 = tmp10_reg_1448;

assign tmp10_fu_976_p2 = (tmp12_cast_fu_973_p1 + tmp11_cast_fu_969_p1);

assign tmp11_cast_fu_969_p1 = tmp11_fu_963_p2;

assign tmp11_fu_963_p2 = (tmp_387_i_cast_cast_fu_945_p1 + tmp_390_i_cast_cast_fu_948_p1);

assign tmp12_cast_fu_973_p1 = tmp12_reg_1398;

assign tmp12_fu_655_p2 = (tmp13_fu_649_p2 + tmp_391_i_cast_cast_fu_613_p1);

assign tmp13_fu_649_p2 = (tmp_394_i_cast_cast_fu_625_p1 + tmp_395_i_cast_cast_fu_637_p1);

assign tmp14_fu_1060_p2 = (tmp18_cast_fu_1057_p1 + tmp15_reg_1468);

assign tmp15_fu_1051_p2 = (tmp17_cast_fu_1048_p1 + tmp16_fu_1042_p2);

assign tmp16_fu_1042_p2 = (tmp_397_i_cast_fu_1036_p1 + tmp_398_i_cast_fu_1039_p1);

assign tmp17_cast_fu_1048_p1 = tmp17_reg_1463;

assign tmp17_fu_1030_p2 = (tmp_399_i_cast_cast_fu_1024_p1 + tmp_402_i_cast_cast_fu_1027_p1);

assign tmp18_cast_fu_1057_p1 = tmp18_reg_1418_pp0_iter3_reg;

assign tmp18_fu_861_p2 = (tmp20_cast_fu_857_p1 + tmp19_cast_fu_847_p1);

assign tmp19_cast_fu_847_p1 = tmp19_fu_841_p2;

assign tmp19_fu_841_p2 = (tmp_403_i_cast_cast_fu_685_p1 + tmp_406_i_cast_cast_fu_697_p1);

assign tmp1_fu_398_p2 = (tmp_1169_fu_392_p2 + sf_load_reg_1281);

assign tmp20_cast_fu_857_p1 = tmp20_fu_851_p2;

assign tmp20_fu_851_p2 = (tmp_407_i_cast_cast_fu_709_p1 + tmp_410_i_cast_cast_fu_721_p1);

assign tmp21_cast_fu_1065_p1 = tmp21_reg_1453_pp0_iter4_reg;

assign tmp21_fu_1001_p2 = (tmp25_cast_fu_997_p1 + tmp22_cast_fu_982_p1);

assign tmp22_cast_fu_982_p1 = tmp22_reg_1423;

assign tmp22_fu_887_p2 = (tmp24_cast_fu_883_p1 + tmp23_cast_fu_873_p1);

assign tmp23_cast_fu_873_p1 = tmp23_fu_867_p2;

assign tmp23_fu_867_p2 = (tmp_411_i_cast_cast_fu_733_p1 + tmp_414_i_cast_cast_fu_745_p1);

assign tmp24_cast_fu_883_p1 = tmp24_fu_877_p2;

assign tmp24_fu_877_p2 = (tmp_415_i_cast_cast_fu_757_p1 + tmp_418_i_cast_cast_fu_769_p1);

assign tmp25_cast_fu_997_p1 = tmp25_fu_991_p2;

assign tmp25_fu_991_p2 = (tmp27_cast_fu_988_p1 + tmp26_cast_fu_985_p1);

assign tmp26_cast_fu_985_p1 = tmp26_reg_1428;

assign tmp26_fu_893_p2 = (tmp_419_i_cast_cast_fu_781_p1 + tmp_422_i_cast_cast_fu_793_p1);

assign tmp27_cast_fu_988_p1 = tmp27_reg_1433;

assign tmp27_fu_905_p2 = (tmp28_fu_899_p2 + tmp_423_i_cast_cast_fu_805_p1);

assign tmp28_fu_899_p2 = (tmp_426_i_cast_cast_fu_817_p1 + tmp_427_i_cast_cast_fu_829_p1);

assign tmp2_fu_454_p2 = (ap_phi_reg_pp0_iter2_p_s_reg_287 ^ 32'd4294967295);

assign tmp3_fu_505_p2 = (tmp_i_cast_fu_477_p1 + tmp_371_i_cast_fu_493_p1);

assign tmp4_fu_917_p2 = (tmp_373_i_cast_fu_911_p1 + tmp_374_i_cast_fu_914_p1);

assign tmp5_cast_fu_923_p1 = tmp5_reg_1368;

assign tmp5_fu_567_p2 = (tmp6_fu_561_p2 + tmp_375_i_cast_cast_fu_525_p1);

assign tmp6_fu_561_p2 = (tmp_378_i_cast_cast_fu_537_p1 + tmp_379_i_cast_cast_fu_549_p1);

assign tmp7_fu_1010_p2 = (tmp9_cast_fu_1007_p1 + tmp8_reg_1438);

assign tmp8_fu_951_p2 = (tmp_381_i_cast_fu_932_p1 + tmp_382_i_cast_fu_936_p1);

assign tmp9_cast_fu_1007_p1 = tmp9_reg_1443;

assign tmp9_fu_957_p2 = (tmp_383_i_cast_cast_fu_939_p1 + tmp_386_i_cast_cast_fu_942_p1);

assign tmp_1167_fu_322_p1 = in_idx_reg_243[0:0];

assign tmp_1168_fu_386_p2 = ap_phi_mux_nf_phi_fu_258_p4 << 32'd6;

assign tmp_1169_fu_392_p2 = ap_phi_mux_nf_phi_fu_258_p4 << 32'd3;

assign tmp_1170_fu_465_p1 = masked_V_fu_460_p2[0:0];

assign tmp_1171_fu_469_p3 = masked_V_fu_460_p2[32'd1];

assign tmp_1172_fu_485_p3 = masked_V_fu_460_p2[32'd2];

assign tmp_1174_fu_517_p3 = masked_V_fu_460_p2[32'd4];

assign tmp_1175_fu_529_p3 = masked_V_fu_460_p2[32'd5];

assign tmp_1176_fu_541_p3 = masked_V_fu_460_p2[32'd6];

assign tmp_1182_fu_605_p3 = masked_V_fu_460_p2[32'd12];

assign tmp_1183_fu_617_p3 = masked_V_fu_460_p2[32'd13];

assign tmp_1184_fu_629_p3 = masked_V_fu_460_p2[32'd14];

assign tmp_1188_fu_677_p3 = masked_V_fu_460_p2[32'd18];

assign tmp_1189_fu_689_p3 = masked_V_fu_460_p2[32'd19];

assign tmp_1190_fu_701_p3 = masked_V_fu_460_p2[32'd20];

assign tmp_1191_fu_713_p3 = masked_V_fu_460_p2[32'd21];

assign tmp_1192_fu_725_p3 = masked_V_fu_460_p2[32'd22];

assign tmp_1193_fu_737_p3 = masked_V_fu_460_p2[32'd23];

assign tmp_1194_fu_749_p3 = masked_V_fu_460_p2[32'd24];

assign tmp_1195_fu_761_p3 = masked_V_fu_460_p2[32'd25];

assign tmp_1196_fu_773_p3 = masked_V_fu_460_p2[32'd26];

assign tmp_1197_fu_785_p3 = masked_V_fu_460_p2[32'd27];

assign tmp_1198_fu_797_p3 = masked_V_fu_460_p2[32'd28];

assign tmp_1199_fu_809_p3 = masked_V_fu_460_p2[32'd29];

assign tmp_1200_fu_821_p3 = masked_V_fu_460_p2[32'd30];

assign tmp_34_fu_450_p1 = sf_load_3_reg_1296;

assign tmp_35_fu_424_p1 = sf_load_3_reg_1296;

assign tmp_36_fu_403_p2 = (tmp1_fu_398_p2 + tmp_1168_fu_386_p2);

assign tmp_370_i_cast_fu_481_p1 = tmp_1171_fu_469_p3;

assign tmp_371_i_cast_fu_493_p1 = tmp_1172_fu_485_p3;

assign tmp_373_i_cast_fu_911_p1 = tmp_373_i_reg_1358;

assign tmp_373_i_fu_511_p2 = (tmp3_fu_505_p2 + tmp_370_i_cast_fu_481_p1);

assign tmp_374_i_cast_fu_914_p1 = tmp_1173_reg_1353;

assign tmp_375_i_cast_cast_fu_525_p1 = tmp_1174_fu_517_p3;

assign tmp_378_i_cast_cast_fu_537_p1 = tmp_1175_fu_529_p3;

assign tmp_379_i_cast_cast_fu_549_p1 = tmp_1176_fu_541_p3;

assign tmp_37_fu_428_p1 = tmp_36_reg_1302;

assign tmp_381_i_cast_fu_932_p1 = tmp_381_i_fu_926_p2;

assign tmp_381_i_fu_926_p2 = (tmp5_cast_fu_923_p1 + tmp4_fu_917_p2);

assign tmp_382_i_cast_fu_936_p1 = tmp_1177_reg_1363;

assign tmp_383_i_cast_cast_fu_939_p1 = tmp_1178_reg_1373;

assign tmp_386_i_cast_cast_fu_942_p1 = tmp_1179_reg_1378;

assign tmp_387_i_cast_cast_fu_945_p1 = tmp_1180_reg_1383;

assign tmp_38_fu_1106_p2 = ($signed(accPopCount_V_0_0_2_fu_164) + $signed(agg_result_V_i_cast_fu_1102_p1));

assign tmp_390_i_cast_cast_fu_948_p1 = tmp_1181_reg_1388;

assign tmp_391_i_cast_cast_fu_613_p1 = tmp_1182_fu_605_p3;

assign tmp_394_i_cast_cast_fu_625_p1 = tmp_1183_fu_617_p3;

assign tmp_395_i_cast_cast_fu_637_p1 = tmp_1184_fu_629_p3;

assign tmp_397_i_cast_fu_1036_p1 = tmp_397_i_reg_1458;

assign tmp_397_i_fu_1018_p2 = (tmp10_cast_fu_1015_p1 + tmp7_fu_1010_p2);

assign tmp_398_i_cast_fu_1039_p1 = tmp_1185_reg_1393_pp0_iter3_reg;

assign tmp_399_i_cast_cast_fu_1024_p1 = tmp_1186_reg_1403;

assign tmp_39_fu_409_p2 = ((sf_3_reg_1286 == 32'd72) ? 1'b1 : 1'b0);

assign tmp_402_i_cast_cast_fu_1027_p1 = tmp_1187_reg_1408;

assign tmp_403_i_cast_cast_fu_685_p1 = tmp_1188_fu_677_p3;

assign tmp_406_i_cast_cast_fu_697_p1 = tmp_1189_fu_689_p3;

assign tmp_407_i_cast_cast_fu_709_p1 = tmp_1190_fu_701_p3;

assign tmp_410_i_cast_cast_fu_721_p1 = tmp_1191_fu_713_p3;

assign tmp_411_i_cast_cast_fu_733_p1 = tmp_1192_fu_725_p3;

assign tmp_414_i_cast_cast_fu_745_p1 = tmp_1193_fu_737_p3;

assign tmp_415_i_cast_cast_fu_757_p1 = tmp_1194_fu_749_p3;

assign tmp_418_i_cast_cast_fu_769_p1 = tmp_1195_fu_761_p3;

assign tmp_419_i_cast_cast_fu_781_p1 = tmp_1196_fu_773_p3;

assign tmp_422_i_cast_cast_fu_793_p1 = tmp_1197_fu_785_p3;

assign tmp_423_i_cast_cast_fu_805_p1 = tmp_1198_fu_797_p3;

assign tmp_426_i_cast_cast_fu_817_p1 = tmp_1199_fu_809_p3;

assign tmp_427_i_cast_cast_fu_829_p1 = tmp_1200_fu_821_p3;

assign tmp_429_i_cast_fu_1074_p1 = tmp_429_i_reg_1473;

assign tmp_429_i_fu_1068_p2 = (tmp21_cast_fu_1065_p1 + tmp14_fu_1060_p2);

assign tmp_42_fu_432_p1 = nf_reg_254;

assign tmp_430_i_cast_fu_1077_p1 = tmp_1201_reg_1413_pp0_iter4_reg;

assign tmp_46_fu_1156_p1 = tmp_45_reg_1549;

assign tmp_47_fu_1159_p3 = {{thresMem_V_load_reg_1544}, {8'd0}};

assign tmp_48_fu_1170_p2 = (tmp_86_cast3_fu_1166_p1 + tmp_46_fu_1156_p1);

assign tmp_50_fu_1195_p2 = (tmp_49_reg_1554 - means_out5_V_0);

assign tmp_51_fu_436_p2 = ((ap_phi_reg_pp0_iter1_nf_1_reg_277 == 32'd256) ? 1'b1 : 1'b0);

assign tmp_86_cast3_fu_1166_p1 = tmp_47_fu_1159_p3;

assign tmp_V_10_fu_1186_p2 = (($signed(tmp_49_reg_1554) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign tmp_V_11_fu_1210_p2 = (($signed(accResidual_0_V_fu_1205_p3) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign tmp_fu_310_p2 = ((in_idx_reg_243 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_i_cast_fu_477_p1 = tmp_1170_fu_465_p1;

assign tmp_i_fu_1089_p3 = {{pct_V_i_reg_1478}, {1'd0}};

assign tmp_s_fu_380_p2 = ((ap_phi_mux_nf_phi_fu_258_p4 == 32'd0) ? 1'b1 : 1'b0);

assign weightMem_V_address0 = tmp_37_fu_428_p1;

always @ (posedge ap_clk) begin
    tmp_42_reg_1332[63:32] <= 32'b00000000000000000000000000000000;
    tmp_42_reg_1332_pp0_iter2_reg[63:32] <= 32'b00000000000000000000000000000000;
    tmp_42_reg_1332_pp0_iter3_reg[63:32] <= 32'b00000000000000000000000000000000;
    tmp_42_reg_1332_pp0_iter4_reg[63:32] <= 32'b00000000000000000000000000000000;
    tmp_42_reg_1332_pp0_iter5_reg[63:32] <= 32'b00000000000000000000000000000000;
    tmp_42_reg_1332_pp0_iter6_reg[63:32] <= 32'b00000000000000000000000000000000;
    tmp_42_reg_1332_pp0_iter7_reg[63:32] <= 32'b00000000000000000000000000000000;
    tmp_42_reg_1332_pp0_iter8_reg[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //StreamingMatrixVecto_5
