--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed May 17 15:30:03 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \u3/line_7__N_375]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets \u1/clk_1mhz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_in_c]
            541 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.298ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_delay_i0_i0  (from clk_in_c +)
   Destination:    FD1P3AX    SP             \u1/state_i0_i0  (to clk_in_c +)

   Delay:                  11.417ns  (43.7% logic, 56.3% route), 16 logic levels.

 Constraint Details:

     11.417ns data_path \u1/cnt_delay_i0_i0 to \u1/state_i0_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.298ns

 Path Details: \u1/cnt_delay_i0_i0 to \u1/state_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_delay_i0_i0 (from clk_in_c)
Route         2   e 1.198                                  \u1/cnt_delay[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \u1/sub_748_add_2_1
Route         1   e 0.020                                  \u1/n13101
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_3
Route         1   e 0.020                                  \u1/n13102
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_5
Route         1   e 0.020                                  \u1/n13103
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_7
Route         1   e 0.020                                  \u1/n13104
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_9
Route         1   e 0.020                                  \u1/n13105
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_11
Route         1   e 0.020                                  \u1/n13106
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_13
Route         1   e 0.020                                  \u1/n13107
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_15
Route         1   e 0.020                                  \u1/n13108
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_17
Route         1   e 0.020                                  \u1/n13109
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_19
Route         1   e 0.020                                  \u1/n13110
FCI_TO_F    ---     0.598            CIN to S[2]           \u1/sub_748_add_2_21
Route        23   e 2.182                                  \u1/n261
LUT4        ---     0.493              B to Z              \u1/i53_4_lut
Route         1   e 0.941                                  \u1/n49
LUT4        ---     0.493              B to Z              \u1/i1_3_lut
Route         1   e 0.020                                  \u1/n26
MUXL5       ---     0.233           ALUT to Z              \u1/i51
Route         1   e 0.941                                  \u1/n47
LUT4        ---     0.493              C to Z              \u1/i13004_4_lut
Route         1   e 0.941                                  \u1/clk_in_c_enable_85
                  --------
                   11.417  (43.7% logic, 56.3% route), 16 logic levels.


Passed:  The following path meets requirements by 988.475ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_delay_i0_i1  (from clk_in_c +)
   Destination:    FD1P3AX    SP             \u1/state_i0_i0  (to clk_in_c +)

   Delay:                  11.240ns  (43.0% logic, 57.0% route), 15 logic levels.

 Constraint Details:

     11.240ns data_path \u1/cnt_delay_i0_i1 to \u1/state_i0_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.475ns

 Path Details: \u1/cnt_delay_i0_i1 to \u1/state_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_delay_i0_i1 (from clk_in_c)
Route         2   e 1.198                                  \u1/cnt_delay[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \u1/sub_748_add_2_3
Route         1   e 0.020                                  \u1/n13102
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_5
Route         1   e 0.020                                  \u1/n13103
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_7
Route         1   e 0.020                                  \u1/n13104
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_9
Route         1   e 0.020                                  \u1/n13105
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_11
Route         1   e 0.020                                  \u1/n13106
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_13
Route         1   e 0.020                                  \u1/n13107
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_15
Route         1   e 0.020                                  \u1/n13108
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_17
Route         1   e 0.020                                  \u1/n13109
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_19
Route         1   e 0.020                                  \u1/n13110
FCI_TO_F    ---     0.598            CIN to S[2]           \u1/sub_748_add_2_21
Route        23   e 2.182                                  \u1/n261
LUT4        ---     0.493              B to Z              \u1/i53_4_lut
Route         1   e 0.941                                  \u1/n49
LUT4        ---     0.493              B to Z              \u1/i1_3_lut
Route         1   e 0.020                                  \u1/n26
MUXL5       ---     0.233           ALUT to Z              \u1/i51
Route         1   e 0.941                                  \u1/n47
LUT4        ---     0.493              C to Z              \u1/i13004_4_lut
Route         1   e 0.941                                  \u1/clk_in_c_enable_85
                  --------
                   11.240  (43.0% logic, 57.0% route), 15 logic levels.


Passed:  The following path meets requirements by 988.475ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_delay_i0_i2  (from clk_in_c +)
   Destination:    FD1P3AX    SP             \u1/state_i0_i0  (to clk_in_c +)

   Delay:                  11.240ns  (43.0% logic, 57.0% route), 15 logic levels.

 Constraint Details:

     11.240ns data_path \u1/cnt_delay_i0_i2 to \u1/state_i0_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.475ns

 Path Details: \u1/cnt_delay_i0_i2 to \u1/state_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_delay_i0_i2 (from clk_in_c)
Route         2   e 1.198                                  \u1/cnt_delay[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \u1/sub_748_add_2_3
Route         1   e 0.020                                  \u1/n13102
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_5
Route         1   e 0.020                                  \u1/n13103
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_7
Route         1   e 0.020                                  \u1/n13104
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_9
Route         1   e 0.020                                  \u1/n13105
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_11
Route         1   e 0.020                                  \u1/n13106
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_13
Route         1   e 0.020                                  \u1/n13107
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_15
Route         1   e 0.020                                  \u1/n13108
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_17
Route         1   e 0.020                                  \u1/n13109
FCI_TO_FCO  ---     0.157            CIN to COUT           \u1/sub_748_add_2_19
Route         1   e 0.020                                  \u1/n13110
FCI_TO_F    ---     0.598            CIN to S[2]           \u1/sub_748_add_2_21
Route        23   e 2.182                                  \u1/n261
LUT4        ---     0.493              B to Z              \u1/i53_4_lut
Route         1   e 0.941                                  \u1/n49
LUT4        ---     0.493              B to Z              \u1/i1_3_lut
Route         1   e 0.020                                  \u1/n26
MUXL5       ---     0.233           ALUT to Z              \u1/i51
Route         1   e 0.941                                  \u1/n47
LUT4        ---     0.493              C to Z              \u1/i13004_4_lut
Route         1   e 0.941                                  \u1/clk_in_c_enable_85
                  --------
                   11.240  (43.0% logic, 57.0% route), 15 logic levels.

Report: 11.702 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u3/line_7__N_375]       |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \u1/clk_1mhz]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |  1000.000 ns|    11.702 ns|    16  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  5255 paths, 451 nets, and 1336 connections (51.6% coverage)


Peak memory: 82186240 bytes, TRCE: 872448 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
