{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733323677264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733323677265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 15:47:57 2024 " "Processing started: Wed Dec  4 15:47:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733323677265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1733323677265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dbg_top -c dbg_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off dbg_top -c dbg_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1733323677265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1733323677350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1733323677350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/m12326119/hwmod_ws2024/chapter2/project_setup/src/demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/m12326119/hwmod_ws2024/chapter2/project_setup/src/demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo-arch " "Found design unit 1: demo-arch" {  } { { "../src/demo.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/chapter2/project_setup/src/demo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323680938 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo " "Found entity 1: demo" {  } { { "../src/demo.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/chapter2/project_setup/src/demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323680938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733323680938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/m12326119/hwmod_ws2024/chapter2/project_setup/top_arch.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /homes/m12326119/hwmod_ws2024/chapter2/project_setup/top_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "../top_arch.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/chapter2/project_setup/top_arch.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323680939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733323680939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/m12326119/hwmod_ws2024/lib/util/src/util_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /homes/m12326119/hwmod_ws2024/lib/util/src/util_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 util_pkg " "Found design unit 1: util_pkg" {  } { { "../../../lib/util/src/util_pkg.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/util/src/util_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323680941 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 util_pkg-body " "Found design unit 2: util_pkg-body" {  } { { "../../../lib/util/src/util_pkg.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/util/src/util_pkg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323680941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733323680941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323680943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733323680943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/m12326119/hwmod_ws2024/lib/top/src/dbg_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /homes/m12326119/hwmod_ws2024/lib/top/src/dbg_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbg_top-dbg_top_arch " "Found design unit 1: dbg_top-dbg_top_arch" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/dbg_top.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323680944 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbg_top " "Found entity 1: dbg_top" {  } { { "../../../lib/top/src/dbg_top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/dbg_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323680944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733323680944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/homes/m12326119/hwmod_ws2024/lib/top/src/dbg_core.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /homes/m12326119/hwmod_ws2024/lib/top/src/dbg_core.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 dbg_core " "Found entity 1: dbg_core" {  } { { "../../../lib/top/src/dbg_core.qxp" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/dbg_core.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733323681048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1733323681048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dbg_top " "Elaborating entity \"dbg_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1733323681070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top_inst " "Elaborating entity \"top\" for hierarchy \"top:top_inst\"" {  } { { "../../../lib/top/src/dbg_top.vhd" "top_inst" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/dbg_top.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733323681081 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "snes_latch top.vhd(31) " "VHDL Signal Declaration warning at top.vhd(31): used explicit default value for signal \"snes_latch\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "snes_clk top.vhd(32) " "VHDL Signal Declaration warning at top.vhd(32): used explicit default value for signal \"snes_clk\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_addr top.vhd(37) " "VHDL Signal Declaration warning at top.vhd(37): used explicit default value for signal \"sram_addr\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_ub_n top.vhd(38) " "VHDL Signal Declaration warning at top.vhd(38): used explicit default value for signal \"sram_ub_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_lb_n top.vhd(39) " "VHDL Signal Declaration warning at top.vhd(39): used explicit default value for signal \"sram_lb_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_we_n top.vhd(40) " "VHDL Signal Declaration warning at top.vhd(40): used explicit default value for signal \"sram_we_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_ce_n top.vhd(41) " "VHDL Signal Declaration warning at top.vhd(41): used explicit default value for signal \"sram_ce_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sram_oe_n top.vhd(42) " "VHDL Signal Declaration warning at top.vhd(42): used explicit default value for signal \"sram_oe_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wm8731_xck top.vhd(45) " "VHDL Signal Declaration warning at top.vhd(45): used explicit default value for signal \"wm8731_xck\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wm8731_dacdat top.vhd(48) " "VHDL Signal Declaration warning at top.vhd(48): used explicit default value for signal \"wm8731_dacdat\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wm8731_daclrck top.vhd(49) " "VHDL Signal Declaration warning at top.vhd(49): used explicit default value for signal \"wm8731_daclrck\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wm8731_bclk top.vhd(50) " "VHDL Signal Declaration warning at top.vhd(50): used explicit default value for signal \"wm8731_bclk\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux top.vhd(53) " "VHDL Signal Declaration warning at top.vhd(53): used explicit default value for signal \"aux\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_r top.vhd(56) " "VHDL Signal Declaration warning at top.vhd(56): used explicit default value for signal \"vga_dac_r\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_g top.vhd(57) " "VHDL Signal Declaration warning at top.vhd(57): used explicit default value for signal \"vga_dac_g\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_b top.vhd(58) " "VHDL Signal Declaration warning at top.vhd(58): used explicit default value for signal \"vga_dac_b\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_clk top.vhd(59) " "VHDL Signal Declaration warning at top.vhd(59): used explicit default value for signal \"vga_dac_clk\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_sync_n top.vhd(60) " "VHDL Signal Declaration warning at top.vhd(60): used explicit default value for signal \"vga_dac_sync_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_dac_blank_n top.vhd(61) " "VHDL Signal Declaration warning at top.vhd(61): used explicit default value for signal \"vga_dac_blank_n\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_hsync top.vhd(62) " "VHDL Signal Declaration warning at top.vhd(62): used explicit default value for signal \"vga_hsync\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vga_vsync top.vhd(63) " "VHDL Signal Declaration warning at top.vhd(63): used explicit default value for signal \"vga_vsync\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_en top.vhd(67) " "VHDL Signal Declaration warning at top.vhd(67): used explicit default value for signal \"char_lcd_en\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_rw top.vhd(68) " "VHDL Signal Declaration warning at top.vhd(68): used explicit default value for signal \"char_lcd_rw\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_rs top.vhd(69) " "VHDL Signal Declaration warning at top.vhd(69): used explicit default value for signal \"char_lcd_rs\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_on top.vhd(70) " "VHDL Signal Declaration warning at top.vhd(70): used explicit default value for signal \"char_lcd_on\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "char_lcd_blon top.vhd(71) " "VHDL Signal Declaration warning at top.vhd(71): used explicit default value for signal \"char_lcd_blon\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tx top.vhd(74) " "VHDL Signal Declaration warning at top.vhd(74): used explicit default value for signal \"tx\" because signal was never assigned a value" {  } { { "../../../lib/top/src/top.vhd" "" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/top.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1733323681082 "|dbg_top|top:top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demo top:top_inst\|demo:demo " "Elaborating entity \"demo\" for hierarchy \"top:top_inst\|demo:demo\"" {  } { { "../top_arch.vhd" "demo" { Text "/homes/m12326119/hwmod_ws2024/chapter2/project_setup/top_arch.vhd" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733323681092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbg_core dbg_core:dbg_core_inst " "Elaborating entity \"dbg_core\" for hierarchy \"dbg_core:dbg_core_inst\"" {  } { { "../../../lib/top/src/dbg_top.vhd" "dbg_core_inst" { Text "/homes/m12326119/hwmod_ws2024/lib/top/src/dbg_top.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1733323681098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733323681195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 15:48:01 2024 " "Processing ended: Wed Dec  4 15:48:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733323681195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733323681195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733323681195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1733323681195 ""}
