##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for debugSerial_IntClock
		4.3::Critical Path Report for gpsSerial_IntClock
		4.4::Critical Path Report for xbeeSerial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. xbeeSerial_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. debugSerial_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. gpsSerial_IntClock:R)
		5.5::Critical Path Report for (xbeeSerial_IntClock:R vs. xbeeSerial_IntClock:R)
		5.6::Critical Path Report for (debugSerial_IntClock:R vs. debugSerial_IntClock:R)
		5.7::Critical Path Report for (gpsSerial_IntClock:R vs. gpsSerial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 38.41 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
<<<<<<< HEAD
Clock: debugSerial_IntClock       | Frequency: 45.32 MHz  | Target: 0.92 MHz   | 
Clock: gpsSerial_IntClock         | Frequency: 46.42 MHz  | Target: 0.08 MHz   | 
Clock: xbeeSerial_IntClock        | Frequency: 40.76 MHz  | Target: 0.92 MHz   | 
=======
Clock: debugSerial_IntClock       | Frequency: 49.21 MHz  | Target: 0.92 MHz   | 
Clock: gpsSerial_IntClock         | Frequency: 51.98 MHz  | Target: 0.08 MHz   | 
Clock: xbeeSerial_IntClock        | Frequency: 38.73 MHz  | Target: 0.92 MHz   | 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
<<<<<<< HEAD
CyBUS_CLK             CyBUS_CLK             41666.7          15634       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             debugSerial_IntClock  41666.7          25434       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             gpsSerial_IntClock    41666.7          24242       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             xbeeSerial_IntClock   41666.7          25452       N/A              N/A         N/A              N/A         N/A              N/A         
debugSerial_IntClock  debugSerial_IntClock  1.08333e+006     1061268     N/A              N/A         N/A              N/A         N/A              N/A         
gpsSerial_IntClock    gpsSerial_IntClock    1.30417e+007     13020122    N/A              N/A         N/A              N/A         N/A              N/A         
xbeeSerial_IntClock   xbeeSerial_IntClock   1.08333e+006     1058799     N/A              N/A         N/A              N/A         N/A              N/A         
=======
CyBUS_CLK             CyBUS_CLK             41666.7          15953       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             debugSerial_IntClock  41666.7          24612       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             gpsSerial_IntClock    41666.7          24091       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             xbeeSerial_IntClock   41666.7          24562       N/A              N/A         N/A              N/A         N/A              N/A         
debugSerial_IntClock  debugSerial_IntClock  1.08333e+006     1063011     N/A              N/A         N/A              N/A         N/A              N/A         
gpsSerial_IntClock    gpsSerial_IntClock    1.30417e+007     13022430    N/A              N/A         N/A              N/A         N/A              N/A         
xbeeSerial_IntClock   xbeeSerial_IntClock   1.08333e+006     1057516     N/A              N/A         N/A              N/A         N/A              N/A         
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase             
------------------  ------------  ---------------------------  
<<<<<<< HEAD
SCL(0)_PAD:out      25456         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out      25449         CyBUS_CLK(fixed-function):R  
to_debug_rx(0)_PAD  28237         debugSerial_IntClock:R       
to_gps_rx(0)_PAD    29608         gpsSerial_IntClock:R         
to_xbee_rx(0)_PAD   35441         xbeeSerial_IntClock:R        
=======
SCL(0)_PAD:out      25373         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out      25005         CyBUS_CLK(fixed-function):R  
to_debug_rx(0)_PAD  33280         debugSerial_IntClock:R       
to_gps_rx(0)_PAD    33133         gpsSerial_IntClock:R         
to_xbee_rx(0)_PAD   32675         xbeeSerial_IntClock:R        
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.41 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21803
-------------------------------------   ----- 
End-of-path arrival time (ps)           21803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4153  10073  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18503  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18503  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21803  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21803  15634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for debugSerial_IntClock
**************************************************
Clock: debugSerial_IntClock
<<<<<<< HEAD
Frequency: 45.32 MHz | Target: 0.92 MHz
=======
Frequency: 49.21 MHz | Target: 0.92 MHz
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
<<<<<<< HEAD
Path slack     : 1061268p
=======
Path slack     : 1063011p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15875
-------------------------------------   ----- 
End-of-path arrival time (ps)           15875
=======
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\debugSerial:BUART:tx_state_0\/q                      macrocell44     1250   1250  1061268  RISE       1
\debugSerial:BUART:counter_load_not\/main_1           macrocell10     8955  10205  1061268  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  13555  1061268  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2320  15875  1061268  RISE       1
=======
\debugSerial:BUART:tx_state_2\/q                      macrocell45     1250   1250  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/main_3           macrocell10     5880   7130  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  10480  1063011  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3652  14132  1063011  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for gpsSerial_IntClock
************************************************
Clock: gpsSerial_IntClock
<<<<<<< HEAD
Frequency: 46.42 MHz | Target: 0.08 MHz
=======
Frequency: 51.98 MHz | Target: 0.08 MHz
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
<<<<<<< HEAD
Path slack     : 13020122p
=======
Path slack     : 13022430p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15354
-------------------------------------   ----- 
End-of-path arrival time (ps)           15354
=======
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13020122  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     8463   9713  13020122  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  13063  13020122  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2292  15354  13020122  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     6147   7397  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  10747  13022430  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2300  13047  13022430  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for xbeeSerial_IntClock
*************************************************
Clock: xbeeSerial_IntClock
<<<<<<< HEAD
Frequency: 40.76 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1058799p
=======
Frequency: 38.73 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1057516p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       18345
-------------------------------------   ----- 
End-of-path arrival time (ps)           18345
=======
+ Data path delay                       25317
-------------------------------------   ----- 
End-of-path arrival time (ps)           25317
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q                      macrocell28     1250   1250  1058799  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_1           macrocell2     11510  12760  1058799  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  16110  1058799  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2235  18345  1058799  RISE       1
=======
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      8439  12019  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350  15369  1057516  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    9948  25317  1057516  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21803
-------------------------------------   ----- 
End-of-path arrival time (ps)           21803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4153  10073  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18503  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18503  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21803  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21803  15634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. xbeeSerial_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
<<<<<<< HEAD
Path slack     : 25452p
=======
Path slack     : 24562p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
=======
+ Data path delay                       13634
-------------------------------------   ----- 
End-of-path arrival time (ps)           13634
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
to_xbee_tx(0)/fb                              iocell3         2009   2009  25452  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      5133   7142  25452  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  10492  25452  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2253  12745  25452  RISE       1
=======
to_xbee_tx(0)/fb                              iocell3         2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      5966   7975  24562  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  11325  24562  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13634  24562  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. debugSerial_IntClock:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
<<<<<<< HEAD
Path slack     : 25434p
=======
Path slack     : 24612p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12763
-------------------------------------   ----- 
End-of-path arrival time (ps)           12763
=======
+ Data path delay                       13585
-------------------------------------   ----- 
End-of-path arrival time (ps)           13585
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
to_debug_tx(0)/fb                              iocell7         1873   1873  25434  RISE       1
\debugSerial:BUART:rx_postpoll\/main_0         macrocell14     5235   7108  25434  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell14     3350  10458  25434  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2304  12763  25434  RISE       1
=======
to_debug_tx(0)/fb                              iocell7         1873   1873  24612  RISE       1
\debugSerial:BUART:rx_postpoll\/main_0         macrocell14     6113   7986  24612  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell14     3350  11336  24612  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2249  13585  24612  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. gpsSerial_IntClock:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24242p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13955
-------------------------------------   ----- 
End-of-path arrival time (ps)           13955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                              iocell8         1953   1953  24242  RISE       1
\gpsSerial:BUART:rx_postpoll\/main_1         macrocell22     6346   8299  24242  RISE       1
\gpsSerial:BUART:rx_postpoll\/q              macrocell22     3350  11649  24242  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2306  13955  24242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (xbeeSerial_IntClock:R vs. xbeeSerial_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1058799p
=======
Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1057516p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       18345
-------------------------------------   ----- 
End-of-path arrival time (ps)           18345
=======
+ Data path delay                       25317
-------------------------------------   ----- 
End-of-path arrival time (ps)           25317
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q                      macrocell28     1250   1250  1058799  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_1           macrocell2     11510  12760  1058799  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  16110  1058799  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2235  18345  1058799  RISE       1
=======
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      8439  12019  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350  15369  1057516  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    9948  25317  1057516  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (debugSerial_IntClock:R vs. debugSerial_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
<<<<<<< HEAD
Path slack     : 1061268p
=======
Path slack     : 1063011p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15875
-------------------------------------   ----- 
End-of-path arrival time (ps)           15875
=======
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\debugSerial:BUART:tx_state_0\/q                      macrocell44     1250   1250  1061268  RISE       1
\debugSerial:BUART:counter_load_not\/main_1           macrocell10     8955  10205  1061268  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  13555  1061268  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2320  15875  1061268  RISE       1
=======
\debugSerial:BUART:tx_state_2\/q                      macrocell45     1250   1250  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/main_3           macrocell10     5880   7130  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  10480  1063011  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3652  14132  1063011  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (gpsSerial_IntClock:R vs. gpsSerial_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
<<<<<<< HEAD
Path slack     : 13020122p
=======
Path slack     : 13022430p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15354
-------------------------------------   ----- 
End-of-path arrival time (ps)           15354
=======
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13020122  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     8463   9713  13020122  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  13063  13020122  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2292  15354  13020122  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     6147   7397  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  10747  13022430  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2300  13047  13022430  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21803
-------------------------------------   ----- 
End-of-path arrival time (ps)           21803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4153  10073  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18503  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18503  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21803  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21803  15634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18934p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18503
-------------------------------------   ----- 
End-of-path arrival time (ps)           18503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4153  10073  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18503  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18503  18934  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15203
-------------------------------------   ----- 
End-of-path arrival time (ps)           15203
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4153  10073  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15203  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15203  22234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24242p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13955
-------------------------------------   ----- 
End-of-path arrival time (ps)           13955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                              iocell8         1953   1953  24242  RISE       1
\gpsSerial:BUART:rx_postpoll\/main_1         macrocell22     6346   8299  24242  RISE       1
\gpsSerial:BUART:rx_postpoll\/q              macrocell22     3350  11649  24242  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2306  13955  24242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25434p
=======
Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24562p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12763
-------------------------------------   ----- 
End-of-path arrival time (ps)           12763
=======
+ Data path delay                       13634
-------------------------------------   ----- 
End-of-path arrival time (ps)           13634
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                              iocell7         1873   1873  25434  RISE       1
\debugSerial:BUART:rx_postpoll\/main_0         macrocell14     5235   7108  25434  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell14     3350  10458  25434  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2304  12763  25434  RISE       1
=======
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                              iocell3         2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      5966   7975  24562  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  11325  24562  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13634  24562  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25452p
=======
Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24612p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
=======
+ Data path delay                       13585
-------------------------------------   ----- 
End-of-path arrival time (ps)           13585
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                              iocell3         2009   2009  25452  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      5133   7142  25452  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  10492  25452  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2253  12745  25452  RISE       1
=======
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                              iocell7         1873   1873  24612  RISE       1
\debugSerial:BUART:rx_postpoll\/main_0         macrocell14     6113   7986  24612  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell14     3350  11336  24612  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2249  13585  24612  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10080
-------------------------------------   ----- 
End-of-path arrival time (ps)           10080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   4160  10080  25526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10073
-------------------------------------   ----- 
End-of-path arrival time (ps)           10073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4153  10073  25534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \deltaTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26286p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14880
-------------------------------------   ----- 
End-of-path arrival time (ps)           14880
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:status_tc\/main_1         macrocell25      3280   9200  26286  RISE       1
\deltaTimer:TimerUDB:status_tc\/q              macrocell25      3350  12550  26286  RISE       1
\deltaTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2330  14880  26286  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   3243   9163  26444  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26450p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  15634  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   3237   9157  26450  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 29050p
=======
Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 30153p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6557
-------------------------------------   ---- 
End-of-path arrival time (ps)           6557
=======
+ Data path delay                       8003
-------------------------------------   ---- 
End-of-path arrival time (ps)           8003
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  21671  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   5347   6557  29050  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1
=======
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                      iocell3       2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_5  macrocell35   5994   8003  30153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_xbee_tx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29057p
=======
Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_status_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 30171p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9100
-------------------------------------   ---- 
End-of-path arrival time (ps)           9100
=======
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb  iocell3       2009   2009  25452  RISE       1
MODIN1_0/main_2   macrocell39   7091   9100  29057  RISE       1
=======
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                       iocell7       1873   1873  24612  RISE       1
\debugSerial:BUART:rx_status_3\/main_0  macrocell56   6113   7986  30171  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_debug_tx(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29233p
=======
Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 30182p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8923
-------------------------------------   ---- 
End-of-path arrival time (ps)           8923
=======
+ Data path delay                       7975
-------------------------------------   ---- 
End-of-path arrival time (ps)           7975
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb  iocell7       1873   1873  25434  RISE       1
MODIN5_1/main_0    macrocell54   7050   8923  29233  RISE       1
=======
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                      iocell3       2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_5  macrocell32   5966   7975  30182  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29233p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8923
-------------------------------------   ---- 
End-of-path arrival time (ps)           8923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb  iocell7       1873   1873  25434  RISE       1
MODIN5_0/main_0    macrocell55   7050   8923  29233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 29594p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6013
-------------------------------------   ---- 
End-of-path arrival time (ps)           6013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  21671  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   4803   6013  29594  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:pollcount_1\/main_3
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 29858p
=======
Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 30563p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
=======
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       1953   1953  24242  RISE       1
\gpsSerial:BUART:pollcount_1\/main_3  macrocell70   6346   8299  29858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1
=======
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20663  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   3833   5043  30563  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_xbee_tx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29970p
=======
Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 30566p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8186
-------------------------------------   ---- 
End-of-path arrival time (ps)           8186
=======
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb  iocell3       2009   2009  25452  RISE       1
MODIN1_1/main_2   macrocell38   6177   8186  29970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1
=======
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20663  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   3831   5041  30566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 29987p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                      iocell3       2009   2009  25452  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_5  macrocell32   6161   8170  29987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 30132p
=======
Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_status_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 31021p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
=======
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
<<<<<<< HEAD
to_debug_tx(0)/fb                      iocell7       1873   1873  25434  RISE       1
\debugSerial:BUART:rx_state_0\/main_0  macrocell48   6152   8025  30132  RISE       1
=======
to_xbee_tx(0)/fb                       iocell3       2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_5  macrocell40   5126   7135  31021  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_last\/main_0
Capture Clock  : \debugSerial:BUART:rx_last\/clock_0
Path slack     : 30132p
=======
Path Begin     : to_xbee_tx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 31024p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
=======
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                   iocell7       1873   1873  25434  RISE       1
\debugSerial:BUART:rx_last\/main_0  macrocell57   6152   8025  30132  RISE       1
=======
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb  iocell3       2009   2009  24562  RISE       1
MODIN1_1/main_2   macrocell38   5124   7133  31024  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_last\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_state_2\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 30414p
=======
Path Begin     : to_xbee_tx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31024p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
=======
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                      iocell8       1953   1953  24242  RISE       1
\gpsSerial:BUART:rx_state_2\/main_8  macrocell67   5790   7743  30414  RISE       1
=======
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb  iocell3       2009   2009  24562  RISE       1
MODIN1_0/main_2   macrocell39   5124   7133  31024  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_status_3\/main_6
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 30414p
=======
Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_last\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_last\/clock_0
Path slack     : 31024p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
=======
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       1953   1953  24242  RISE       1
\gpsSerial:BUART:rx_status_3\/main_6  macrocell72   5790   7743  30414  RISE       1
=======
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                   iocell3       2009   2009  24562  RISE       1
\xbeeSerial:BUART:rx_last\/main_0  macrocell41   5124   7133  31024  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_last\/main_0
Capture Clock  : \gpsSerial:BUART:rx_last\/clock_0
Path slack     : 30414p
=======
Path Begin     : to_debug_tx(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 31025p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
=======
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                   iocell8       1953   1953  24242  RISE       1
\gpsSerial:BUART:rx_last\/main_0  macrocell73   5790   7743  30414  RISE       1
=======
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb  iocell7       1873   1873  24612  RISE       1
MODIN5_1/main_0    macrocell54   5258   7131  31025  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_last\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:pollcount_0\/main_2
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 30457p
=======
Path Begin     : to_debug_tx(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 31025p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7699
-------------------------------------   ---- 
End-of-path arrival time (ps)           7699
=======
+ Data path delay                       7131
-------------------------------------   ---- 
End-of-path arrival time (ps)           7131
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       1953   1953  24242  RISE       1
\gpsSerial:BUART:pollcount_0\/main_2  macrocell71   5746   7699  30457  RISE       1
=======
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb  iocell7       1873   1873  24612  RISE       1
MODIN5_0/main_0    macrocell55   5258   7131  31025  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_state_0\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 30478p
=======
Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 31069p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
=======
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                      iocell8       1953   1953  24242  RISE       1
\gpsSerial:BUART:rx_state_0\/main_9  macrocell64   5726   7679  30478  RISE       1
=======
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                      iocell7       1873   1873  24612  RISE       1
\debugSerial:BUART:rx_state_0\/main_0  macrocell48   5215   7088  31069  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_status_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 30991p
=======
Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 31069p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
=======
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
<<<<<<< HEAD
to_xbee_tx(0)/fb                       iocell3       2009   2009  25452  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_5  macrocell40   5157   7166  30991  RISE       1
=======
to_debug_tx(0)/fb                      iocell7       1873   1873  24612  RISE       1
\debugSerial:BUART:rx_state_2\/main_0  macrocell51   5215   7088  31069  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_last\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_last\/clock_0
Path slack     : 30991p
=======
Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_last\/main_0
Capture Clock  : \debugSerial:BUART:rx_last\/clock_0
Path slack     : 31069p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
=======
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                   iocell3       2009   2009  25452  RISE       1
\xbeeSerial:BUART:rx_last\/main_0  macrocell41   5157   7166  30991  RISE       1
=======
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                   iocell7       1873   1873  24612  RISE       1
\debugSerial:BUART:rx_last\/main_0  macrocell57   5215   7088  31069  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_tx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 31015p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_tx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_tx(0)/fb                      iocell3       2009   2009  25452  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_5  macrocell35   5133   7142  31015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 31057p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                      iocell7       1873   1873  25434  RISE       1
\debugSerial:BUART:rx_state_2\/main_0  macrocell51   5227   7100  31057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_debug_tx(0)/fb
Path End       : \debugSerial:BUART:rx_status_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 31057p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_debug_tx(0)/in_clock                                     iocell7             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
to_debug_tx(0)/fb                       iocell7       1873   1873  25434  RISE       1
\debugSerial:BUART:rx_status_3\/main_0  macrocell56   5227   7100  31057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
<<<<<<< HEAD
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31571p
=======
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 31784p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
=======
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  21671  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   2826   4036  31571  RISE       1
=======
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20663  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   2613   3823  31784  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1
=======
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
<<<<<<< HEAD
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31579p
=======
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 31785p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
=======
+ Data path delay                       3821
-------------------------------------   ---- 
End-of-path arrival time (ps)           3821
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  21671  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   2818   4028  31579  RISE       1
=======
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  20663  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   2611   3821  31785  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1
=======
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1058799p
=======
Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1057516p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       18345
-------------------------------------   ----- 
End-of-path arrival time (ps)           18345
=======
+ Data path delay                       25317
-------------------------------------   ----- 
End-of-path arrival time (ps)           25317
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q                      macrocell28     1250   1250  1058799  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_1           macrocell2     11510  12760  1058799  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  16110  1058799  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2235  18345  1058799  RISE       1
=======
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      8439  12019  1057516  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350  15369  1057516  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    9948  25317  1057516  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061268p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061565p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15875
-------------------------------------   ----- 
End-of-path arrival time (ps)           15875
=======
+ Data path delay                       15579
-------------------------------------   ----- 
End-of-path arrival time (ps)           15579
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q                      macrocell44     1250   1250  1061268  RISE       1
\debugSerial:BUART:counter_load_not\/main_1           macrocell10     8955  10205  1061268  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  13555  1061268  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2320  15875  1061268  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                      macrocell27     1250   1250  1061565  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_0           macrocell2      8078   9328  1061565  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  12678  1061565  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2901  15579  1061565  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \debugSerial:BUART:sTX:TxSts\/clock
Path slack     : 1063338p
=======
Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063011p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       19495
-------------------------------------   ----- 
End-of-path arrival time (ps)           19495
=======
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q        macrocell43    1250   1250  1061821  RISE       1
\debugSerial:BUART:tx_status_0\/main_0  macrocell11    7498   8748  1063338  RISE       1
\debugSerial:BUART:tx_status_0\/q       macrocell11    3350  12098  1063338  RISE       1
\debugSerial:BUART:sTX:TxSts\/status_0  statusicell3   7397  19495  1063338  RISE       1
=======
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q                      macrocell45     1250   1250  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/main_3           macrocell10     5880   7130  1063011  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350  10480  1063011  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   3652  14132  1063011  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1063638p
=======
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063703p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       19196
-------------------------------------   ----- 
End-of-path arrival time (ps)           19196
=======
+ Data path delay                       14271
-------------------------------------   ----- 
End-of-path arrival time (ps)           14271
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1063638  RISE       1
\debugSerial:BUART:rx_status_4\/main_1                 macrocell15     6692  10272  1063638  RISE       1
\debugSerial:BUART:rx_status_4\/q                      macrocell15     3350  13622  1063638  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_4                 statusicell4    5573  19196  1063638  RISE       1
=======
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_counter_load\/main_0  macrocell13   6060   7310  1063703  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell13   3350  10660  1063703  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    3611  14271  1063703  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbeeSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063858p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxSts\/clock
Path slack     : 1063729p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       14116
-------------------------------------   ----- 
End-of-path arrival time (ps)           14116
=======
+ Data path delay                       19105
-------------------------------------   ----- 
End-of-path arrival time (ps)           19105
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q            macrocell35   1250   1250  1063858  RISE       1
\xbeeSerial:BUART:rx_counter_load\/main_3  macrocell5    6611   7861  1063858  RISE       1
\xbeeSerial:BUART:rx_counter_load\/q       macrocell5    3350  11211  1063858  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/load   count7cell    2905  14116  1063858  RISE       1
=======
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q        macrocell28    1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_status_0\/main_1  macrocell3    11628  12878  1063729  RISE       1
\xbeeSerial:BUART:tx_status_0\/q       macrocell3     3350  16228  1063729  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/status_0  statusicell1   2877  19105  1063729  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
<<<<<<< HEAD
Path End       : \xbeeSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxSts\/clock
Path slack     : 1063929p
=======
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1065355p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       18905
-------------------------------------   ----- 
End-of-path arrival time (ps)           18905
=======
+ Data path delay                       11968
-------------------------------------   ----- 
End-of-path arrival time (ps)           11968
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q        macrocell28    1250   1250  1058799  RISE       1
\xbeeSerial:BUART:tx_status_0\/main_1  macrocell3    12042  13292  1063929  RISE       1
\xbeeSerial:BUART:tx_status_0\/q       macrocell3     3350  16642  1063929  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/status_0  statusicell1   2263  18905  1063929  RISE       1
=======
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q                macrocell28     1250   1250  1061768  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1  10718  11968  1065355  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1066467p
=======
Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbeeSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065694p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13356
-------------------------------------   ----- 
End-of-path arrival time (ps)           13356
=======
+ Data path delay                       12279
-------------------------------------   ----- 
End-of-path arrival time (ps)           12279
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1062627  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_4  macrocell28  12106  13356  1066467  RISE       1
=======
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_counter_load\/main_0  macrocell5    4746   5996  1065694  RISE       1
\xbeeSerial:BUART:rx_counter_load\/q       macrocell5    3350   9346  1065694  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/load   count7cell    2933  12279  1065694  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10777
-------------------------------------   ----- 
End-of-path arrival time (ps)           10777
=======
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066889p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q         macrocell47     1250   1250  1063703  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   9185  10435  1066889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067519p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9804
-------------------------------------   ---- 
End-of-path arrival time (ps)           9804
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q                macrocell44     1250   1250  1061268  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   9527  10777  1066546  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   9614   9804  1067519  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066926p
=======
Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:tx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1067941p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11047
-------------------------------------   ----- 
End-of-path arrival time (ps)           11047
=======
+ Data path delay                       11882
-------------------------------------   ----- 
End-of-path arrival time (ps)           11882
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  1066926  RISE       1
\debugSerial:BUART:rx_counter_load\/main_0  macrocell13   4134   5384  1066926  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell13   3350   8734  1066926  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    2313  11047  1066926  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067941  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_3                  macrocell28     8302  11882  1067941  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1066937p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068125p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12887
-------------------------------------   ----- 
End-of-path arrival time (ps)           12887
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q      macrocell29   1250   1250  1062627  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_3  macrocell30  11637  12887  1066937  RISE       1
=======
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                macrocell27     1250   1250  1061565  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7949   9199  1068125  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1067026p
=======
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1068145p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12797
-------------------------------------   ----- 
End-of-path arrival time (ps)           12797
=======
+ Data path delay                       11678
-------------------------------------   ----- 
End-of-path arrival time (ps)           11678
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1058799  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_1  macrocell29  11547  12797  1067026  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_0  macrocell49  10428  11678  1068145  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:txn\/main_2
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1067047p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12776
-------------------------------------   ----- 
End-of-path arrival time (ps)           12776
=======
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1068165p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11658
-------------------------------------   ----- 
End-of-path arrival time (ps)           11658
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q  macrocell28   1250   1250  1058799  RISE       1
\xbeeSerial:BUART:txn\/main_2    macrocell26  11526  12776  1067047  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_state_3\/main_0    macrocell50  10408  11658  1068165  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:tx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1067237p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1065058  RISE       1
\debugSerial:BUART:tx_state_0\/main_3                  macrocell44     9006  12586  1067237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:txn\/main_6
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1067740p
=======
Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \debugSerial:BUART:sTX:TxSts\/clock
Path slack     : 1068665p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q  macrocell30   1250   1250  1067740  RISE       1
\xbeeSerial:BUART:txn\/main_6   macrocell26  10834  12084  1067740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067742p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
=======
+ Data path delay                       14169
-------------------------------------   ----- 
End-of-path arrival time (ps)           14169
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q                macrocell28     1250   1250  1058799  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   8331   9581  1067742  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068665  RISE       1
\debugSerial:BUART:tx_status_0\/main_3                 macrocell11     4924   8504  1068665  RISE       1
\debugSerial:BUART:tx_status_0\/q                      macrocell11     3350  11854  1068665  RISE       1
\debugSerial:BUART:sTX:TxSts\/status_0                 statusicell3    2314  14169  1068665  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1068099p
=======
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1068814p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11725
-------------------------------------   ----- 
End-of-path arrival time (ps)           11725
=======
+ Data path delay                       11009
-------------------------------------   ----- 
End-of-path arrival time (ps)           11009
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1061821  RISE       1
\debugSerial:BUART:tx_state_0\/main_0  macrocell44  10475  11725  1068099  RISE       1
=======
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_status_3\/main_1   macrocell56   9759  11009  1068814  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1
=======
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1068301p
=======
Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbeeSerial:BUART:txn\/main_3
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1068936p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
=======
+ Data path delay                       10887
-------------------------------------   ----- 
End-of-path arrival time (ps)           10887
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1067740  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_5  macrocell29  10272  11522  1068301  RISE       1
=======
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1068936  RISE       1
\xbeeSerial:BUART:txn\/main_3                macrocell26     6517  10887  1068936  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1
=======
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1068498p
=======
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068977p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11326
-------------------------------------   ----- 
End-of-path arrival time (ps)           11326
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1061268  RISE       1
\debugSerial:BUART:tx_state_1\/main_1  macrocell43  10076  11326  1068498  RISE       1
=======
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q                macrocell43     1250   1250  1063719  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   7096   8346  1068977  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1
=======
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068784p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8539
-------------------------------------   ---- 
End-of-path arrival time (ps)           8539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065286  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   8349   8539  1068784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
<<<<<<< HEAD
Path slack     : 1068935p
=======
Path slack     : 1069050p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10888
-------------------------------------   ----- 
End-of-path arrival time (ps)           10888
=======
+ Data path delay                       10774
-------------------------------------   ----- 
End-of-path arrival time (ps)           10774
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068371  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_2               macrocell28    10698  10888  1068935  RISE       1
=======
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_4  macrocell28   9524  10774  1069050  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068959p
=======
Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:txn\/main_4
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1069079p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  1068959  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   7114   8364  1068959  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q  macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:txn\/main_4    macrocell42   9494  10744  1069079  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1068993p
=======
Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \debugSerial:BUART:txn\/main_3
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1069230p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10830
-------------------------------------   ----- 
End-of-path arrival time (ps)           10830
=======
+ Data path delay                       10594
-------------------------------------   ----- 
End-of-path arrival time (ps)           10594
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1061821  RISE       1
\debugSerial:BUART:tx_state_2\/main_0  macrocell45   9580  10830  1068993  RISE       1
=======
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1069230  RISE       1
\debugSerial:BUART:txn\/main_3                macrocell42     6224  10594  1069230  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
=======
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069135p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1069347p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q                macrocell32     1250   1250  1066008  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6938   8188  1069135  RISE       1
=======
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_1  macrocell29   9226  10476  1069347  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1
=======
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069246p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1069347p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                macrocell27     1250   1250  1062534  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6827   8077  1069246  RISE       1
=======
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q      macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_1  macrocell30   9226  10476  1069347  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1
=======
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1069264p
=======
Path Begin     : \debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1070048p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
<<<<<<< HEAD
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10559
-------------------------------------   ----- 
End-of-path arrival time (ps)           10559
=======
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12785
-------------------------------------   ----- 
End-of-path arrival time (ps)           12785
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q      macrocell43   1250   1250  1061821  RISE       1
\debugSerial:BUART:tx_bitclk\/main_0  macrocell46   9309  10559  1069264  RISE       1
=======
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1070048  RISE       1
\debugSerial:BUART:rx_status_4\/main_1                 macrocell15     2229   5809  1070048  RISE       1
\debugSerial:BUART:rx_status_4\/q                      macrocell15     3350   9159  1070048  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_4                 statusicell4    3626  12785  1070048  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1
=======
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:txn\/main_1
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1069317p
=======
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1070118p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q  macrocell27   1250   1250  1062534  RISE       1
\xbeeSerial:BUART:txn\/main_1    macrocell26   9256  10506  1069317  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_state_0\/main_1    macrocell48   8455   9705  1070118  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1069334p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10489
-------------------------------------   ----- 
End-of-path arrival time (ps)           10489
=======
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1070118p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1062534  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_0  macrocell29   9239  10489  1069334  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_state_2\/main_1    macrocell51   8455   9705  1070118  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:txn\/main_2
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1069411p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10412
-------------------------------------   ----- 
End-of-path arrival time (ps)           10412
=======
Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1070193p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q  macrocell44   1250   1250  1061268  RISE       1
\debugSerial:BUART:txn\/main_2    macrocell42   9162  10412  1069411  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070193  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_5  macrocell28   8380   9630  1070193  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : MODIN5_0/q
Path End       : \debugSerial:BUART:rx_status_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1069424p
=======
Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1070515p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9308
-------------------------------------   ---- 
End-of-path arrival time (ps)           9308
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                              macrocell55   1250   1250  1064369  RISE       1
\debugSerial:BUART:rx_status_3\/main_7  macrocell56   9149  10399  1069424  RISE       1
=======
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q      macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:tx_bitclk\/main_3  macrocell46   8058   9308  1070515  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1
=======
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1069867p
=======
Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1070527p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
=======
+ Data path delay                       9296
-------------------------------------   ---- 
End-of-path arrival time (ps)           9296
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068371  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_2                macrocell30     9766   9956  1069867  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070527  RISE       1
\debugSerial:BUART:tx_state_2\/main_4               macrocell45     9106   9296  1070527  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1069906p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9917
-------------------------------------   ---- 
End-of-path arrival time (ps)           9917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065286  RISE       1
\debugSerial:BUART:tx_state_2\/main_2               macrocell45     9727   9917  1069906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1069933p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9890
-------------------------------------   ---- 
End-of-path arrival time (ps)           9890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell38   1250   1250  1068134  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_6  macrocell32   8640   9890  1069933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:tx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1069968p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
=======
Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070559p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6764
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067532  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_3                  macrocell28     6276   9856  1069968  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q                macrocell44     1250   1250  1064477  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5514   6764  1070559  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1069975p
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070669p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9848
-------------------------------------   ---- 
End-of-path arrival time (ps)           9848
=======
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065286  RISE       1
\debugSerial:BUART:tx_state_0\/main_2               macrocell44     9658   9848  1069975  RISE       1
=======
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q        macrocell47   1250   1250  1063703  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_0  macrocell53   7904   9154  1070669  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1069989p
=======
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070754p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9834
-------------------------------------   ---- 
End-of-path arrival time (ps)           9834
=======
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q      macrocell27   1250   1250  1062534  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_0  macrocell30   8584   9834  1069989  RISE       1
=======
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  1065694  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5319   6569  1070754  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



<<<<<<< HEAD
++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070050p
=======
++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:txn\/main_2
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1070808p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
=======
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q                macrocell43     1250   1250  1061821  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6023   7273  1070050  RISE       1
=======
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q  macrocell44   1250   1250  1064477  RISE       1
\debugSerial:BUART:txn\/main_2    macrocell42   7765   9015  1070808  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1
=======
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:txn\/main_4
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071015p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q  macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:txn\/main_4    macrocell26   7559   8809  1071015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070168p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071015p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
=======
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068371  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6965   7155  1070168  RISE       1
=======
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_3  macrocell27   7559   8809  1071015  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1
=======
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:txn\/main_4
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1070251p
=======
Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1071042p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9572
-------------------------------------   ---- 
End-of-path arrival time (ps)           9572
=======
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q  macrocell45   1250   1250  1061727  RISE       1
\debugSerial:BUART:txn\/main_4    macrocell42   8322   9572  1070251  RISE       1
=======
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1071042  RISE       1
\debugSerial:BUART:tx_state_2\/main_5  macrocell45   7531   8781  1071042  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1
=======
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1070254p
=======
Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071202p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
=======
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1061727  RISE       1
\debugSerial:BUART:tx_state_1\/main_3  macrocell43   8319   9569  1070254  RISE       1
=======
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q                macrocell48     1250   1250  1066077  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4871   6121  1071202  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



<<<<<<< HEAD
++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1070535p
=======
Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1071215p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_2               macrocell28     8418   8608  1071215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:tx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1071300p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068665  RISE       1
\debugSerial:BUART:tx_state_0\/main_3                  macrocell44     4943   8523  1071300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1071355p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
=======
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1070535  RISE       1
\debugSerial:BUART:tx_state_2\/main_5  macrocell45   8038   9288  1070535  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_0  macrocell29   7219   8469  1071355  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1070547p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1071355p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
=======
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q      macrocell44   1250   1250  1061268  RISE       1
\debugSerial:BUART:tx_bitclk\/main_1  macrocell46   8027   9277  1070547  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q      macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_0  macrocell30   7219   8469  1071355  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070642p
=======
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1071396p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
=======
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q                macrocell48     1250   1250  1068459  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   5432   6682  1070642  RISE       1
=======
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q      macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:tx_bitclk\/main_0  macrocell46   7177   8427  1071396  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1070713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
=======
Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071578p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070713  RISE       1
\debugSerial:BUART:tx_state_2\/main_4               macrocell45     8920   9110  1070713  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q                macrocell32     1250   1250  1066502  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4496   5746  1071578  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1070729p
=======
Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071605p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
=======
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065286  RISE       1
\debugSerial:BUART:tx_state_1\/main_2               macrocell43     8905   9095  1070729  RISE       1
=======
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1071042  RISE       1
\debugSerial:BUART:tx_state_1\/main_5  macrocell43   6969   8219  1071605  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1070772p
=======
Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1071662p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9051
-------------------------------------   ---- 
End-of-path arrival time (ps)           9051
=======
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1068959  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_2   macrocell35   7801   9051  1070772  RISE       1
=======
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell38   1250   1250  1066042  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_6  macrocell32   6912   8162  1071662  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1070776p
=======
Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071689p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q          macrocell52     1250   1250  1071689  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4384   5634  1071689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:txn\/main_6
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071813p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9048
-------------------------------------   ---- 
End-of-path arrival time (ps)           9048
=======
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  1068959  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_2  macrocell33   7798   9048  1070776  RISE       1
=======
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q  macrocell30   1250   1250  1070193  RISE       1
\xbeeSerial:BUART:txn\/main_6   macrocell26   6761   8011  1071813  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1
=======
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
<<<<<<< HEAD
Path slack     : 1070859p
=======
Path slack     : 1071813p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
=======
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1067740  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_5  macrocell27   7714   8964  1070859  RISE       1
=======
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070193  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_5  macrocell27   6761   8011  1071813  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1070861p
=======
Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071873p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8962
-------------------------------------   ---- 
End-of-path arrival time (ps)           8962
=======
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
=======
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070527  RISE       1
\debugSerial:BUART:tx_state_1\/main_4               macrocell43     7760   7950  1071873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:txn\/main_6
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1072410p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q      macrocell45   1250   1250  1061727  RISE       1
\debugSerial:BUART:tx_bitclk\/main_3  macrocell46   7712   8962  1070861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1070909p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8915
-------------------------------------   ---- 
End-of-path arrival time (ps)           8915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1068959  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_2  macrocell40   7665   8915  1070909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1070911p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8912
-------------------------------------   ---- 
End-of-path arrival time (ps)           8912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1062534  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_0  macrocell28   7662   8912  1070911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1070959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8865
-------------------------------------   ---- 
End-of-path arrival time (ps)           8865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1062627  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_3  macrocell29   7615   8865  1070959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071027p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1058799  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_1  macrocell27   7546   8796  1071027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1071110p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8714
-------------------------------------   ---- 
End-of-path arrival time (ps)           8714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066008  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_1  macrocell35   7464   8714  1071110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
<<<<<<< HEAD
Path End       : \xbeeSerial:BUART:txn\/main_4
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q  macrocell29   1250   1250  1062627  RISE       1
\xbeeSerial:BUART:txn\/main_4    macrocell26   7296   8546  1071277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1071386p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071386  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      2261   5841  1071386  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350   9191  1071386  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    2257  11448  1071386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071399p
=======
Path End       : \xbeeSerial:BUART:tx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1072638p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8424
-------------------------------------   ---- 
End-of-path arrival time (ps)           8424
=======
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q               macrocell35   1250   1250  1063858  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_3  macrocell37   7174   8424  1071399  RISE       1
=======
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_3  macrocell29   5935   7185  1072638  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



<<<<<<< HEAD
++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1071448p
=======
++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1072638p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8375
-------------------------------------   ---- 
End-of-path arrival time (ps)           8375
=======
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell38   1250   1250  1068134  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_6  macrocell40   7125   8375  1071448  RISE       1
=======
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q      macrocell29   1250   1250  1064370  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_3  macrocell30   5935   7185  1072638  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



<<<<<<< HEAD
++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1071452p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1070535  RISE       1
\debugSerial:BUART:tx_state_0\/main_5  macrocell44   7121   8371  1071452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



<<<<<<< HEAD
++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071495p
=======
++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072823p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  1072823  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3251   4501  1072823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:txn\/main_5
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1072845p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
=======
+ Data path delay                       6978
-------------------------------------   ---- 
End-of-path arrival time (ps)           6978
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  1064320  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4578   5828  1071495  RISE       1
=======
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070527  RISE       1
\debugSerial:BUART:txn\/main_5                      macrocell42     6788   6978  1072845  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
<<<<<<< HEAD
=======

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1072897p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6927
-------------------------------------   ---- 
End-of-path arrival time (ps)           6927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_2               macrocell27     6737   6927  1072897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:txn\/main_6
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1071552p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8271
-------------------------------------   ---- 
End-of-path arrival time (ps)           8271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q  macrocell46   1250   1250  1070535  RISE       1
\debugSerial:BUART:txn\/main_6   macrocell42   7021   8271  1071552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



<<<<<<< HEAD
++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071553p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

<<<<<<< HEAD
=======


++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:txn\/main_5
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1073064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1073064  RISE       1
\xbeeSerial:BUART:txn\/main_5                      macrocell26     6569   6759  1073064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1070535  RISE       1
\debugSerial:BUART:tx_state_1\/main_5  macrocell43   7020   8270  1071553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



<<<<<<< HEAD
++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q          macrocell52     1250   1250  1071600  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4473   5723  1071600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \debugSerial:BUART:rx_state_0\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1071664p
=======
++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073176p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8159
-------------------------------------   ---- 
End-of-path arrival time (ps)           8159
=======
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell55   1250   1250  1064369  RISE       1
\debugSerial:BUART:rx_state_0\/main_7  macrocell48   6909   8159  1071664  RISE       1
=======
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q         macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_1  macrocell49   5397   6647  1073176  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbeeSerial:BUART:txn\/main_3
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071778p
=======
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073275p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
=======
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071778  RISE       1
\xbeeSerial:BUART:txn\/main_3                macrocell26     3675   8045  1071778  RISE       1
=======
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_0    macrocell32   5298   6548  1073275  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1


<<<<<<< HEAD

++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1071802p
=======
++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073275p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8022
-------------------------------------   ---- 
End-of-path arrival time (ps)           8022
=======
+ Data path delay                       6548
-------------------------------------   ---- 
End-of-path arrival time (ps)           6548
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1062627  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_3  macrocell27   6772   8022  1071802  RISE       1
=======
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_0    macrocell34   5298   6548  1073275  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



<<<<<<< HEAD
++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1071966p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7857
-------------------------------------   ---- 
End-of-path arrival time (ps)           7857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q         macrocell35   1250   1250  1063858  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_4  macrocell33   6607   7857  1071966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



<<<<<<< HEAD
++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1072009p
=======
++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1073349p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
=======
+ Data path delay                       6475
-------------------------------------   ---- 
End-of-path arrival time (ps)           6475
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\xbeeSerial:BUART:rx_state_0\/q        macrocell32   1250   1250  1066008  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_1  macrocell40   6564   7814  1072009  RISE       1
=======
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:tx_state_0\/main_0  macrocell44   5225   6475  1073349  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



<<<<<<< HEAD
++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072025p
=======
++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073420p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823
<<<<<<< HEAD

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q         macrocell32   1250   1250  1066008  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_1  macrocell33   6549   7799  1072025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823
=======
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  1064320  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_0  macrocell37   6135   7385  1072438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



<<<<<<< HEAD
++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : MODIN5_1/q
Path End       : \debugSerial:BUART:rx_status_3\/main_6
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1072439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                              macrocell54   1250   1250  1067382  RISE       1
\debugSerial:BUART:rx_status_3\/main_6  macrocell56   6134   7384  1072439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



<<<<<<< HEAD
++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072553p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q         macrocell47     1250   1250  1066926  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3521   4771  1072553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



<<<<<<< HEAD
++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1072557p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7266
-------------------------------------   ---- 
End-of-path arrival time (ps)           7266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1064320  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_0    macrocell34   6016   7266  1072557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



<<<<<<< HEAD
++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1072719p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1066297  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_3  macrocell34   5855   7105  1072719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



=======
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072727p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1066297  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_3  macrocell32   5846   7096  1072727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:txn\/main_5
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1072792p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070713  RISE       1
\debugSerial:BUART:txn\/main_5                      macrocell42     6841   7031  1072792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1072794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1070713  RISE       1
\debugSerial:BUART:tx_state_1\/main_4               macrocell43     6839   7029  1072794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072843p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1073476p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
=======
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1
=======
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1063858  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_4  macrocell32   5730   6980  1072843  RISE       1
=======
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_0  macrocell28   5097   6347  1073476  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1
=======
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072876p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:txn\/main_2
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1073497p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q               macrocell32   1250   1250  1066008  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_1  macrocell37   5697   6947  1072876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1072987p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell39   1250   1250  1068394  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_7  macrocell40   5587   6837  1072987  RISE       1
=======
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q  macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:txn\/main_2    macrocell26   5077   6327  1073497  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1
=======
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073102p
=======
Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073497p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
=======
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1064320  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_0    macrocell32   5472   6722  1073102  RISE       1
=======
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1061768  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_1  macrocell27   5077   6327  1073497  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1
=======
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073127p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q         macrocell48   1250   1250  1068459  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_1  macrocell49   5447   6697  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073127p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1068459  RISE       1
\debugSerial:BUART:rx_state_2\/main_2  macrocell51   5447   6697  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073127p
=======
Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073649p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q        macrocell48   1250   1250  1068459  RISE       1
\debugSerial:BUART:rx_status_3\/main_2  macrocell56   5447   6697  1073127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



<<<<<<< HEAD
++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \debugSerial:BUART:txn\/main_3
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1073200p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073200  RISE       1
\debugSerial:BUART:txn\/main_3                macrocell42     2253   6623  1073200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1
=======
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073827p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_0  macrocell33   4746   5996  1073827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073827p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_0    macrocell35   4746   5996  1073827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1073847p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell38   1250   1250  1066042  RISE       1
MODIN1_1/main_3  macrocell38   4727   5977  1073847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_load_fifo\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073202p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_load_fifo\/q            macrocell33     1250   1250  1071700  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5751   7001  1073202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073391p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6432
-------------------------------------   ---- 
End-of-path arrival time (ps)           6432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1063858  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_4  macrocell34   5182   6432  1073391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073405p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1068959  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_2   macrocell32   5168   6418  1073405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073472p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068371  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_2               macrocell27     6161   6351  1073472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q   macrocell52   1250   1250  1071600  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_2  macrocell49   5031   6281  1073543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071600  RISE       1
\debugSerial:BUART:rx_state_2\/main_3   macrocell51   5031   6281  1073543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071600  RISE       1
\debugSerial:BUART:rx_status_3\/main_3  macrocell56   5031   6281  1073543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1073691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1061268  RISE       1
\debugSerial:BUART:tx_state_2\/main_1  macrocell45   4882   6132  1073691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066008  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_1  macrocell32   4853   6103  1073721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073725p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066008  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_1  macrocell34   4849   6099  1073725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073728p
=======
Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074061p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
=======
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1066926  RISE       1
\debugSerial:BUART:rx_state_0\/main_1    macrocell48   4845   6095  1073728  RISE       1
=======
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_state_3\/main_1  macrocell50   4513   5763  1074061  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073728p
=======
Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074061p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
=======
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q        macrocell47   1250   1250  1066926  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_0  macrocell53   4845   6095  1073728  RISE       1
=======
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q        macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_status_3\/main_2  macrocell56   4512   5762  1074061  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1
=======
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073759p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073759  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_1   macrocell36   4124   6064  1073759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073767p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073767  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_0   macrocell36   4117   6057  1073767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073784p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q        macrocell34   1250   1250  1066297  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_3  macrocell40   4789   6039  1073784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073849p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5974
=======
Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074259p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q               macrocell34   1250   1250  1066297  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_2  macrocell37   4724   5974  1073849  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065993  RISE       1
\debugSerial:BUART:tx_state_0\/main_2               macrocell44     5374   5564  1074259  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1
=======
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073878p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell39   1250   1250  1068394  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_7  macrocell32   4695   5945  1073878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \debugSerial:BUART:rx_state_0\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073883p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell54   1250   1250  1067382  RISE       1
\debugSerial:BUART:rx_state_0\/main_6  macrocell48   4691   5941  1073883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073955p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1068959  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_2   macrocell34   4619   5869  1073955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_2\/main_9
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074008p
=======
Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074419p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
=======
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074008  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_9         macrocell35   3875   5815  1074008  RISE       1
=======
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_2  macrocell40   4155   5405  1074419  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1
=======
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074009p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074008  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_7       macrocell33   3875   5815  1074009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_2\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074010p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074010  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_7         macrocell35   3873   5813  1074010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074014p
=======
Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_0\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074482p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
=======
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074010  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_5       macrocell33   3870   5810  1074014  RISE       1
=======
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074482  RISE       1
\debugSerial:BUART:rx_state_0\/main_8         macrocell48   3401   5341  1074482  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:txn\/main_1
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1074019p
=======
Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_2\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074482p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
=======
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q  macrocell43   1250   1250  1061821  RISE       1
\debugSerial:BUART:txn\/main_1    macrocell42   4554   5804  1074019  RISE       1
=======
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074482  RISE       1
\debugSerial:BUART:rx_state_2\/main_7         macrocell51   3401   5341  1074482  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074021p
=======
Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074565p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
=======
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1061821  RISE       1
\debugSerial:BUART:tx_state_1\/main_0  macrocell43   4553   5803  1074021  RISE       1
=======
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071689  RISE       1
\debugSerial:BUART:rx_status_3\/main_3  macrocell56   4008   5258  1074565  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074134p
=======
Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074580p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
=======
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074134  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_5       macrocell49   3749   5689  1074134  RISE       1
=======
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q   macrocell52   1250   1250  1071689  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_2  macrocell49   3993   5243  1074580  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
<<<<<<< HEAD

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_2\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074134p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074134  RISE       1
\debugSerial:BUART:rx_state_2\/main_7         macrocell51   3749   5689  1074134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074135p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074135  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_6       macrocell49   3748   5688  1074135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_2\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074135p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5688
-------------------------------------   ---- 
End-of-path arrival time (ps)           5688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074135  RISE       1
\debugSerial:BUART:rx_state_2\/main_8         macrocell51   3748   5688  1074135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074167p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074167  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_6       macrocell33   3716   5656  1074167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_2\/main_8
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074168p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074167  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_8         macrocell35   3715   5655  1074168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



<<<<<<< HEAD
++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074225p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074225  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_2   macrocell36   3658   5598  1074225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



<<<<<<< HEAD
++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074301p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q        macrocell35   1250   1250  1063858  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_4  macrocell40   4273   5523  1074301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074306p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1066297  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_3  macrocell35   4267   5517  1074306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



<<<<<<< HEAD
++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074333  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_7       macrocell49   3550   5490  1074333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



<<<<<<< HEAD
++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_2\/main_9
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074333  RISE       1
\debugSerial:BUART:rx_state_2\/main_9         macrocell51   3550   5490  1074333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



<<<<<<< HEAD
++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074340p
=======
++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074804p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
=======
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q      macrocell28   1250   1250  1058799  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_1  macrocell30   4233   5483  1074340  RISE       1
=======
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell38   1250   1250  1066042  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_6  macrocell40   3769   5019  1074804  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



<<<<<<< HEAD
++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1074432p
=======
++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074818p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1068394  RISE       1
MODIN1_1/main_4  macrocell38   4142   5392  1074432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074439p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5384
-------------------------------------   ---- 
End-of-path arrival time (ps)           5384
=======
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1
=======
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1066926  RISE       1
\debugSerial:BUART:rx_state_3\/main_0    macrocell50   4134   5384  1074439  RISE       1
=======
\debugSerial:BUART:rx_state_3\/q         macrocell50   1250   1250  1063898  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_3  macrocell49   3755   5005  1074818  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074440p
=======
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074892p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1058799  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_1  macrocell28   4133   5383  1074440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074521p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1064320  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_0  macrocell33   4053   5303  1074521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074533p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
=======
+ Data path delay                       4931
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1067740  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_5  macrocell28   4041   5291  1074533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



<<<<<<< HEAD
++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074674p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073759  RISE       1
MODIN1_0/main_1                              macrocell39   3209   5149  1074674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



<<<<<<< HEAD
++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1074683p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073767  RISE       1
MODIN1_0/main_0                              macrocell39   3200   5140  1074683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



<<<<<<< HEAD
++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074697  RISE       1
MODIN5_1/main_2                               macrocell54   3187   5127  1074697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



<<<<<<< HEAD
++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074904p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:tx_state_0\/main_4  macrocell44   3669   4919  1074904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074697p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074697  RISE       1
MODIN5_0/main_2                               macrocell55   3187   5127  1074697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



<<<<<<< HEAD
++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074700p
=======
++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \debugSerial:BUART:rx_status_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074907p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
=======
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074700  RISE       1
MODIN5_1/main_1                               macrocell54   3183   5123  1074700  RISE       1
=======
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                              macrocell55   1250   1250  1069348  RISE       1
\debugSerial:BUART:rx_status_3\/main_7  macrocell56   3666   4916  1074907  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



<<<<<<< HEAD
++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1074700p
=======
++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_load_fifo\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074965p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
=======
+ Data path delay                       5239
-------------------------------------   ---- 
End-of-path arrival time (ps)           5239
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074700  RISE       1
MODIN5_0/main_1                               macrocell55   3183   5123  1074700  RISE       1
=======
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_load_fifo\/q            macrocell49     1250   1250  1071144  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3989   5239  1074965  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



<<<<<<< HEAD
++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074984p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell39   1250   1250  1069364  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_7  macrocell32   3590   4840  1074984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074711p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q         macrocell34   1250   1250  1066297  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_3  macrocell33   3862   5112  1074711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



<<<<<<< HEAD
++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:txn\/q
Path End       : \xbeeSerial:BUART:txn\/main_0
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1074782p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:txn\/q       macrocell26   1250   1250  1074782  RISE       1
\xbeeSerial:BUART:txn\/main_0  macrocell26   3791   5041  1074782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1


<<<<<<< HEAD
=======
++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074806p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1062534  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_0  macrocell27   3768   5018  1074806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



<<<<<<< HEAD
++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:rx_status_3\/q
Path End       : \debugSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1074898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_status_3\/q       macrocell56    1250   1250  1074898  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_3  statusicell4   6685   7935  1074898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



<<<<<<< HEAD
++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_0\/main_9
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074901p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074167  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_9         macrocell32   2983   4923  1074901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



<<<<<<< HEAD
++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074902p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074167  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_6         macrocell34   2981   4921  1074902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



<<<<<<< HEAD
++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074906p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1064320  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_0    macrocell35   3667   4917  1074906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



<<<<<<< HEAD
++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074918p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1064320  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_0   macrocell40   3656   4906  1074918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



<<<<<<< HEAD
++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075059p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4765
-------------------------------------   ---- 
End-of-path arrival time (ps)           4765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074134  RISE       1
\debugSerial:BUART:rx_state_3\/main_5         macrocell50   2825   4765  1075059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



<<<<<<< HEAD
++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_3\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075061p
=======
++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075089p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
=======
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074135  RISE       1
\debugSerial:BUART:rx_state_3\/main_6         macrocell50   2823   4763  1075061  RISE       1
=======
\xbeeSerial:BUART:rx_state_3\/q               macrocell34   1250   1250  1067831  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_2  macrocell37   3485   4735  1075089  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_0\/main_8
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075061p
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075089p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
=======
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074010  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_8         macrocell32   2822   4762  1075061  RISE       1
=======
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q        macrocell34   1250   1250  1067831  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_3  macrocell40   3485   4735  1075089  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075063p
=======
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:txn\/main_1
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1075139p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q         macrocell50   1250   1250  1068477  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_3  macrocell49   3510   4760  1075063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075063p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
=======
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1068477  RISE       1
\debugSerial:BUART:rx_state_2\/main_4  macrocell51   3510   4760  1075063  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q  macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:txn\/main_1    macrocell26   3434   4684  1075139  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_4
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075063p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q        macrocell50   1250   1250  1068477  RISE       1
\debugSerial:BUART:rx_status_3\/main_4  macrocell56   3510   4760  1075063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_0\/main_10
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075064p
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075139p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
=======
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074008  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_10        macrocell32   2819   4759  1075064  RISE       1
=======
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061565  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_0  macrocell27   3434   4684  1075139  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



<<<<<<< HEAD
++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075065p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074008  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_7         macrocell34   2818   4758  1075065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



<<<<<<< HEAD
++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075082p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074010  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_5         macrocell34   2801   4741  1075082  RISE       1
=======
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1070193  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_5  macrocell29   3407   4657  1075167  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



<<<<<<< HEAD
++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_0\/main_9
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074135  RISE       1
\debugSerial:BUART:rx_state_0\/main_9         macrocell48   2786   4726  1075097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



<<<<<<< HEAD
++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_0\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074134  RISE       1
\debugSerial:BUART:rx_state_0\/main_8         macrocell48   2782   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



<<<<<<< HEAD
++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075145p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1061268  RISE       1
\debugSerial:BUART:tx_state_0\/main_1  macrocell44   3428   4678  1075145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



<<<<<<< HEAD
++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075182p
=======
++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075299p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
=======
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1067688  RISE       1
\debugSerial:BUART:rx_state_0\/main_5  macrocell48   3391   4641  1075182  RISE       1
=======
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_2   macrocell32   3275   4525  1075299  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075182p
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075299p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
=======
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q               macrocell51   1250   1250  1067688  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_3  macrocell53   3391   4641  1075182  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_2   macrocell34   3275   4525  1075299  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075202p
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075311p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
=======
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1067688  RISE       1
\debugSerial:BUART:rx_state_3\/main_4  macrocell50   3371   4621  1075202  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_2  macrocell33   3262   4512  1075311  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075204p
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075311p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
=======
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1061727  RISE       1
\debugSerial:BUART:tx_state_0\/main_4  macrocell44   3369   4619  1075204  RISE       1
=======
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1072823  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_2   macrocell35   3262   4512  1075311  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075321p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074473  RISE       1
\debugSerial:BUART:rx_state_3\/main_7         macrocell50   2563   4503  1075321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:txn\/q
Path End       : \debugSerial:BUART:txn\/main_0
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:txn\/q       macrocell42   1250   1250  1075322  RISE       1
\debugSerial:BUART:txn\/main_0  macrocell42   3252   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075324p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074482  RISE       1
\debugSerial:BUART:rx_state_3\/main_5         macrocell50   2560   4500  1075324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075332p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074473  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_7       macrocell49   2551   4491  1075332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075335p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074482  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_5       macrocell49   2549   4489  1075335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075208p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1063858  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_4  macrocell35   3365   4615  1075208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074333  RISE       1
\debugSerial:BUART:rx_state_3\/main_7         macrocell50   2625   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_0\/main_10
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075267p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074333  RISE       1
\debugSerial:BUART:rx_state_0\/main_10        macrocell48   2616   4556  1075267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075363p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1066926  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_0  macrocell49   3211   4461  1075363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075363p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1066926  RISE       1
\debugSerial:BUART:rx_state_2\/main_1    macrocell51   3211   4461  1075363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075363p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1066926  RISE       1
\debugSerial:BUART:rx_status_3\/main_1   macrocell56   3211   4461  1075363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1065286  RISE       1
\debugSerial:BUART:tx_bitclk\/main_2                macrocell46     4130   4320  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q               macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_1  macrocell53   2790   4040  1075783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075787p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:tx_state_1\/main_0  macrocell43   2787   4037  1075787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_state_0\/main_2  macrocell48   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1066077  RISE       1
\debugSerial:BUART:rx_state_2\/main_2  macrocell51   2785   4035  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q         macrocell35   1250   1250  1067660  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_4  macrocell33   2780   4030  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075794p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1067660  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_4  macrocell35   2780   4030  1075794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  1069348  RISE       1
MODIN5_1/main_4  macrocell54   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  1069348  RISE       1
MODIN5_0/main_3  macrocell55   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \debugSerial:BUART:rx_state_0\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell55   1250   1250  1069348  RISE       1
\debugSerial:BUART:rx_state_0\/main_7  macrocell48   2770   4020  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075560p
=======
Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075806p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
=======
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074700  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_0   macrocell52   2323   4263  1075560  RISE       1
=======
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1063719  RISE       1
\debugSerial:BUART:tx_state_2\/main_0  macrocell45   2768   4018  1075806  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1
=======
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075561p
=======
Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075885p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
=======
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073759  RISE       1
MODIN1_1/main_1                              macrocell38   2322   4262  1075561  RISE       1
=======
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1069364  RISE       1
MODIN1_1/main_4  macrocell38   2688   3938  1075885  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075562p
=======
Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075885p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
=======
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075562  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_2   macrocell52   2321   4261  1075562  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1069364  RISE       1
MODIN1_0/main_3  macrocell39   2688   3938  1075885  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074697  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_1   macrocell52   2320   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075576p
=======
Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075892p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
=======
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073767  RISE       1
MODIN1_1/main_0                              macrocell38   2307   4247  1075576  RISE       1
=======
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell39   1250   1250  1069364  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_7  macrocell40   2681   3931  1075892  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1
=======
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:rx_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075643p
=======
Path Begin     : \xbeeSerial:BUART:txn\/q
Path End       : \xbeeSerial:BUART:txn\/main_0
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1075953p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
=======
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_last\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_last\/q          macrocell57   1250   1250  1075643  RISE       1
\debugSerial:BUART:rx_state_2\/main_6  macrocell51   2930   4180  1075643  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:txn\/q       macrocell26   1250   1250  1075953  RISE       1
\xbeeSerial:BUART:txn\/main_0  macrocell26   2621   3871  1075953  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_load_fifo\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_load_fifo\/q            macrocell49     1250   1250  1065526  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3261   4511  1075692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075726p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075726  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_4               macrocell27     3908   4098  1075726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075912p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3912
-------------------------------------   ---- 
End-of-path arrival time (ps)           3912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068371  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_2               macrocell29     3722   3912  1075912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  1064369  RISE       1
MODIN5_1/main_4  macrocell54   2633   3883  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1075940p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  1064369  RISE       1
MODIN5_0/main_3  macrocell55   2633   3883  1075940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



<<<<<<< HEAD
++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1061727  RISE       1
\debugSerial:BUART:tx_state_2\/main_3  macrocell45   2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075951p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071600  RISE       1
\debugSerial:BUART:rx_state_3\/main_2   macrocell50   2622   3872  1075951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071600  RISE       1
\debugSerial:BUART:rx_state_0\/main_3   macrocell48   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075973p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1068459  RISE       1
\debugSerial:BUART:rx_state_3\/main_1  macrocell50   2601   3851  1075973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075973p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1068459  RISE       1
\debugSerial:BUART:rx_state_0\/main_2  macrocell48   2600   3850  1075973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075973p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q               macrocell48   1250   1250  1068459  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_1  macrocell53   2600   3850  1075973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
=======
Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
Path slack     : 1075982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1
=======
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1068477  RISE       1
\debugSerial:BUART:rx_state_0\/main_4  macrocell48   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q               macrocell50   1250   1250  1068477  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_2  macrocell53   2591   3841  1075982  RISE       1
=======
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:tx_state_1\/main_3  macrocell43   2591   3841  1075982  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1
=======
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



<<<<<<< HEAD
++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
=======
Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
Path slack     : 1075990p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1
=======
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1068477  RISE       1
\debugSerial:BUART:rx_state_3\/main_3  macrocell50   2583   3833  1075990  RISE       1
=======
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1063011  RISE       1
\debugSerial:BUART:tx_state_2\/main_3  macrocell45   2583   3833  1075990  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1
=======
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1076259p
=======
Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1076202p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
=======
+ Data path delay                       3621
-------------------------------------   ---- 
End-of-path arrival time (ps)           3621
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q         macrocell51   1250   1250  1067688  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_4  macrocell49   2314   3564  1076259  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_2               macrocell29     3431   3621  1076202  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076259p
=======
Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1076202p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
=======
+ Data path delay                       3621
-------------------------------------   ---- 
End-of-path arrival time (ps)           3621
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1067688  RISE       1
\debugSerial:BUART:rx_state_2\/main_5  macrocell51   2314   3564  1076259  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065590  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_2                macrocell30     3431   3621  1076202  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1
=======
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1076259p
=======
Path Begin     : \debugSerial:BUART:rx_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076273p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
=======
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q        macrocell51   1250   1250  1067688  RISE       1
\debugSerial:BUART:rx_status_3\/main_5  macrocell56   2314   3564  1076259  RISE       1
=======
\debugSerial:BUART:rx_last\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_last\/q          macrocell57   1250   1250  1076273  RISE       1
\debugSerial:BUART:rx_state_2\/main_6  macrocell51   2300   3550  1076273  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1
=======
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell54   1250   1250  1067382  RISE       1
MODIN5_1/main_3  macrocell54   2308   3558  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076269p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1068394  RISE       1
MODIN1_0/main_3  macrocell39   2304   3554  1076269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell38   1250   1250  1068134  RISE       1
MODIN1_1/main_3  macrocell38   2303   3553  1076270  RISE       1
=======
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_0  macrocell37   2236   3486  1076337  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_last\/q          macrocell41   1250   1250  1076336  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_6  macrocell35   2237   3487  1076336  RISE       1
=======
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1065694  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_0   macrocell40   2236   3486  1076337  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:txn\/q
Path End       : \debugSerial:BUART:txn\/main_0
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:txn\/q       macrocell42   1250   1250  1076341  RISE       1
\debugSerial:BUART:txn\/main_0  macrocell42   2232   3482  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:txn\/main_5
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1076626p
=======
Path Begin     : \xbeeSerial:BUART:rx_load_fifo\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076661p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3198
-------------------------------------   ---- 
End-of-path arrival time (ps)           3198
=======
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075726  RISE       1
\xbeeSerial:BUART:txn\/main_5                      macrocell26     3008   3198  1076626  RISE       1
=======
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_load_fifo\/q            macrocell33     1250   1250  1059640  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2292   3542  1076661  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1076641p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075726  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_4               macrocell29     2992   3182  1076641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_status_3\/q
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1079331p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
=======
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_status_3\/q       macrocell40    1250   1250  1079316  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_3  statusicell2   2267   3517  1079316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022430p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     6147   7397  13022430  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  10747  13022430  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2300  13047  13022430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \gpsSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 13022551p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13755
-------------------------------------   ----- 
End-of-path arrival time (ps)           13755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q            macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_counter_load\/main_1  macrocell21   6853   8103  13022551  RISE       1
\gpsSerial:BUART:rx_counter_load\/q       macrocell21   3350  11453  13022551  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/load   count7cell    2303  13755  13022551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13023011p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12646
-------------------------------------   ----- 
End-of-path arrival time (ps)           12646
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_status_3\/q       macrocell40    1250   1250  1079331  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_3  statusicell2   2252   3502  1079331  RISE       1
=======
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                macrocell59     1250   1250  13022430  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7  11396  12646  13023011  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020122p
=======
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13023969p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15354
-------------------------------------   ----- 
End-of-path arrival time (ps)           15354
=======
+ Data path delay                       11688
-------------------------------------   ----- 
End-of-path arrival time (ps)           11688
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13020122  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     8463   9713  13020122  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  13063  13020122  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2292  15354  13020122  RISE       1
=======
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q                macrocell60     1250   1250  13023502  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7  10438  11688  13023969  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:txn\/main_2
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13022281p
=======
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13024281p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15876
-------------------------------------   ----- 
End-of-path arrival time (ps)           15876
=======
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q  macrocell60   1250   1250  13022281  RISE       1
\gpsSerial:BUART:txn\/main_2    macrocell58  14626  15876  13022281  RISE       1
=======
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7  11186  11376  13024281  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \gpsSerial:BUART:sTX:TxSts\/clock
Path slack     : 13022775p
=======
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:tx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13024997p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
<<<<<<< HEAD
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18391
-------------------------------------   ----- 
End-of-path arrival time (ps)           18391
=======
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13160
-------------------------------------   ----- 
End-of-path arrival time (ps)           13160
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q        macrocell59    1250   1250  13020122  RISE       1
\gpsSerial:BUART:tx_status_0\/main_0  macrocell19   11466  12716  13022775  RISE       1
\gpsSerial:BUART:tx_status_0\/q       macrocell19    3350  16066  13022775  RISE       1
\gpsSerial:BUART:sTX:TxSts\/status_0  statusicell5   2326  18391  13022775  RISE       1
=======
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13024997  RISE       1
\gpsSerial:BUART:tx_state_0\/main_3                  macrocell60     9580  13160  13024997  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \gpsSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023164p
=======
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13024999p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13143
-------------------------------------   ----- 
End-of-path arrival time (ps)           13143
=======
+ Data path delay                       10658
-------------------------------------   ----- 
End-of-path arrival time (ps)           10658
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q            macrocell66   1250   1250  13023164  RISE       1
\gpsSerial:BUART:rx_counter_load\/main_2  macrocell21   6231   7481  13023164  RISE       1
\gpsSerial:BUART:rx_counter_load\/q       macrocell21   3350  10831  13023164  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/load   count7cell    2312  13143  13023164  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q                macrocell64     1250   1250  13022551  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   9408  10658  13024999  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1
=======
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
<<<<<<< HEAD
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13023503p
=======
Path End       : \gpsSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \gpsSerial:BUART:sTX:TxSts\/clock
Path slack     : 13025242p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12154
-------------------------------------   ----- 
End-of-path arrival time (ps)           12154
=======
+ Data path delay                       15924
-------------------------------------   ----- 
End-of-path arrival time (ps)           15924
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                macrocell59     1250   1250  13020122  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7  10904  12154  13023503  RISE       1
=======
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q        macrocell59    1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_status_0\/main_0  macrocell19    8416   9666  13025242  RISE       1
\gpsSerial:BUART:tx_status_0\/q       macrocell19    3350  13016  13025242  RISE       1
\gpsSerial:BUART:sTX:TxSts\/status_0  statusicell5   2909  15924  13025242  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13024669p
=======
Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \gpsSerial:BUART:txn\/main_3
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13025623p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
=======
+ Data path delay                       12534
-------------------------------------   ----- 
End-of-path arrival time (ps)           12534
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13023882  RISE       1
\gpsSerial:BUART:rx_state_0\/main_4  macrocell64  12237  13487  13024669  RISE       1
=======
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13025623  RISE       1
\gpsSerial:BUART:txn\/main_3                macrocell58     8164  12534  13025623  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13024669p
=======
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13027158p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13487
-------------------------------------   ----- 
End-of-path arrival time (ps)           13487
=======
+ Data path delay                       10998
-------------------------------------   ----- 
End-of-path arrival time (ps)           10998
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/q         macrocell67   1250   1250  13023882  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_4  macrocell65  12237  13487  13024669  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/q         macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_1  macrocell65   9748  10998  13027158  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13024864p
=======
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13027173p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
<<<<<<< HEAD
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16303
-------------------------------------   ----- 
End-of-path arrival time (ps)           16303
=======
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10983
-------------------------------------   ----- 
End-of-path arrival time (ps)           10983
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13024864  RISE       1
\gpsSerial:BUART:rx_status_4\/main_1                 macrocell23     2288   5868  13024864  RISE       1
\gpsSerial:BUART:rx_status_4\/q                      macrocell23     3350   9218  13024864  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_4                 statusicell6    7085  16303  13024864  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q        macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_status_3\/main_1  macrocell72   9733  10983  13027173  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1
=======
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13025120p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13027768p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
=======
+ Data path delay                       13399
-------------------------------------   ----- 
End-of-path arrival time (ps)           13399
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q      macrocell60   1250   1250  13022281  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_1  macrocell62  11787  13037  13025120  RISE       1
=======
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13027768  RISE       1
\gpsSerial:BUART:rx_status_4\/main_1                 macrocell23     2297   5877  13027768  RISE       1
\gpsSerial:BUART:rx_status_4\/q                      macrocell23     3350   9227  13027768  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_4                 statusicell6    4172  13399  13027768  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1
=======
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13025644p
=======
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13027854p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12512
-------------------------------------   ----- 
End-of-path arrival time (ps)           12512
=======
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13023882  RISE       1
\gpsSerial:BUART:rx_state_3\/main_4  macrocell66  11262  12512  13025644  RISE       1
=======
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q               macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_1  macrocell69   9053  10303  13027854  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13026452p
=======
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028524p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11705
-------------------------------------   ----- 
End-of-path arrival time (ps)           11705
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9632
-------------------------------------   ---- 
End-of-path arrival time (ps)           9632
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13020122  RISE       1
\gpsSerial:BUART:tx_state_0\/main_0  macrocell60  10455  11705  13026452  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q               macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_2  macrocell69   8382   9632  13028524  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13026531p
=======
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028683p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13022281  RISE       1
\gpsSerial:BUART:tx_state_2\/main_1  macrocell61  10376  11626  13026531  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q               macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_3  macrocell69   8223   9473  13028683  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13027089p
=======
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13029078p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9079
-------------------------------------   ---- 
End-of-path arrival time (ps)           9079
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13022281  RISE       1
\gpsSerial:BUART:tx_state_1\/main_1  macrocell59   9817  11067  13027089  RISE       1
=======
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_state_0\/main_0    macrocell64   7829   9079  13029078  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13027950p
=======
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13029260p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10207
-------------------------------------   ----- 
End-of-path arrival time (ps)           10207
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q               macrocell66   1250   1250  13023164  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_2  macrocell69   8957  10207  13027950  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q         macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_4  macrocell65   7647   8897  13029260  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1
=======
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13028035p
=======
Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13029319p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10122
-------------------------------------   ----- 
End-of-path arrival time (ps)           10122
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13028035  RISE       1
\gpsSerial:BUART:tx_state_0\/main_5  macrocell60   8872  10122  13028035  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:tx_state_1\/main_3  macrocell59   7588   8838  13029319  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
<<<<<<< HEAD
Path slack     : 13028074p
=======
Path slack     : 13029319p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13020830  RISE       1
\gpsSerial:BUART:tx_state_0\/main_4  macrocell60   8833  10083  13028074  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:tx_state_0\/main_4  macrocell60   7588   8838  13029319  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028482p
=======
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13029633p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
=======
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q               macrocell67   1250   1250  13023882  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_3  macrocell69   8425   9675  13028482  RISE       1
=======
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_state_3\/main_0    macrocell66   7274   8524  13029633  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
<<<<<<< HEAD
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028606p
=======
Path End       : \gpsSerial:BUART:rx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13029633p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9551
-------------------------------------   ---- 
End-of-path arrival time (ps)           9551
=======
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q        macrocell63   1250   1250  13024047  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_0  macrocell69   8301   9551  13028606  RISE       1
=======
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_state_2\/main_0    macrocell67   7274   8524  13029633  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:txn\/main_1
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13029088p
=======
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13029656p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
=======
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q  macrocell59   1250   1250  13020122  RISE       1
\gpsSerial:BUART:txn\/main_1    macrocell58   7818   9068  13029088  RISE       1
=======
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q        macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_status_3\/main_4  macrocell72   7250   8500  13029656  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:txn\/main_4
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13029128p
=======
Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029844p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
=======
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q  macrocell61   1250   1250  13020830  RISE       1
\gpsSerial:BUART:txn\/main_4    macrocell58   7779   9029  13029128  RISE       1
=======
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  13029844  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4563   5813  13029844  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1
=======
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029187p
=======
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13029953p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
=======
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q               macrocell64   1250   1250  13024462  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_1  macrocell69   7720   8970  13029187  RISE       1
=======
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q        macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_status_3\/main_3  macrocell72   6954   8204  13029953  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \gpsSerial:BUART:txn\/main_3
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13029360p
=======
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13029999p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8797
-------------------------------------   ---- 
End-of-path arrival time (ps)           8797
=======
+ Data path delay                       8157
-------------------------------------   ---- 
End-of-path arrival time (ps)           8157
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13029360  RISE       1
\gpsSerial:BUART:txn\/main_3                macrocell58     4427   8797  13029360  RISE       1
=======
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q         macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_3  macrocell65   6907   8157  13029999  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13029389p
=======
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13030071p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8768
-------------------------------------   ---- 
End-of-path arrival time (ps)           8768
=======
+ Data path delay                       8086
-------------------------------------   ---- 
End-of-path arrival time (ps)           8086
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13029389  RISE       1
\gpsSerial:BUART:tx_state_2\/main_4               macrocell61     8578   8768  13029389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13029414p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8742
-------------------------------------   ---- 
End-of-path arrival time (ps)           8742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13025557  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_2                macrocell62     8552   8742  13029414  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_state_2\/main_0  macrocell61   6836   8086  13030071  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13029951p
=======
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13030071p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8205
-------------------------------------   ---- 
End-of-path arrival time (ps)           8205
=======
+ Data path delay                       8086
-------------------------------------   ---- 
End-of-path arrival time (ps)           8086
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13029389  RISE       1
\gpsSerial:BUART:tx_state_1\/main_4               macrocell59     8015   8205  13029951  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q      macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_0  macrocell62   6836   8086  13030071  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
=======
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13030113p
=======
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:txn\/main_1
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13030073p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
=======
+ Data path delay                       8083
-------------------------------------   ---- 
End-of-path arrival time (ps)           8083
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13023882  RISE       1
\gpsSerial:BUART:rx_state_2\/main_4  macrocell67   6794   8044  13030113  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q  macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:txn\/main_1    macrocell58   6833   8083  13030073  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13030113p
=======
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13030118p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
=======
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q        macrocell67   1250   1250  13023882  RISE       1
\gpsSerial:BUART:rx_status_3\/main_4  macrocell72   6794   8044  13030113  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_state_0\/main_1  macrocell64   6789   8039  13030118  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:txn\/main_6
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13030278p
=======
Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13030180p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
=======
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q  macrocell62   1250   1250  13028035  RISE       1
\gpsSerial:BUART:txn\/main_6   macrocell58   6628   7878  13030278  RISE       1
=======
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_state_3\/main_2   macrocell66   6727   7977  13030180  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13030331p
=======
Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13030180p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
=======
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13025557  RISE       1
\gpsSerial:BUART:tx_state_1\/main_2               macrocell59     7636   7826  13030331  RISE       1
=======
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_state_2\/main_2   macrocell67   6727   7977  13030180  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13030339p
=======
Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13030190p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
=======
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13025557  RISE       1
\gpsSerial:BUART:tx_state_2\/main_2               macrocell61     7627   7817  13030339  RISE       1
=======
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_state_0\/main_2   macrocell64   6716   7966  13030190  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030490p
=======
Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13030606p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
=======
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q                macrocell64     1250   1250  13024462  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3917   5167  13030490  RISE       1
=======
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q      macrocell70   1250   1250  13026938  RISE       1
\gpsSerial:BUART:rx_state_0\/main_8  macrocell64   6301   7551  13030606  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:pollcount_1\/main_0
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13030600p
=======
Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13030950p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7557
-------------------------------------   ---- 
End-of-path arrival time (ps)           7557
=======
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13030600  RISE       1
\gpsSerial:BUART:pollcount_1\/main_0        macrocell70   5617   7557  13030600  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:tx_state_2\/main_3  macrocell61   5957   7207  13030950  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13030619p
=======
Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13030950p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
=======
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13030600  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_0   macrocell68   5597   7537  13030619  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q      macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_3  macrocell62   5957   7207  13030950  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1
=======
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:tx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13030649p
=======
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13031031p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7507
-------------------------------------   ---- 
End-of-path arrival time (ps)           7507
=======
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13028387  RISE       1
\gpsSerial:BUART:tx_state_0\/main_3                  macrocell60     3927   7507  13030649  RISE       1
=======
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_status_3\/main_0   macrocell72   5875   7125  13031031  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
=======
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13030666p
=======
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13031572p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
=======
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13023164  RISE       1
\gpsSerial:BUART:rx_state_2\/main_3  macrocell67   6241   7491  13030666  RISE       1
=======
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:tx_state_1\/main_2               macrocell59     6395   6585  13031572  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13030666p
=======
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13031572p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
=======
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q        macrocell66   1250   1250  13023164  RISE       1
\gpsSerial:BUART:rx_status_3\/main_3  macrocell72   6241   7491  13030666  RISE       1
=======
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:tx_state_0\/main_2               macrocell60     6395   6585  13031572  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13031007p
=======
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13031646p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
=======
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13028035  RISE       1
\gpsSerial:BUART:tx_state_1\/main_5  macrocell59   5900   7150  13031007  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_state_3\/main_1  macrocell66   5261   6511  13031646  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13031030p
=======
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031646p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
=======
+ Data path delay                       6511
-------------------------------------   ---- 
End-of-path arrival time (ps)           6511
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13023164  RISE       1
\gpsSerial:BUART:rx_state_3\/main_3  macrocell66   5877   7127  13031030  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13022551  RISE       1
\gpsSerial:BUART:rx_state_2\/main_1  macrocell67   5261   6511  13031646  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031262p
=======
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031763p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
=======
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13025557  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4205   4395  13031262  RISE       1
=======
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q         macrocell63     1250   1250  13023983  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   2643   3893  13031763  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1
=======
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
<<<<<<< HEAD
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031319p
=======
Path End       : \gpsSerial:BUART:txn\/main_2
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13031833p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
=======
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q                macrocell60     1250   1250  13022281  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3088   4338  13031319  RISE       1
=======
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q  macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:txn\/main_2    macrocell58   5074   6324  13031833  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1
=======
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031512p
=======
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13031878p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
=======
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13024047  RISE       1
\gpsSerial:BUART:rx_state_2\/main_0    macrocell67   5394   6644  13031512  RISE       1
=======
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:tx_state_2\/main_1  macrocell61   5029   6279  13031878  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13031512p
=======
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13031878p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
=======
+ Data path delay                       6279
-------------------------------------   ---- 
End-of-path arrival time (ps)           6279
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13024047  RISE       1
\gpsSerial:BUART:rx_status_3\/main_0   macrocell72   5394   6644  13031512  RISE       1
=======
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q      macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_1  macrocell62   5029   6279  13031878  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13031551p
=======
Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:txn\/main_4
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13031899p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6606
-------------------------------------   ---- 
End-of-path arrival time (ps)           6606
=======
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031551  RISE       1
\gpsSerial:BUART:rx_state_3\/main_7         macrocell66   4666   6606  13031551  RISE       1
=======
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q  macrocell61   1250   1250  13023171  RISE       1
\gpsSerial:BUART:txn\/main_4    macrocell58   5008   6258  13031899  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



<<<<<<< HEAD
++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13031564p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13028035  RISE       1
\gpsSerial:BUART:tx_state_2\/main_5  macrocell61   5343   6593  13031564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:pollcount_0\/main_0
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13031676p
=======
++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032004p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6480
-------------------------------------   ---- 
End-of-path arrival time (ps)           6480
=======
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13030600  RISE       1
\gpsSerial:BUART:pollcount_0\/main_0        macrocell71   4540   6480  13031676  RISE       1
=======
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_2  macrocell65   4903   6153  13032004  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1
=======
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
<<<<<<< HEAD
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031764p
=======
Path End       : \gpsSerial:BUART:rx_status_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13032015p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
=======
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  13031764  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   2642   3892  13031764  RISE       1
=======
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13029844  RISE       1
\gpsSerial:BUART:rx_status_3\/main_2  macrocell72   4892   6142  13032015  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031784p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q         macrocell63     1250   1250  13024047  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   2623   3873  13031784  RISE       1
=======
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_state_3\/main_4  macrocell66   4682   5932  13032224  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031938p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13024462  RISE       1
\gpsSerial:BUART:rx_state_2\/main_1  macrocell67   4968   6218  13031938  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_state_2\/main_4  macrocell67   4682   5932  13032224  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13031938p
=======
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13032283p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6218
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
=======
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q        macrocell64   1250   1250  13024462  RISE       1
\gpsSerial:BUART:rx_status_3\/main_1  macrocell72   4968   6218  13031938  RISE       1
=======
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:tx_state_2\/main_2               macrocell61     5684   5874  13032283  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
<<<<<<< HEAD
Path slack     : 13031941p
=======
Path slack     : 13032283p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
=======
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q      macrocell61   1250   1250  13020830  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_3  macrocell62   4966   6216  13031941  RISE       1
=======
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13024281  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_2                macrocell62     5684   5874  13032283  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13031995p
=======
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032403p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
=======
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q      macrocell59   1250   1250  13020122  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_0  macrocell62   4911   6161  13031995  RISE       1
=======
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_0  macrocell65   4504   5754  13032403  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1
=======
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_0\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032121p
=======
Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13032473p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
=======
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031551  RISE       1
\gpsSerial:BUART:rx_state_0\/main_7         macrocell64   4096   6036  13032121  RISE       1
=======
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13032473  RISE       1
\gpsSerial:BUART:tx_state_1\/main_5  macrocell59   4434   5684  13032473  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032121p
=======
Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13032473p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
=======
+ Data path delay                       5684
-------------------------------------   ---- 
End-of-path arrival time (ps)           5684
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031551  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_7       macrocell65   4096   6036  13032121  RISE       1
=======
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13032473  RISE       1
\gpsSerial:BUART:tx_state_0\/main_5  macrocell60   4434   5684  13032473  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:pollcount_1\/main_1
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13032227p
=======
Path Begin     : \gpsSerial:BUART:rx_load_fifo\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032872p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
=======
+ Data path delay                       5665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5665
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032227  RISE       1
\gpsSerial:BUART:pollcount_1\/main_1        macrocell70   3990   5930  13032227  RISE       1
=======
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_load_fifo\/q            macrocell65     1250   1250  13028555  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4415   5665  13032872  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1
=======
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032240p
=======
Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_10
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033054p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
=======
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032227  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_1   macrocell68   3977   5917  13032240  RISE       1
=======
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13026797  RISE       1
\gpsSerial:BUART:rx_state_0\/main_10  macrocell64   3853   5103  13033054  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13032398p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031764  RISE       1
\gpsSerial:BUART:rx_state_2\/main_2   macrocell67   4509   5759  13032398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13032398p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031764  RISE       1
\gpsSerial:BUART:rx_status_3\/main_2  macrocell72   4509   5759  13032398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032555p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13023164  RISE       1
\gpsSerial:BUART:rx_state_0\/main_3  macrocell64   4352   5602  13032555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032555p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q         macrocell66   1250   1250  13023164  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_3  macrocell65   4352   5602  13032555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032573p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033161p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
=======
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13032573  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_2   macrocell68   3644   5584  13032573  RISE       1
=======
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033161  RISE       1
\gpsSerial:BUART:rx_state_3\/main_5         macrocell66   3055   4995  13033161  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13032766p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033161p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
=======
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13025557  RISE       1
\gpsSerial:BUART:tx_state_0\/main_2               macrocell60     5201   5391  13032766  RISE       1
=======
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033161  RISE       1
\gpsSerial:BUART:rx_state_2\/main_5         macrocell67   3055   4995  13033161  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13032774p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_0\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033169p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
=======
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  13029003  RISE       1
\gpsSerial:BUART:rx_status_3\/main_5  macrocell72   4133   5383  13032774  RISE       1
=======
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033152  RISE       1
\gpsSerial:BUART:rx_state_0\/main_7         macrocell64   3048   4988  13033169  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



<<<<<<< HEAD
++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13032839p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13020830  RISE       1
\gpsSerial:BUART:tx_state_2\/main_3  macrocell61   4068   5318  13032839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13032856p
=======
++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_0\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033172p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
=======
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032856  RISE       1
\gpsSerial:BUART:rx_state_3\/main_5         macrocell66   3360   5300  13032856  RISE       1
=======
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033149  RISE       1
\gpsSerial:BUART:rx_state_0\/main_6         macrocell64   3045   4985  13033172  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13032857p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033182p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
=======
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13020830  RISE       1
\gpsSerial:BUART:tx_state_1\/main_3  macrocell59   4050   5300  13032857  RISE       1
=======
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033161  RISE       1
\gpsSerial:BUART:rx_state_0\/main_5         macrocell64   3035   4975  13033182  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_3\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13032859p
=======
Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033185p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
=======
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032859  RISE       1
\gpsSerial:BUART:rx_state_3\/main_6         macrocell66   3358   5298  13032859  RISE       1
=======
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13026797  RISE       1
\gpsSerial:BUART:rx_status_3\/main_7  macrocell72   3721   4971  13033185  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_0\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032876p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033290p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
=======
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032859  RISE       1
\gpsSerial:BUART:rx_state_0\/main_6         macrocell64   3341   5281  13032876  RISE       1
=======
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033152  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_7       macrocell65   2927   4867  13033290  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
<<<<<<< HEAD
Path slack     : 13032876p
=======
Path slack     : 13033291p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
=======
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032859  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_6       macrocell65   3341   5281  13032876  RISE       1
=======
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033149  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_6       macrocell65   2926   4866  13033291  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_load_fifo\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032877p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033295p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
=======
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_load_fifo\/q            macrocell65     1250   1250  13025618  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4410   5660  13032877  RISE       1
=======
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033161  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_5       macrocell65   2921   4861  13033295  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032879p
=======
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033366p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
=======
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032856  RISE       1
\gpsSerial:BUART:rx_state_0\/main_5         macrocell64   3337   5277  13032879  RISE       1
=======
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q        macrocell63   1250   1250  13023983  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_0  macrocell69   3541   4791  13033366  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032879p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:pollcount_1\/main_0
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13033401p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
=======
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032856  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_5       macrocell65   3337   5277  13032879  RISE       1
=======
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033401  RISE       1
\gpsSerial:BUART:pollcount_1\/main_0        macrocell70   2815   4755  13033401  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13032926p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:pollcount_0\/main_0
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033401p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
=======
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13020122  RISE       1
\gpsSerial:BUART:tx_state_2\/main_0  macrocell61   3981   5231  13032926  RISE       1
=======
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033401  RISE       1
\gpsSerial:BUART:pollcount_0\/main_0        macrocell71   2815   4755  13033401  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033207p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:pollcount_1\/main_1
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13033406p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13027600  RISE       1
\gpsSerial:BUART:rx_status_3\/main_7  macrocell72   3699   4949  13033207  RISE       1
=======
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033406  RISE       1
\gpsSerial:BUART:pollcount_1\/main_1        macrocell70   2810   4750  13033406  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:pollcount_1\/main_4
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13033216p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:pollcount_0\/main_1
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033406p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13027600  RISE       1
\gpsSerial:BUART:pollcount_1\/main_4  macrocell70   3690   4940  13033216  RISE       1
=======
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033406  RISE       1
\gpsSerial:BUART:pollcount_0\/main_1        macrocell71   2810   4750  13033406  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:pollcount_0\/main_1
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033303p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032227  RISE       1
\gpsSerial:BUART:pollcount_0\/main_1        macrocell71   2914   4854  13033303  RISE       1
=======
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033406  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_1   macrocell68   2799   4739  13033418  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:txn\/main_5
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13033308p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13029389  RISE       1
\gpsSerial:BUART:txn\/main_5                      macrocell58     4659   4849  13033308  RISE       1
=======
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033401  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_0   macrocell68   2792   4732  13033425  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033324p
=======
Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033475p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
=======
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031764  RISE       1
\gpsSerial:BUART:rx_state_0\/main_2   macrocell64   3582   4832  13033324  RISE       1
=======
\gpsSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  13026938  RISE       1
\gpsSerial:BUART:rx_status_3\/main_5  macrocell72   3432   4682  13033475  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033324p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  13031764  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_2  macrocell65   3582   4832  13033324  RISE       1
=======
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13024193  RISE       1
\gpsSerial:BUART:rx_state_0\/main_4  macrocell64   3262   4512  13033645  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033329p
=======
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13033702p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
=======
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13024047  RISE       1
\gpsSerial:BUART:rx_state_0\/main_0    macrocell64   3578   4828  13033329  RISE       1
=======
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033702  RISE       1
\gpsSerial:BUART:tx_state_1\/main_4               macrocell59     4264   4454  13033702  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033329p
=======
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033901p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
=======
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13024047  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_0  macrocell65   3578   4828  13033329  RISE       1
=======
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033901  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_2   macrocell68   2316   4256  13033901  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1
=======
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033335p
=======
Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:pollcount_1\/main_4
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13033954p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
=======
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031764  RISE       1
\gpsSerial:BUART:rx_state_3\/main_2   macrocell66   3571   4821  13033335  RISE       1
=======
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13026797  RISE       1
\gpsSerial:BUART:pollcount_1\/main_4  macrocell70   2952   4202  13033954  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
=======
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033342p
=======
Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:pollcount_0\/main_3
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033954p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
=======
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13024047  RISE       1
\gpsSerial:BUART:rx_state_3\/main_0    macrocell66   3565   4815  13033342  RISE       1
=======
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13026797  RISE       1
\gpsSerial:BUART:pollcount_0\/main_3  macrocell71   2952   4202  13033954  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
=======
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13033447p
=======
Path Begin     : \gpsSerial:BUART:rx_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033985p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4709
-------------------------------------   ---- 
End-of-path arrival time (ps)           4709
=======
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
=======
\gpsSerial:BUART:rx_last\/clock_0                          macrocell73         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13020122  RISE       1
\gpsSerial:BUART:tx_state_1\/main_0  macrocell59   3459   4709  13033447  RISE       1
=======
\gpsSerial:BUART:rx_last\/q          macrocell73   1250   1250  13033985  RISE       1
\gpsSerial:BUART:rx_state_2\/main_9  macrocell67   2922   4172  13033985  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033634p
=======
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13034005p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
=======
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13024462  RISE       1
\gpsSerial:BUART:rx_state_3\/main_1  macrocell66   3272   4522  13033634  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_state_0\/main_3  macrocell64   2902   4152  13034005  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033641p
=======
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13034010p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
=======
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13024462  RISE       1
\gpsSerial:BUART:rx_state_0\/main_1  macrocell64   3266   4516  13033641  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_state_3\/main_3  macrocell66   2897   4147  13034010  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033641p
=======
Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13034010p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
=======
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q         macrocell64   1250   1250  13024462  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_1  macrocell65   3266   4516  13033641  RISE       1
=======
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13025224  RISE       1
\gpsSerial:BUART:rx_state_2\/main_3  macrocell67   2897   4147  13034010  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1
=======
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033698p
=======
Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:txn\/main_6
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13034087p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
=======
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q      macrocell70   1250   1250  13029003  RISE       1
\gpsSerial:BUART:rx_state_0\/main_8  macrocell64   3208   4458  13033698  RISE       1
=======
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q  macrocell62   1250   1250  13032473  RISE       1
\gpsSerial:BUART:txn\/main_6   macrocell58   2820   4070  13034087  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1
=======
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13033822p
=======
Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13034088p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
=======
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
=======
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13022281  RISE       1
\gpsSerial:BUART:tx_state_0\/main_1  macrocell60   3085   4335  13033822  RISE       1
=======
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13032473  RISE       1
\gpsSerial:BUART:tx_state_2\/main_5  macrocell61   2819   4069  13034088  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_2\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033887p
=======
Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:pollcount_1\/main_2
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13034258p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
=======
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031551  RISE       1
\gpsSerial:BUART:rx_state_2\/main_7         macrocell67   2330   4270  13033887  RISE       1
=======
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  13026938  RISE       1
\gpsSerial:BUART:pollcount_1\/main_2  macrocell70   2649   3899  13034258  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
=======
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_2\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033888p
=======
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13034359p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
=======
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032859  RISE       1
\gpsSerial:BUART:rx_state_2\/main_6         macrocell67   2329   4269  13033888  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_state_1\/main_0  macrocell59   2548   3798  13034359  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13033889p
=======
Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13034359p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
=======
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032856  RISE       1
\gpsSerial:BUART:rx_state_2\/main_5         macrocell67   2328   4268  13033889  RISE       1
=======
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13022430  RISE       1
\gpsSerial:BUART:tx_state_0\/main_0  macrocell60   2548   3798  13034359  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:pollcount_0\/main_3
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13034098p
=======
Path Begin     : \gpsSerial:BUART:txn\/q
Path End       : \gpsSerial:BUART:txn\/main_0
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13034594p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
=======
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13027600  RISE       1
\gpsSerial:BUART:pollcount_0\/main_3  macrocell71   2808   4058  13034098  RISE       1
=======
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:txn\/q       macrocell58   1250   1250  13034594  RISE       1
\gpsSerial:BUART:txn\/main_0  macrocell58   2313   3563  13034594  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_10
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13034133p
=======
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13034671p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
=======
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13027600  RISE       1
\gpsSerial:BUART:rx_state_0\/main_10  macrocell64   2774   4024  13034133  RISE       1
=======
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:tx_state_1\/main_1  macrocell59   2236   3486  13034671  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:rx_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13034597p
=======
Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13034671p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
=======
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:rx_last\/clock_0                          macrocell73         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\gpsSerial:BUART:rx_last\/q          macrocell73   1250   1250  13034597  RISE       1
\gpsSerial:BUART:rx_state_2\/main_9  macrocell67   2310   3560  13034597  RISE       1
=======
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13023502  RISE       1
\gpsSerial:BUART:tx_state_0\/main_1  macrocell60   2236   3486  13034671  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:pollcount_1\/main_2
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13034619p
=======
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13035327p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
=======
+ Data path delay                       2829
-------------------------------------   ---- 
End-of-path arrival time (ps)           2829
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  13029003  RISE       1
\gpsSerial:BUART:pollcount_1\/main_2  macrocell70   2287   3537  13034619  RISE       1
=======
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033702  RISE       1
\gpsSerial:BUART:tx_state_2\/main_4               macrocell61     2639   2829  13035327  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1
=======
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \gpsSerial:BUART:txn\/q
Path End       : \gpsSerial:BUART:txn\/main_0
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13034623p
=======
Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:txn\/main_5
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13035340p
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
=======
+ Data path delay                       2816
-------------------------------------   ---- 
End-of-path arrival time (ps)           2816
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:txn\/q       macrocell58   1250   1250  13034623  RISE       1
\gpsSerial:BUART:txn\/main_0  macrocell58   2284   3534  13034623  RISE       1
=======
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13033702  RISE       1
\gpsSerial:BUART:txn\/main_5                      macrocell58     2626   2816  13035340  RISE       1
>>>>>>> 6765c86c158e72ebd2438584a7341d17ff362fc0

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_status_3\/q
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13035557p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5609
-------------------------------------   ---- 
End-of-path arrival time (ps)           5609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_status_3\/q       macrocell72    1250   1250  13035557  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_3  statusicell6   4359   5609  13035557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

