
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v' to AST representation.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_25'.
Generating RTLIL representation for module `\dual_port_ram'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_05'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_24'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_04'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_23'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_03'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_22'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_02'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_21'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_01'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_20'.
Generating RTLIL representation for module `\weight_cache_2048_8_0_weight_init_00'.
Generating RTLIL representation for module `\accumulator_24_30_4'.
Generating RTLIL representation for module `\dot_product_16_8_30_4'.
Generating RTLIL representation for module `\dsp_block_16_8_true'.
Generating RTLIL representation for module `\dsp_block_16_8_false'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dsp_block_16_8_false
root of   0 design levels: dsp_block_16_8_true 
root of   1 design levels: dot_product_16_8_30_4
root of   0 design levels: accumulator_24_30_4 
root of   1 design levels: weight_cache_2048_8_0_weight_init_00
root of   1 design levels: weight_cache_2048_8_0_weight_init_20
root of   1 design levels: weight_cache_2048_8_0_weight_init_01
root of   1 design levels: weight_cache_2048_8_0_weight_init_21
root of   1 design levels: weight_cache_2048_8_0_weight_init_02
root of   1 design levels: weight_cache_2048_8_0_weight_init_22
root of   1 design levels: weight_cache_2048_8_0_weight_init_03
root of   1 design levels: weight_cache_2048_8_0_weight_init_23
root of   1 design levels: weight_cache_2048_8_0_weight_init_04
root of   1 design levels: weight_cache_2048_8_0_weight_init_24
root of   1 design levels: weight_cache_2048_8_0_weight_init_05
root of   0 design levels: dual_port_ram       
root of   1 design levels: weight_cache_2048_8_0_weight_init_25
root of   2 design levels: processing_element  
Automatically selected processing_element as design top module.

2.2. Analyzing design hierarchy..
Top module:  \processing_element
Used module:     \weight_cache_2048_8_0_weight_init_25
Used module:         \dual_port_ram
Used module:     \weight_cache_2048_8_0_weight_init_05
Used module:     \weight_cache_2048_8_0_weight_init_24
Used module:     \weight_cache_2048_8_0_weight_init_04
Used module:     \weight_cache_2048_8_0_weight_init_23
Used module:     \weight_cache_2048_8_0_weight_init_03
Used module:     \weight_cache_2048_8_0_weight_init_22
Used module:     \weight_cache_2048_8_0_weight_init_02
Used module:     \weight_cache_2048_8_0_weight_init_21
Used module:     \weight_cache_2048_8_0_weight_init_01
Used module:     \weight_cache_2048_8_0_weight_init_20
Used module:     \weight_cache_2048_8_0_weight_init_00
Used module:     \accumulator_24_30_4
Used module:     \dot_product_16_8_30_4
Used module:         \dsp_block_16_8_true
Used module:         \dsp_block_16_8_false
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Generating RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Parameter \DATA_WIDTH = 8
Parameter \ADDR_WIDTH = 11
Found cached RTLIL representation for module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.

2.4. Analyzing design hierarchy..
Top module:  \processing_element
Used module:     \weight_cache_2048_8_0_weight_init_25
Used module:         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram
Used module:     \weight_cache_2048_8_0_weight_init_05
Used module:     \weight_cache_2048_8_0_weight_init_24
Used module:     \weight_cache_2048_8_0_weight_init_04
Used module:     \weight_cache_2048_8_0_weight_init_23
Used module:     \weight_cache_2048_8_0_weight_init_03
Used module:     \weight_cache_2048_8_0_weight_init_22
Used module:     \weight_cache_2048_8_0_weight_init_02
Used module:     \weight_cache_2048_8_0_weight_init_21
Used module:     \weight_cache_2048_8_0_weight_init_01
Used module:     \weight_cache_2048_8_0_weight_init_20
Used module:     \weight_cache_2048_8_0_weight_init_00
Used module:     \accumulator_24_30_4
Used module:     \dot_product_16_8_30_4
Used module:         \dsp_block_16_8_true
Used module:         \dsp_block_16_8_false

2.5. Analyzing design hierarchy..
Top module:  \processing_element
Used module:     \weight_cache_2048_8_0_weight_init_25
Used module:         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram
Used module:     \weight_cache_2048_8_0_weight_init_05
Used module:     \weight_cache_2048_8_0_weight_init_24
Used module:     \weight_cache_2048_8_0_weight_init_04
Used module:     \weight_cache_2048_8_0_weight_init_23
Used module:     \weight_cache_2048_8_0_weight_init_03
Used module:     \weight_cache_2048_8_0_weight_init_22
Used module:     \weight_cache_2048_8_0_weight_init_02
Used module:     \weight_cache_2048_8_0_weight_init_21
Used module:     \weight_cache_2048_8_0_weight_init_01
Used module:     \weight_cache_2048_8_0_weight_init_20
Used module:     \weight_cache_2048_8_0_weight_init_00
Used module:     \accumulator_24_30_4
Used module:     \dot_product_16_8_30_4
Used module:         \dsp_block_16_8_true
Used module:         \dsp_block_16_8_false
Removing unused module `\dual_port_ram'.
Removed 1 unused modules.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_25_inst_5_2.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_25_inst_5_2.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_05_inst_5_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_05_inst_5_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_24_inst_4_2.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_24_inst_4_2.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_04_inst_4_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_04_inst_4_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_23_inst_3_2.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_23_inst_3_2.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_03_inst_3_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_03_inst_3_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_22_inst_2_2.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_22_inst_2_2.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_02_inst_2_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_02_inst_2_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_21_inst_1_2.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_21_inst_1_2.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_01_inst_1_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_01_inst_1_0.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_20_inst_0_2.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_20_inst_0_2.wdata0 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_00_inst_0_0.wdata1 from 32 bits to 8 bits.
Warning: Resizing cell port processing_element.weight_cache_2048_8_0_weight_init_00_inst_0_0.wdata0 from 32 bits to 8 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89 in module dsp_block_16_8_false.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84 in module dsp_block_16_8_true.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82 in module dot_product_16_8_30_4.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76 in module accumulator_24_30_4.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:685$104 in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:676$96 in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5 in module processing_element.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 32 redundant assignments.
Promoted 62 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89'.
     1/5: $0\by_reg[7:0]
     2/5: $0\bx_reg[15:0]
     3/5: $0\ay_reg[7:0]
     4/5: $0\ax_reg[15:0]
     5/5: $0\resulta[23:0]
Creating decoders for process `\dsp_block_16_8_true.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84'.
     1/5: $0\by_reg[7:0]
     2/5: $0\bx_reg[15:0]
     3/5: $0\ay_reg[7:0]
     4/5: $0\ax_reg[15:0]
     5/5: $0\resulta[23:0]
Creating decoders for process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
     1/17: $0\r_pipeline_1[0:0]
     2/17: $0\w_pipeline_3_1[7:0]
     3/17: $0\f_pipeline_3_1[15:0]
     4/17: $0\w_pipeline_2_1[7:0]
     5/17: $0\f_pipeline_2_1[15:0]
     6/17: $0\w_pipeline_1_1[7:0]
     7/17: $0\f_pipeline_1_1[15:0]
     8/17: $0\w_pipeline_0_1[7:0]
     9/17: $0\f_pipeline_0_1[15:0]
    10/17: $0\w_pipeline_3_0[7:0]
    11/17: $0\f_pipeline_3_0[15:0]
    12/17: $0\w_pipeline_2_0[7:0]
    13/17: $0\f_pipeline_2_0[15:0]
    14/17: $0\w_pipeline_1_0[7:0]
    15/17: $0\f_pipeline_1_0[15:0]
    16/17: $0\w_pipeline_0_0[7:0]
    17/17: $0\f_pipeline_0_0[15:0]
Creating decoders for process `\accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
     1/6: $0\in_reg[29:0]
     2/6: $0\cir_shift_reg_3[29:0]
     3/6: $0\cir_shift_reg_2[29:0]
     4/6: $0\cir_shift_reg_1[29:0]
     5/6: $0\cir_shift_reg_0[29:0]
     6/6: $0\out_reg[29:0]
Creating decoders for process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1164$75'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1119$74'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1074$73'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_21.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1028$72'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:983$71'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_22.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:938$70'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:893$69'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_23.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:848$68'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:803$67'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:758$66'.
Creating decoders for process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:713$65'.
Creating decoders for process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:685$104'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:687$95_EN[7:0]$110
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:687$95_DATA[7:0]$109
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:687$95_ADDR[10:0]$108
     4/4: $0\out2[7:0]
Creating decoders for process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:676$96'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:678$94_EN[7:0]$102
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:678$94_DATA[7:0]$101
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:678$94_ADDR[10:0]$100
     4/4: $0\out1[7:0]
Creating decoders for process `\weight_cache_2048_8_0_weight_init_25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:623$46'.
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:404$20'.
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
     1/24: $0\valid_11[0:0]
     2/24: $0\valid_10[0:0]
     3/24: $0\valid_9[0:0]
     4/24: $0\valid_8[0:0]
     5/24: $0\valid_7[0:0]
     6/24: $0\valid_6[0:0]
     7/24: $0\valid_5[0:0]
     8/24: $0\valid_4[0:0]
     9/24: $0\valid_3[0:0]
    10/24: $0\valid_2[0:0]
    11/24: $0\valid_1[0:0]
    12/24: $0\valid_0[0:0]
    13/24: $0\done_6[0:0]
    14/24: $0\done_5[0:0]
    15/24: $0\done_4[0:0]
    16/24: $0\done_3[0:0]
    17/24: $0\done_2[0:0]
    18/24: $0\done_1[0:0]
    19/24: $0\done[0:0]
    20/24: $0\T_counter[15:0]
    21/24: $0\C_counter[1:0]
    22/24: $0\L_counter[1:0]
    23/24: $0\offset[10:0]
    24/24: $0\base_addr[10:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
     1/24: $0\if_reg_5_3[15:0]
     2/24: $0\if_reg_5_2[15:0]
     3/24: $0\if_reg_5_1[15:0]
     4/24: $0\if_reg_5_0[15:0]
     5/24: $0\if_reg_4_3[15:0]
     6/24: $0\if_reg_4_2[15:0]
     7/24: $0\if_reg_4_1[15:0]
     8/24: $0\if_reg_4_0[15:0]
     9/24: $0\if_reg_3_3[15:0]
    10/24: $0\if_reg_3_2[15:0]
    11/24: $0\if_reg_3_1[15:0]
    12/24: $0\if_reg_3_0[15:0]
    13/24: $0\if_reg_2_3[15:0]
    14/24: $0\if_reg_2_2[15:0]
    15/24: $0\if_reg_2_1[15:0]
    16/24: $0\if_reg_2_0[15:0]
    17/24: $0\if_reg_1_3[15:0]
    18/24: $0\if_reg_1_2[15:0]
    19/24: $0\if_reg_1_1[15:0]
    20/24: $0\if_reg_1_0[15:0]
    21/24: $0\if_reg_0_3[15:0]
    22/24: $0\if_reg_0_2[15:0]
    23/24: $0\if_reg_0_1[15:0]
    24/24: $0\if_reg_0_0[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\processing_element.\weight_cache_addr' from process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:404$20'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dsp_block_16_8_false.\resulta' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\ax_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\ay_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\bx_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\dsp_block_16_8_false.\by_reg' using process `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\dsp_block_16_8_true.\resulta' using process `\dsp_block_16_8_true.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\dsp_block_16_8_true.\ax_reg' using process `\dsp_block_16_8_true.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\dsp_block_16_8_true.\ay_reg' using process `\dsp_block_16_8_true.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\dsp_block_16_8_true.\bx_reg' using process `\dsp_block_16_8_true.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\dsp_block_16_8_true.\by_reg' using process `\dsp_block_16_8_true.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_0_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_0_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_0_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_0_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_1_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_1_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_1_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_1_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_2_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_2_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_2_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_2_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_3_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_3_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\f_pipeline_3_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\w_pipeline_3_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\r_pipeline_0' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\dot_product_16_8_30_4.\r_pipeline_1' using process `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `\accumulator_24_30_4.\cir_shift_reg_0' using process `\accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `\accumulator_24_30_4.\cir_shift_reg_1' using process `\accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
  created $dff cell `$procdff$570' with positive edge clock.
Creating register for signal `\accumulator_24_30_4.\cir_shift_reg_2' using process `\accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
  created $dff cell `$procdff$571' with positive edge clock.
Creating register for signal `\accumulator_24_30_4.\cir_shift_reg_3' using process `\accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
  created $dff cell `$procdff$572' with positive edge clock.
Creating register for signal `\accumulator_24_30_4.\out_reg' using process `\accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
  created $dff cell `$procdff$573' with positive edge clock.
Creating register for signal `\accumulator_24_30_4.\in_reg' using process `\accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
  created $dff cell `$procdff$574' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1164$75'.
  created $dff cell `$procdff$575' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1164$75'.
  created $dff cell `$procdff$576' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1164$75'.
  created $dff cell `$procdff$577' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_00.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1164$75'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_20.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1119$74'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_20.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1119$74'.
  created $dff cell `$procdff$580' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_20.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1119$74'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_20.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1119$74'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1074$73'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1074$73'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1074$73'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_01.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1074$73'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_21.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_21.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1028$72'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_21.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_21.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1028$72'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_21.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_21.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1028$72'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_21.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_21.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1028$72'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:983$71'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:983$71'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:983$71'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_02.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:983$71'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_22.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_22.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:938$70'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_22.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_22.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:938$70'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_22.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_22.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:938$70'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_22.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_22.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:938$70'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:893$69'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:893$69'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:893$69'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_03.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:893$69'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_23.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_23.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:848$68'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_23.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_23.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:848$68'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_23.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_23.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:848$68'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_23.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_23.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:848$68'.
  created $dff cell `$procdff$606' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:803$67'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:803$67'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:803$67'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_04.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:803$67'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_24.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:758$66'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_24.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:758$66'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_24.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:758$66'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_24.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:758$66'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:713$65'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:713$65'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:713$65'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_05.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:713$65'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.\out2' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:685$104'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:687$95_ADDR' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:685$104'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:687$95_DATA' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:685$104'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:687$95_EN' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:685$104'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.\out1' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:676$96'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:678$94_ADDR' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:676$96'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:678$94_DATA' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:676$96'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:678$94_EN' using process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:676$96'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_25.\addr0_reg' using process `\weight_cache_2048_8_0_weight_init_25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:623$46'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_25.\addr1_reg' using process `\weight_cache_2048_8_0_weight_init_25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:623$46'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_25.\pipeline0_reg_0' using process `\weight_cache_2048_8_0_weight_init_25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:623$46'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\weight_cache_2048_8_0_weight_init_25.\pipeline1_reg_0' using process `\weight_cache_2048_8_0_weight_init_25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:623$46'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\processing_element.\base_addr' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\processing_element.\offset' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\processing_element.\L_counter' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\processing_element.\C_counter' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\processing_element.\T_counter' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\processing_element.\done' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\processing_element.\done_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\processing_element.\done_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\processing_element.\done_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\processing_element.\done_4' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\processing_element.\done_5' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\processing_element.\done_6' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\processing_element.\valid_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\processing_element.\valid_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\processing_element.\valid_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\processing_element.\valid_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\processing_element.\valid_4' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\processing_element.\valid_5' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\processing_element.\valid_6' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\processing_element.\valid_7' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\processing_element.\valid_8' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\processing_element.\valid_9' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\processing_element.\valid_10' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\processing_element.\valid_11' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\processing_element.\next_valid' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_0_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_0_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_0_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_0_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_1_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_1_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_1_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_1_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_2_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_2_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_2_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_2_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_3_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_3_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_3_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_3_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_4_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_4_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_4_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_4_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_5_0' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_5_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_5_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\processing_element.\if_reg_5_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\processing_element.\reset_1' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\processing_element.\reset_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\processing_element.\reset_3' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\processing_element.\next_reset' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\processing_element.\next_reset_2' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
  created $dff cell `$procdff$684' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89'.
Removing empty process `dsp_block_16_8_false.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1433$89'.
Found and cleaned up 1 empty switch in `\dsp_block_16_8_true.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84'.
Removing empty process `dsp_block_16_8_true.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1377$84'.
Found and cleaned up 1 empty switch in `\dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
Removing empty process `dot_product_16_8_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1271$82'.
Found and cleaned up 3 empty switches in `\accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
Removing empty process `accumulator_24_30_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1206$76'.
Removing empty process `weight_cache_2048_8_0_weight_init_00.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1164$75'.
Removing empty process `weight_cache_2048_8_0_weight_init_20.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1119$74'.
Removing empty process `weight_cache_2048_8_0_weight_init_01.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1074$73'.
Removing empty process `weight_cache_2048_8_0_weight_init_21.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1028$72'.
Removing empty process `weight_cache_2048_8_0_weight_init_02.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:983$71'.
Removing empty process `weight_cache_2048_8_0_weight_init_22.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:938$70'.
Removing empty process `weight_cache_2048_8_0_weight_init_03.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:893$69'.
Removing empty process `weight_cache_2048_8_0_weight_init_23.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:848$68'.
Removing empty process `weight_cache_2048_8_0_weight_init_04.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:803$67'.
Removing empty process `weight_cache_2048_8_0_weight_init_24.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:758$66'.
Removing empty process `weight_cache_2048_8_0_weight_init_05.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:713$65'.
Found and cleaned up 1 empty switch in `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:685$104'.
Removing empty process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:685$104'.
Found and cleaned up 1 empty switch in `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:676$96'.
Removing empty process `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:676$96'.
Removing empty process `weight_cache_2048_8_0_weight_init_25.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:623$46'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:404$20'.
Found and cleaned up 6 empty switches in `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:202$5'.
Found and cleaned up 1 empty switch in `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:168$1'.
Cleaned up 15 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_block_16_8_false.
Optimizing module dsp_block_16_8_true.
Optimizing module dot_product_16_8_30_4.
<suppressed ~1 debug messages>
Optimizing module accumulator_24_30_4.
<suppressed ~4 debug messages>
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_20.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_21.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_22.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_23.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_24.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module weight_cache_2048_8_0_weight_init_25.
Optimizing module processing_element.
<suppressed ~28 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dsp_block_16_8_false.
Optimizing module dsp_block_16_8_true.
Optimizing module dot_product_16_8_30_4.
Optimizing module accumulator_24_30_4.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_20.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_21.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_22.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_23.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_24.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module weight_cache_2048_8_0_weight_init_25.
Optimizing module processing_element.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\dsp_block_16_8_true'.
Finding identical cells in module `\dot_product_16_8_30_4'.
Finding identical cells in module `\accumulator_24_30_4'.
<suppressed ~3 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_20'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_21'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_22'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_23'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_24'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_25'.
Finding identical cells in module `\processing_element'.
<suppressed ~6 debug messages>
Removed a total of 3 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_block_16_8_true..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dot_product_16_8_30_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_24_30_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$194: { 6'000000 \i_result } -> { 7'0000000 \i_result [22:0] }
      Replacing known input bits on port B of cell $procmux$194: { 6'111111 \i_result } -> { 7'1111111 \i_result [22:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~89 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \dsp_block_16_8_true.
  Optimizing cells in module \dot_product_16_8_30_4.
  Optimizing cells in module \accumulator_24_30_4.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_20.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_21.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_22.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_23.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_24.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$233:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$233_Y
      New ports: A=1'0, B=1'1, Y=$procmux$233_Y [0]
      New connections: $procmux$233_Y [7:1] = { $procmux$233_Y [0] $procmux$233_Y [0] $procmux$233_Y [0] $procmux$233_Y [0] $procmux$233_Y [0] $procmux$233_Y [0] $procmux$233_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$221:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$221_Y
      New ports: A=1'0, B=1'1, Y=$procmux$221_Y [0]
      New connections: $procmux$221_Y [7:1] = { $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] $procmux$221_Y [0] }
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_25.
  Optimizing cells in module \processing_element.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\dsp_block_16_8_true'.
Finding identical cells in module `\dot_product_16_8_30_4'.
Finding identical cells in module `\accumulator_24_30_4'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_20'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_21'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_22'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_23'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_24'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_25'.
Finding identical cells in module `\processing_element'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$541 ($dff) from module dsp_block_16_8_false (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1446$93_Y [23:0], Q = \resulta, rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$542 ($dff) from module dsp_block_16_8_false (D = \ax, Q = \ax_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$543 ($dff) from module dsp_block_16_8_false (D = \ay, Q = \ay_reg, rval = 8'00000000).
Adding SRST signal on $procdff$544 ($dff) from module dsp_block_16_8_false (D = \bx, Q = \bx_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$545 ($dff) from module dsp_block_16_8_false (D = \by, Q = \by_reg, rval = 8'00000000).
Adding SRST signal on $procdff$546 ($dff) from module dsp_block_16_8_true (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1390$88_Y [23:0], Q = \resulta, rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$547 ($dff) from module dsp_block_16_8_true (D = \ax, Q = \ax_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$548 ($dff) from module dsp_block_16_8_true (D = \ay, Q = \ay_reg, rval = 8'00000000).
Adding SRST signal on $procdff$549 ($dff) from module dsp_block_16_8_true (D = \bx, Q = \bx_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$550 ($dff) from module dsp_block_16_8_true (D = \by, Q = \by_reg, rval = 8'00000000).
Adding SRST signal on $procdff$568 ($dff) from module dot_product_16_8_30_4 (D = \r_pipeline_0, Q = \r_pipeline_1, rval = 1'1).
Adding SRST signal on $procdff$551 ($dff) from module dot_product_16_8_30_4 (D = \i_features_0, Q = \f_pipeline_0_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$552 ($dff) from module dot_product_16_8_30_4 (D = \i_weights_0, Q = \w_pipeline_0_0, rval = 8'00000000).
Adding SRST signal on $procdff$553 ($dff) from module dot_product_16_8_30_4 (D = \f_pipeline_0_0, Q = \f_pipeline_0_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$554 ($dff) from module dot_product_16_8_30_4 (D = \w_pipeline_0_0, Q = \w_pipeline_0_1, rval = 8'00000000).
Adding SRST signal on $procdff$555 ($dff) from module dot_product_16_8_30_4 (D = \i_features_1, Q = \f_pipeline_1_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$556 ($dff) from module dot_product_16_8_30_4 (D = \i_weights_1, Q = \w_pipeline_1_0, rval = 8'00000000).
Adding SRST signal on $procdff$557 ($dff) from module dot_product_16_8_30_4 (D = \f_pipeline_1_0, Q = \f_pipeline_1_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$558 ($dff) from module dot_product_16_8_30_4 (D = \w_pipeline_1_0, Q = \w_pipeline_1_1, rval = 8'00000000).
Adding SRST signal on $procdff$559 ($dff) from module dot_product_16_8_30_4 (D = \i_features_2, Q = \f_pipeline_2_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$560 ($dff) from module dot_product_16_8_30_4 (D = \i_weights_2, Q = \w_pipeline_2_0, rval = 8'00000000).
Adding SRST signal on $procdff$561 ($dff) from module dot_product_16_8_30_4 (D = \f_pipeline_2_0, Q = \f_pipeline_2_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$562 ($dff) from module dot_product_16_8_30_4 (D = \w_pipeline_2_0, Q = \w_pipeline_2_1, rval = 8'00000000).
Adding SRST signal on $procdff$563 ($dff) from module dot_product_16_8_30_4 (D = \i_features_3, Q = \f_pipeline_3_0, rval = 16'0000000000000000).
Adding SRST signal on $procdff$564 ($dff) from module dot_product_16_8_30_4 (D = \i_weights_3, Q = \w_pipeline_3_0, rval = 8'00000000).
Adding SRST signal on $procdff$565 ($dff) from module dot_product_16_8_30_4 (D = \f_pipeline_3_0, Q = \f_pipeline_3_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$566 ($dff) from module dot_product_16_8_30_4 (D = \w_pipeline_3_0, Q = \w_pipeline_3_1, rval = 8'00000000).
Adding SRST signal on $procdff$574 ($dff) from module accumulator_24_30_4 (D = $procmux$194_Y, Q = \in_reg, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$573 ($dff) from module accumulator_24_30_4 (D = $procmux$215_Y, Q = \out_reg, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$715 ($sdff) from module accumulator_24_30_4 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1224$81_Y, Q = \out_reg).
Adding SRST signal on $procdff$572 ($dff) from module accumulator_24_30_4 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:1224$81_Y, Q = \cir_shift_reg_3, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$569 ($dff) from module accumulator_24_30_4 (D = \cir_shift_reg_1, Q = \cir_shift_reg_0, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$570 ($dff) from module accumulator_24_30_4 (D = \cir_shift_reg_2, Q = \cir_shift_reg_1, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$571 ($dff) from module accumulator_24_30_4 (D = \cir_shift_reg_3, Q = \cir_shift_reg_2, rval = 30'000000000000000000000000000000).
Adding EN signal on $procdff$619 ($dff) from module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:690$111_DATA, Q = \out2).
Adding EN signal on $procdff$623 ($dff) from module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v:681$103_DATA, Q = \out1).
Adding EN signal on $procdff$631 ($dff) from module processing_element (D = $procmux$488_Y, Q = \base_addr).
Adding SRST signal on $auto$ff.cc:262:slice$725 ($dffe) from module processing_element (D = $procmux$485_Y, Q = \base_addr, rval = 11'00000000000).
Adding EN signal on $procdff$632 ($dff) from module processing_element (D = $procmux$472_Y, Q = \offset).
Adding SRST signal on $auto$ff.cc:262:slice$737 ($dffe) from module processing_element (D = $procmux$469_Y, Q = \offset, rval = 11'00000000000).
Adding EN signal on $procdff$633 ($dff) from module processing_element (D = $procmux$456_Y, Q = \L_counter).
Adding SRST signal on $auto$ff.cc:262:slice$747 ($dffe) from module processing_element (D = $procmux$453_Y, Q = \L_counter, rval = 2'00).
Adding EN signal on $procdff$634 ($dff) from module processing_element (D = $procmux$440_Y, Q = \C_counter).
Adding SRST signal on $auto$ff.cc:262:slice$757 ($dffe) from module processing_element (D = $procmux$437_Y, Q = \C_counter, rval = 2'00).
Adding EN signal on $procdff$635 ($dff) from module processing_element (D = $procmux$424_Y, Q = \T_counter).
Adding SRST signal on $auto$ff.cc:262:slice$769 ($dffe) from module processing_element (D = $procmux$421_Y, Q = \T_counter, rval = 16'0000000000000000).
Adding EN signal on $procdff$636 ($dff) from module processing_element (D = $procmux$411_Y, Q = \done).
Adding SRST signal on $auto$ff.cc:262:slice$781 ($dffe) from module processing_element (D = $procmux$408_Y, Q = \done, rval = 1'0).
Adding EN signal on $procdff$637 ($dff) from module processing_element (D = $procmux$395_Y, Q = \done_1).
Adding SRST signal on $auto$ff.cc:262:slice$793 ($dffe) from module processing_element (D = $procmux$392_Y, Q = \done_1, rval = 1'0).
Adding EN signal on $procdff$638 ($dff) from module processing_element (D = $procmux$385_Y, Q = \done_2).
Adding SRST signal on $auto$ff.cc:262:slice$803 ($dffe) from module processing_element (D = $procmux$382_Y, Q = \done_2, rval = 1'0).
Adding EN signal on $procdff$639 ($dff) from module processing_element (D = $procmux$375_Y, Q = \done_3).
Adding SRST signal on $auto$ff.cc:262:slice$813 ($dffe) from module processing_element (D = $procmux$372_Y, Q = \done_3, rval = 1'0).
Adding EN signal on $procdff$640 ($dff) from module processing_element (D = $procmux$365_Y, Q = \done_4).
Adding SRST signal on $auto$ff.cc:262:slice$823 ($dffe) from module processing_element (D = $procmux$362_Y, Q = \done_4, rval = 1'0).
Adding EN signal on $procdff$641 ($dff) from module processing_element (D = $procmux$355_Y, Q = \done_5).
Adding SRST signal on $auto$ff.cc:262:slice$833 ($dffe) from module processing_element (D = $procmux$352_Y, Q = \done_5, rval = 1'0).
Adding EN signal on $procdff$642 ($dff) from module processing_element (D = $procmux$345_Y, Q = \done_6).
Adding SRST signal on $auto$ff.cc:262:slice$843 ($dffe) from module processing_element (D = $procmux$342_Y, Q = \done_6, rval = 1'0).
Adding SRST signal on $procdff$643 ($dff) from module processing_element (D = $procmux$335_Y, Q = \valid_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$853 ($sdff) from module processing_element (D = \i_valid, Q = \valid_0).
Adding SRST signal on $procdff$644 ($dff) from module processing_element (D = $procmux$327_Y, Q = \valid_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$859 ($sdff) from module processing_element (D = \valid_0, Q = \valid_1).
Adding SRST signal on $procdff$645 ($dff) from module processing_element (D = $procmux$319_Y, Q = \valid_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$865 ($sdff) from module processing_element (D = \valid_1, Q = \valid_2).
Adding SRST signal on $procdff$646 ($dff) from module processing_element (D = $procmux$311_Y, Q = \valid_3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$871 ($sdff) from module processing_element (D = \valid_2, Q = \valid_3).
Adding SRST signal on $procdff$647 ($dff) from module processing_element (D = $procmux$303_Y, Q = \valid_4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$877 ($sdff) from module processing_element (D = \valid_3, Q = \valid_4).
Adding SRST signal on $procdff$648 ($dff) from module processing_element (D = $procmux$295_Y, Q = \valid_5, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$883 ($sdff) from module processing_element (D = \valid_4, Q = \valid_5).
Adding SRST signal on $procdff$649 ($dff) from module processing_element (D = $procmux$287_Y, Q = \valid_6, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$889 ($sdff) from module processing_element (D = \valid_5, Q = \valid_6).
Adding SRST signal on $procdff$650 ($dff) from module processing_element (D = $procmux$279_Y, Q = \valid_7, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$895 ($sdff) from module processing_element (D = \valid_6, Q = \valid_7).
Adding SRST signal on $procdff$651 ($dff) from module processing_element (D = $procmux$271_Y, Q = \valid_8, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$901 ($sdff) from module processing_element (D = \valid_7, Q = \valid_8).
Adding SRST signal on $procdff$652 ($dff) from module processing_element (D = $procmux$263_Y, Q = \valid_9, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$907 ($sdff) from module processing_element (D = \valid_8, Q = \valid_9).
Adding SRST signal on $procdff$653 ($dff) from module processing_element (D = $procmux$255_Y, Q = \valid_10, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$913 ($sdff) from module processing_element (D = \valid_9, Q = \valid_10).
Adding SRST signal on $procdff$654 ($dff) from module processing_element (D = $procmux$247_Y, Q = \valid_11, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$919 ($sdff) from module processing_element (D = \valid_10, Q = \valid_11).
Adding EN signal on $procdff$656 ($dff) from module processing_element (D = \i_features_0_0, Q = \if_reg_0_0).
Adding EN signal on $procdff$657 ($dff) from module processing_element (D = \i_features_1_0, Q = \if_reg_0_1).
Adding EN signal on $procdff$658 ($dff) from module processing_element (D = \i_features_2_0, Q = \if_reg_0_2).
Adding EN signal on $procdff$659 ($dff) from module processing_element (D = \i_features_3_0, Q = \if_reg_0_3).
Adding EN signal on $procdff$660 ($dff) from module processing_element (D = \i_features_0_1, Q = \if_reg_1_0).
Adding EN signal on $procdff$661 ($dff) from module processing_element (D = \i_features_1_1, Q = \if_reg_1_1).
Adding EN signal on $procdff$662 ($dff) from module processing_element (D = \i_features_2_1, Q = \if_reg_1_2).
Adding EN signal on $procdff$663 ($dff) from module processing_element (D = \i_features_3_1, Q = \if_reg_1_3).
Adding EN signal on $procdff$664 ($dff) from module processing_element (D = \i_features_0_2, Q = \if_reg_2_0).
Adding EN signal on $procdff$665 ($dff) from module processing_element (D = \i_features_1_2, Q = \if_reg_2_1).
Adding EN signal on $procdff$666 ($dff) from module processing_element (D = \i_features_2_2, Q = \if_reg_2_2).
Adding EN signal on $procdff$667 ($dff) from module processing_element (D = \i_features_3_2, Q = \if_reg_2_3).
Adding EN signal on $procdff$668 ($dff) from module processing_element (D = \i_features_0_3, Q = \if_reg_3_0).
Adding EN signal on $procdff$669 ($dff) from module processing_element (D = \i_features_1_3, Q = \if_reg_3_1).
Adding EN signal on $procdff$670 ($dff) from module processing_element (D = \i_features_2_3, Q = \if_reg_3_2).
Adding EN signal on $procdff$671 ($dff) from module processing_element (D = \i_features_3_3, Q = \if_reg_3_3).
Adding EN signal on $procdff$672 ($dff) from module processing_element (D = \i_features_0_4, Q = \if_reg_4_0).
Adding EN signal on $procdff$673 ($dff) from module processing_element (D = \i_features_1_4, Q = \if_reg_4_1).
Adding EN signal on $procdff$674 ($dff) from module processing_element (D = \i_features_2_4, Q = \if_reg_4_2).
Adding EN signal on $procdff$675 ($dff) from module processing_element (D = \i_features_3_4, Q = \if_reg_4_3).
Adding EN signal on $procdff$676 ($dff) from module processing_element (D = \i_features_0_5, Q = \if_reg_5_0).
Adding EN signal on $procdff$677 ($dff) from module processing_element (D = \i_features_1_5, Q = \if_reg_5_1).
Adding EN signal on $procdff$678 ($dff) from module processing_element (D = \i_features_2_5, Q = \if_reg_5_2).
Adding EN signal on $procdff$679 ($dff) from module processing_element (D = \i_features_3_5, Q = \if_reg_5_3).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \dsp_block_16_8_true..
Finding unused cells or wires in module \dot_product_16_8_30_4..
Finding unused cells or wires in module \accumulator_24_30_4..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_20..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_21..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_22..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_23..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_24..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_25..
Finding unused cells or wires in module \processing_element..
Removed 134 unused cells and 479 unused wires.
<suppressed ~157 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module accumulator_24_30_4.
Optimizing module dot_product_16_8_30_4.
Optimizing module dsp_block_16_8_false.
Optimizing module dsp_block_16_8_true.
Optimizing module processing_element.
<suppressed ~12 debug messages>
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module weight_cache_2048_8_0_weight_init_20.
Optimizing module weight_cache_2048_8_0_weight_init_21.
Optimizing module weight_cache_2048_8_0_weight_init_22.
Optimizing module weight_cache_2048_8_0_weight_init_23.
Optimizing module weight_cache_2048_8_0_weight_init_24.
Optimizing module weight_cache_2048_8_0_weight_init_25.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_24_30_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dot_product_16_8_30_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_true..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
  Optimizing cells in module \accumulator_24_30_4.
  Optimizing cells in module \dot_product_16_8_30_4.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \dsp_block_16_8_true.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_20.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_21.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_22.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_23.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_24.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_25.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `\accumulator_24_30_4'.
Finding identical cells in module `\dot_product_16_8_30_4'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\dsp_block_16_8_true'.
Finding identical cells in module `\processing_element'.
<suppressed ~198 debug messages>
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_20'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_21'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_22'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_23'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_24'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_25'.
Removed a total of 66 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
Finding unused cells or wires in module \accumulator_24_30_4..
Finding unused cells or wires in module \dot_product_16_8_30_4..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \dsp_block_16_8_true..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_20..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_21..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_22..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_23..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_24..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_25..
Removed 0 unused cells and 66 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module accumulator_24_30_4.
Optimizing module dot_product_16_8_30_4.
Optimizing module dsp_block_16_8_false.
Optimizing module dsp_block_16_8_true.
Optimizing module processing_element.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module weight_cache_2048_8_0_weight_init_20.
Optimizing module weight_cache_2048_8_0_weight_init_21.
Optimizing module weight_cache_2048_8_0_weight_init_22.
Optimizing module weight_cache_2048_8_0_weight_init_23.
Optimizing module weight_cache_2048_8_0_weight_init_24.
Optimizing module weight_cache_2048_8_0_weight_init_25.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \accumulator_24_30_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dot_product_16_8_30_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_false..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_block_16_8_true..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_00..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_01..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_02..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_03..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_04..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_05..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \weight_cache_2048_8_0_weight_init_25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
  Optimizing cells in module \accumulator_24_30_4.
  Optimizing cells in module \dot_product_16_8_30_4.
  Optimizing cells in module \dsp_block_16_8_false.
  Optimizing cells in module \dsp_block_16_8_true.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_00.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_01.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_02.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_03.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_04.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_05.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_20.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_21.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_22.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_23.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_24.
  Optimizing cells in module \weight_cache_2048_8_0_weight_init_25.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram'.
Finding identical cells in module `\accumulator_24_30_4'.
Finding identical cells in module `\dot_product_16_8_30_4'.
Finding identical cells in module `\dsp_block_16_8_false'.
Finding identical cells in module `\dsp_block_16_8_true'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_00'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_01'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_02'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_03'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_04'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_05'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_20'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_21'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_22'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_23'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_24'.
Finding identical cells in module `\weight_cache_2048_8_0_weight_init_25'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram..
Finding unused cells or wires in module \accumulator_24_30_4..
Finding unused cells or wires in module \dot_product_16_8_30_4..
Finding unused cells or wires in module \dsp_block_16_8_false..
Finding unused cells or wires in module \dsp_block_16_8_true..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_00..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_01..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_02..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_03..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_04..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_05..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_20..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_21..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_22..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_23..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_24..
Finding unused cells or wires in module \weight_cache_2048_8_0_weight_init_25..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram.
Optimizing module accumulator_24_30_4.
Optimizing module dot_product_16_8_30_4.
Optimizing module dsp_block_16_8_false.
Optimizing module dsp_block_16_8_true.
Optimizing module processing_element.
Optimizing module weight_cache_2048_8_0_weight_init_00.
Optimizing module weight_cache_2048_8_0_weight_init_01.
Optimizing module weight_cache_2048_8_0_weight_init_02.
Optimizing module weight_cache_2048_8_0_weight_init_03.
Optimizing module weight_cache_2048_8_0_weight_init_04.
Optimizing module weight_cache_2048_8_0_weight_init_05.
Optimizing module weight_cache_2048_8_0_weight_init_20.
Optimizing module weight_cache_2048_8_0_weight_init_21.
Optimizing module weight_cache_2048_8_0_weight_init_22.
Optimizing module weight_cache_2048_8_0_weight_init_23.
Optimizing module weight_cache_2048_8_0_weight_init_24.
Optimizing module weight_cache_2048_8_0_weight_init_25.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            127
   Number of public wires:           9
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:           88
   Number of processes:              0
   Number of cells:                 12
     $dffe                          16
     $mux                           40

=== accumulator_24_30_4 ===

   Number of wires:                 14
   Number of wire bits:            298
   Number of public wires:          11
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           30
     $mux                           30
     $reduce_or                      2
     $sdff                         150
     $sdffe                         30

=== dot_product_16_8_30_4 ===

   Number of wires:                 29
   Number of wire bits:            444
   Number of public wires:          29
   Number of public wire bits:     444
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $dff                            1
     $sdff                         145

=== dsp_block_16_8_false ===

   Number of wires:                 19
   Number of wire bits:            518
   Number of public wires:          15
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                          128
     $mul                          128
     $sdff                          72

=== dsp_block_16_8_true ===

   Number of wires:                 19
   Number of wire bits:            518
   Number of public wires:          15
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                          128
     $mul                          128
     $sdff                          72

=== processing_element ===

   Number of wires:                227
   Number of wire bits:           2385
   Number of public wires:         168
   Number of public wire bits:    2135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $add                           74
     $dff                            5
     $dffe                         384
     $eq                             2
     $le                            32
     $logic_and                      2
     $logic_not                      2
     $logic_or                       1
     $mux                          168
     $ne                            12
     $not                            5
     $reduce_and                    13
     $reduce_bool                    2
     $sdffce                        49
     $sdffe                         12

=== weight_cache_2048_8_0_weight_init_00 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_01 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_02 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_03 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_04 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_05 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_20 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_21 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_22 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_23 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_24 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== weight_cache_2048_8_0_weight_init_25 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                           38

=== design hierarchy ===

   processing_element                1
     accumulator_24_30_4             0
     dot_product_16_8_30_4           0
       dsp_block_16_8_false          0
       dsp_block_16_8_true           0
     weight_cache_2048_8_0_weight_init_00      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_01      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_02      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_03      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_04      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_05      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_20      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_21      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_22      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_23      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_24      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0
     weight_cache_2048_8_0_weight_init_25      0
       $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      0

   Number of wires:                227
   Number of wire bits:           2385
   Number of public wires:         168
   Number of public wire bits:    2135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $add                           74
     $dff                            5
     $dffe                         384
     $eq                             2
     $le                            32
     $logic_and                      2
     $logic_not                      2
     $logic_or                       1
     $mux                          168
     $ne                            12
     $not                            5
     $reduce_and                    13
     $reduce_bool                    2
     $sdffce                        49
     $sdffe                         12

Warnings: 24 unique messages, 24 total
End of script. Logfile hash: fbca38fb91, CPU: user 0.38s system 0.01s, MEM: 17.00 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 22% 5x opt_expr (0 sec), 17% 3x opt_dff (0 sec), ...
