

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_1'
================================================================
* Date:           Thu Sep 21 21:26:34 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.644 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        4|    32772|  13.332 ns|  0.109 ms|    4|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_586_1  |        2|    32770|        10|          8|          8|  0 ~ 4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_750 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0_0_0_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_759 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_1_0_0_0_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_777 = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_3_0_0_0_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_786 = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_4_0_0_0_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp53_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53"   --->   Operation 18 'read' 'cmp53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub50_cast38_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub50_cast38"   --->   Operation 19 'read' 'sub50_cast38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp53_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_1"   --->   Operation 20 'read' 'cmp53_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmp53_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_2"   --->   Operation 21 'read' 'cmp53_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmp53_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_3"   --->   Operation 22 'read' 'cmp53_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp53_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_4"   --->   Operation 23 'read' 'cmp53_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmp53_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_5"   --->   Operation 24 'read' 'cmp53_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp53_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp53_6"   --->   Operation 25 'read' 'cmp53_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln576_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln576"   --->   Operation 26 'read' 'icmp_ln576_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%brmerge42_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge42"   --->   Operation 27 'read' 'brmerge42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln571_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln571_1"   --->   Operation 28 'read' 'trunc_ln571_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_751_lcssa99_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0_751_lcssa99"   --->   Operation 29 'read' 'p_0_0_0_0_0_751_lcssa99_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_760_lcssa102_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_0_760_lcssa102"   --->   Operation 30 'read' 'p_0_1_0_0_0_760_lcssa102_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_778_lcssa108_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_3_0_0_0_778_lcssa108"   --->   Operation 31 'read' 'p_0_3_0_0_0_778_lcssa108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_787_lcssa111_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_4_0_0_0_787_lcssa111"   --->   Operation 32 'read' 'p_0_4_0_0_0_787_lcssa111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sub50_cast38_cast = sext i12 %sub50_cast38_read"   --->   Operation 33 'sext' 'sub50_cast38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane12, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes_plane01, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %img, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane01, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes_plane12, void @empty_16, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %p_0_4_0_0_0_787_lcssa111_read, i8 %p_0_4_0_0_0_786"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %p_0_3_0_0_0_778_lcssa108_read, i8 %p_0_3_0_0_0_777"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_0_760_lcssa102_read, i8 %p_0_1_0_0_0_759"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0_751_lcssa99_read, i8 %p_0_0_0_0_0_750"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body49"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_1 = load i12 %x" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 45 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%icmp_ln586 = icmp_eq  i12 %x_1, i12 %trunc_ln571_1_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 46 'icmp' 'icmp_ln586' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.80ns)   --->   "%x_2 = add i12 %x_1, i12 1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 47 'add' 'x_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln586 = br i1 %icmp_ln586, void %for.body49.split, void %for.inc111.loopexit.exitStub" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 48 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i12 %x_1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 49 'zext' 'zext_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.97ns)   --->   "%cmp51 = icmp_slt  i13 %zext_ln586, i13 %sub50_cast38_cast" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 50 'icmp' 'cmp51' <Predicate = (!icmp_ln586)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.28ns)   --->   "%or_ln590 = or i1 %cmp51, i1 %cmp53_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 51 'or' 'or_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln605 = br i1 %brmerge42_read, void %for.inc108, void %if.then106" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:605]   --->   Operation 52 'br' 'br_ln605' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln586 = store i12 %x_2, i12 %x" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 53 'store' 'store_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 54 [1/1] (1.21ns)   --->   "%img_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'img_read' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i48 %img_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'tmp' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 59 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.28ns)   --->   "%or_ln590_1 = or i1 %cmp51, i1 %cmp53_1_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 60 'or' 'or_ln590_1' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_750_load = load i8 %p_0_0_0_0_0_750"   --->   Operation 61 'load' 'p_0_0_0_0_0_750_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_759_load = load i8 %p_0_1_0_0_0_759"   --->   Operation 62 'load' 'p_0_1_0_0_0_759_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_777_load = load i8 %p_0_3_0_0_0_777"   --->   Operation 63 'load' 'p_0_3_0_0_0_777_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_786_load = load i8 %p_0_4_0_0_0_786"   --->   Operation 64 'load' 'p_0_4_0_0_0_786_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln587 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:587]   --->   Operation 66 'specpipeline' 'specpipeline_ln587' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 67 'specloopname' 'specloopname_ln586' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590, void %for.inc, void %if.then54" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 68 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_3 : Operation 69 [1/1] (1.21ns)   --->   "%img_read_1 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'img_read_1' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = trunc i48 %img_read_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'trunc' 'trunc_ln145_4' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'partselect' 'trunc_ln145_6' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'partselect' 'trunc_ln145_7' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_1, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'partselect' 'tmp_5' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 74 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_1)> <Delay = 0.42>
ST_3 : Operation 75 [1/1] (0.28ns)   --->   "%or_ln590_2 = or i1 %cmp51, i1 %cmp53_2_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 75 'or' 'or_ln590_2' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_4_0_0_0_786_load, i8 %p_0_4_0_0_0_786_out"   --->   Operation 166 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_3_0_0_0_777_load, i8 %p_0_3_0_0_0_777_out"   --->   Operation 167 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_0_759_load, i8 %p_0_1_0_0_0_759_out"   --->   Operation 168 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0_750_load, i8 %p_0_0_0_0_0_750_out"   --->   Operation 169 'store' 'store_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (icmp_ln586)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_785 = phi i8 %trunc_ln145_3, void %if.then54, i8 %p_0_4_0_0_0_786_load, void %for.body49.split" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'phi' 'p_0_4_0_0_0_785' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_776 = phi i8 %trunc_ln145_2, void %if.then54, i8 %p_0_3_0_0_0_777_load, void %for.body49.split" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'phi' 'p_0_3_0_0_0_776' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_758 = phi i8 %tmp, void %if.then54, i8 %p_0_1_0_0_0_759_load, void %for.body49.split" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'phi' 'p_0_1_0_0_0_758' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_749 = phi i8 %trunc_ln145, void %if.then54, i8 %p_0_0_0_0_0_750_load, void %for.body49.split" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'phi' 'p_0_0_0_0_0_749' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_1, void %for.inc.1, void %if.then54.1" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 80 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_4 : Operation 81 [1/1] (1.21ns)   --->   "%img_read_2 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'img_read_2' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = trunc i48 %img_read_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'trunc' 'trunc_ln145_5' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_2, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'partselect' 'tmp_s' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.2" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 86 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_2)> <Delay = 0.42>
ST_4 : Operation 87 [1/1] (0.28ns)   --->   "%or_ln590_3 = or i1 %cmp51, i1 %cmp53_3_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 87 'or' 'or_ln590_3' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_784 = phi i8 %trunc_ln145_7, void %if.then54.1, i8 %p_0_4_0_0_0_785, void %for.inc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'phi' 'p_0_4_0_0_0_784' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_775 = phi i8 %trunc_ln145_6, void %if.then54.1, i8 %p_0_3_0_0_0_776, void %for.inc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'phi' 'p_0_3_0_0_0_775' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_757 = phi i8 %tmp_5, void %if.then54.1, i8 %p_0_1_0_0_0_758, void %for.inc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'phi' 'p_0_1_0_0_0_757' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_748 = phi i8 %trunc_ln145_4, void %if.then54.1, i8 %p_0_0_0_0_0_749, void %for.inc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'phi' 'p_0_0_0_0_0_748' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_2, void %for.inc.2, void %if.then54.2" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 92 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_5 : Operation 93 [1/1] (1.21ns)   --->   "%img_read_3 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'img_read_3' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = trunc i48 %img_read_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'trunc' 'trunc_ln145_8' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'partselect' 'trunc_ln145_9' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln145_10 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'partselect' 'trunc_ln145_10' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_3, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'partselect' 'tmp_8' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.3" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 98 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_3)> <Delay = 0.42>
ST_5 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln590_4 = or i1 %cmp51, i1 %cmp53_4_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 99 'or' 'or_ln590_4' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.28ns)   --->   "%or_ln590_5 = or i1 %cmp51, i1 %cmp53_5_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 100 'or' 'or_ln590_5' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.28ns)   --->   "%or_ln590_6 = or i1 %cmp51, i1 %cmp53_6_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 101 'or' 'or_ln590_6' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.28ns)   --->   "%or_ln590_7 = or i1 %cmp51, i1 %icmp_ln576_read" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 102 'or' 'or_ln590_7' <Predicate = (!icmp_ln586)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_783 = phi i8 %trunc_ln145_1, void %if.then54.2, i8 %p_0_4_0_0_0_784, void %for.inc.1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'phi' 'p_0_4_0_0_0_783' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_774 = phi i8 %trunc_ln145_s, void %if.then54.2, i8 %p_0_3_0_0_0_775, void %for.inc.1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'phi' 'p_0_3_0_0_0_774' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_756 = phi i8 %tmp_s, void %if.then54.2, i8 %p_0_1_0_0_0_757, void %for.inc.1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'phi' 'p_0_1_0_0_0_756' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_747 = phi i8 %trunc_ln145_5, void %if.then54.2, i8 %p_0_0_0_0_0_748, void %for.inc.1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'phi' 'p_0_0_0_0_0_747' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_3, void %for.inc.3, void %if.then54.3" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 107 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_6 : Operation 108 [1/1] (1.21ns)   --->   "%img_read_4 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'img_read_4' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln145_11 = trunc i48 %img_read_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'trunc' 'trunc_ln145_11' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln145_12 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'partselect' 'trunc_ln145_12' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln145_13 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'partselect' 'trunc_ln145_13' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_4, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'partselect' 'tmp_1' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.4" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 113 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_782 = phi i8 %trunc_ln145_10, void %if.then54.3, i8 %p_0_4_0_0_0_783, void %for.inc.2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'phi' 'p_0_4_0_0_0_782' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_773 = phi i8 %trunc_ln145_9, void %if.then54.3, i8 %p_0_3_0_0_0_774, void %for.inc.2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'phi' 'p_0_3_0_0_0_773' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_755 = phi i8 %tmp_8, void %if.then54.3, i8 %p_0_1_0_0_0_756, void %for.inc.2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'phi' 'p_0_1_0_0_0_755' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_746 = phi i8 %trunc_ln145_8, void %if.then54.3, i8 %p_0_0_0_0_0_747, void %for.inc.2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'phi' 'p_0_0_0_0_0_746' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_4, void %for.inc.4, void %if.then54.4" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 118 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%img_read_5 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'img_read_5' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln145_14 = trunc i48 %img_read_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 120 'trunc' 'trunc_ln145_14' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln145_15 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'partselect' 'trunc_ln145_15' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln145_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'partselect' 'trunc_ln145_16' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_5, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'partselect' 'tmp_2' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.5" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 124 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_5)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_781 = phi i8 %trunc_ln145_13, void %if.then54.4, i8 %p_0_4_0_0_0_782, void %for.inc.3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'phi' 'p_0_4_0_0_0_781' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_772 = phi i8 %trunc_ln145_12, void %if.then54.4, i8 %p_0_3_0_0_0_773, void %for.inc.3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'phi' 'p_0_3_0_0_0_772' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_754 = phi i8 %tmp_1, void %if.then54.4, i8 %p_0_1_0_0_0_755, void %for.inc.3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'phi' 'p_0_1_0_0_0_754' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_745 = phi i8 %trunc_ln145_11, void %if.then54.4, i8 %p_0_0_0_0_0_746, void %for.inc.3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'phi' 'p_0_0_0_0_0_745' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_5, void %for.inc.5, void %if.then54.5" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 129 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_8 : Operation 130 [1/1] (1.21ns)   --->   "%img_read_6 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'read' 'img_read_6' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln145_17 = trunc i48 %img_read_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'trunc' 'trunc_ln145_17' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln145_18 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'partselect' 'trunc_ln145_18' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln145_19 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'partselect' 'trunc_ln145_19' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_6, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'partselect' 'tmp_3' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.6" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 135 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_6)> <Delay = 0.42>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_780 = phi i8 %trunc_ln145_16, void %if.then54.5, i8 %p_0_4_0_0_0_781, void %for.inc.4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'phi' 'p_0_4_0_0_0_780' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_771 = phi i8 %trunc_ln145_15, void %if.then54.5, i8 %p_0_3_0_0_0_772, void %for.inc.4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'phi' 'p_0_3_0_0_0_771' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_753 = phi i8 %tmp_2, void %if.then54.5, i8 %p_0_1_0_0_0_754, void %for.inc.4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'phi' 'p_0_1_0_0_0_753' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_744 = phi i8 %trunc_ln145_14, void %if.then54.5, i8 %p_0_0_0_0_0_745, void %for.inc.4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'phi' 'p_0_0_0_0_0_744' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_6, void %for.inc.6, void %if.then54.6" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 140 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_9 : Operation 141 [1/1] (1.21ns)   --->   "%img_read_7 = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %img" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'read' 'img_read_7' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln145_20 = trunc i48 %img_read_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'trunc' 'trunc_ln145_20' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln145_21 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 24, i32 31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'partselect' 'trunc_ln145_21' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln145_22 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 144 'partselect' 'trunc_ln145_22' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %img_read_7, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 145 'partselect' 'tmp_4' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.42ns)   --->   "%br_ln591 = br void %for.inc.7" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:591]   --->   Operation 146 'br' 'br_ln591' <Predicate = (!icmp_ln586 & or_ln590_7)> <Delay = 0.42>

State 10 <SV = 9> <Delay = 1.64>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_779 = phi i8 %trunc_ln145_19, void %if.then54.6, i8 %p_0_4_0_0_0_780, void %for.inc.5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 147 'phi' 'p_0_4_0_0_0_779' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_770 = phi i8 %trunc_ln145_18, void %if.then54.6, i8 %p_0_3_0_0_0_771, void %for.inc.5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 148 'phi' 'p_0_3_0_0_0_770' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_752 = phi i8 %tmp_3, void %if.then54.6, i8 %p_0_1_0_0_0_753, void %for.inc.5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 149 'phi' 'p_0_1_0_0_0_752' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_743 = phi i8 %trunc_ln145_17, void %if.then54.6, i8 %p_0_0_0_0_0_744, void %for.inc.5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 150 'phi' 'p_0_0_0_0_0_743' <Predicate = (!icmp_ln586)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.42ns)   --->   "%br_ln590 = br i1 %or_ln590_7, void %for.inc.7, void %if.then54.7" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590]   --->   Operation 151 'br' 'br_ln590' <Predicate = (!icmp_ln586)> <Delay = 0.42>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0_787 = phi i8 %trunc_ln145_22, void %if.then54.7, i8 %p_0_4_0_0_0_779, void %for.inc.6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'phi' 'p_0_4_0_0_0_787' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_778 = phi i8 %trunc_ln145_21, void %if.then54.7, i8 %p_0_3_0_0_0_770, void %for.inc.6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'phi' 'p_0_3_0_0_0_778' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0_760 = phi i8 %tmp_4, void %if.then54.7, i8 %p_0_1_0_0_0_752, void %for.inc.6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'phi' 'p_0_1_0_0_0_760' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_751 = phi i8 %trunc_ln145_20, void %if.then54.7, i8 %p_0_0_0_0_0_743, void %for.inc.6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 155 'phi' 'p_0_0_0_0_0_751' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%out_pix_Y_V = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %p_0_3_0_0_0_778, i8 %p_0_0_0_0_0_751, i8 %p_0_3_0_0_0_770, i8 %p_0_0_0_0_0_743, i8 %p_0_3_0_0_0_771, i8 %p_0_0_0_0_0_744, i8 %p_0_3_0_0_0_772, i8 %p_0_0_0_0_0_745, i8 %p_0_3_0_0_0_773, i8 %p_0_0_0_0_0_746, i8 %p_0_3_0_0_0_774, i8 %p_0_0_0_0_0_747, i8 %p_0_3_0_0_0_775, i8 %p_0_0_0_0_0_748, i8 %p_0_3_0_0_0_776, i8 %p_0_0_0_0_0_749"   --->   Operation 156 'bitconcatenate' 'out_pix_Y_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%out_pix_UV_V = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %p_0_4_0_0_0_787, i8 %p_0_1_0_0_0_760, i8 %p_0_4_0_0_0_779, i8 %p_0_1_0_0_0_752, i8 %p_0_4_0_0_0_780, i8 %p_0_1_0_0_0_753, i8 %p_0_4_0_0_0_781, i8 %p_0_1_0_0_0_754, i8 %p_0_4_0_0_0_782, i8 %p_0_1_0_0_0_755, i8 %p_0_4_0_0_0_783, i8 %p_0_1_0_0_0_756, i8 %p_0_4_0_0_0_784, i8 %p_0_1_0_0_0_757, i8 %p_0_4_0_0_0_785, i8 %p_0_1_0_0_0_758"   --->   Operation 157 'bitconcatenate' 'out_pix_UV_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes_plane01, i128 %out_pix_Y_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 158 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 480> <FIFO>
ST_10 : Operation 159 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes_plane12, i128 %out_pix_UV_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 159 'write' 'write_ln174' <Predicate = (brmerge42_read)> <Delay = 1.21> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 480> <FIFO>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln606 = br void %for.inc108" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:606]   --->   Operation 160 'br' 'br_ln606' <Predicate = (brmerge42_read)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %p_0_4_0_0_0_787, i8 %p_0_4_0_0_0_786" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 161 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %p_0_3_0_0_0_778, i8 %p_0_3_0_0_0_777" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 162 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %p_0_1_0_0_0_760, i8 %p_0_1_0_0_0_759" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 163 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln586 = store i8 %p_0_0_0_0_0_751, i8 %p_0_0_0_0_0_750" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 164 'store' 'store_ln586' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln586 = br void %for.body49" [/home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586]   --->   Operation 165 'br' 'br_ln586' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'alloca' operation ('x') [23]  (0 ns)
	'load' operation ('x', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586) on local variable 'x' [56]  (0 ns)
	'icmp' operation ('cmp51', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:586) [69]  (0.976 ns)
	'or' operation ('or_ln590', /home/anubhav/Documents/kria-vitis-platforms/kv260/platforms/vivado/kv260_ispMipiRx_vcu_DP/project/kv260_ispMipiRx_vcu_DP.runs/kv260_ispMipiRx_vcu_DP_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:590) [70]  (0.287 ns)
	blocking operation 0.14 ns on control path)

 <State 2>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [73]  (1.22 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [87]  (1.22 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_2', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [101]  (1.22 ns)

 <State 5>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_3', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [115]  (1.22 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_4', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [129]  (1.22 ns)

 <State 7>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_5', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [143]  (1.22 ns)

 <State 8>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_6', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [157]  (1.22 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo read operation ('img_read_7', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'img' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [171]  (1.22 ns)

 <State 10>: 1.64ns
The critical path consists of the following:
	'phi' operation ('p_0_4_0_0_0_779', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('p_0_4_0_0_0_786_load') ('trunc_ln145_3', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_7', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_10', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_13', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_16', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_19', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [164]  (0 ns)
	multiplexor before 'phi' operation ('p_0_4_0_0_0_787', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('p_0_4_0_0_0_786_load') ('trunc_ln145_3', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_7', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_10', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_13', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_16', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_19', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_22', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [178]  (0.427 ns)
	'phi' operation ('p_0_4_0_0_0_787', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('p_0_4_0_0_0_786_load') ('trunc_ln145_3', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_7', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_1', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_10', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_13', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_16', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_19', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('trunc_ln145_22', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [178]  (0 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'bytePlanes_plane12' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [187]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
