#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 30 11:03:54 2022
# Process ID: 5016
# Current directory: /home/quangnd12/EmbeddedSystem/Embedded_Project/fpga
# Command line: vivado
# Log file: /home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/vivado.log
# Journal file: /home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 6445.117 ; gain = 149.520 ; free physical = 241 ; free virtual = 7448
open_bd_design {/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:top:1.0 - top_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_1> from BD file </home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 6623.402 ; gain = 0.000 ; free physical = 120 ; free virtual = 7364
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: design_1_wrapper
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_generator_clock with formal parameter declaration list [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_generator_clock.sv:12]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_generator_clock with formal parameter declaration list [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_generator_clock.sv:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in div with formal parameter declaration list [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/div.v:16]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6676.074 ; gain = 52.672 ; free physical = 159 ; free virtual = 7299
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.625000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.125000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/tools/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (4#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' requires 4 connections, but only 3 given [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/synth/design_1.v:81]
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/top.v:1]
	Parameter WIDTH_TIK bound to: 16 - type: integer 
	Parameter WIDTH_MS bound to: 14 - type: integer 
	Parameter WIDTH_SPEED bound to: 14 - type: integer 
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter SIZE_FIFO bound to: 8 - type: integer 
	Parameter SYS_FREQ bound to: 10000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter SAMPLE bound to: 16 - type: integer 
	Parameter BAUD_DVSR bound to: 65 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'non_stop_ETC' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/non_stop_ETC.v:1]
	Parameter WIDTH_TIK bound to: 16 - type: integer 
	Parameter WIDTH_MS bound to: 14 - type: integer 
	Parameter WIDTH_SPEED bound to: 14 - type: integer 
	Parameter SYS_FREQ bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cotroller' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/controller.v:1]
	Parameter START bound to: 2'b00 
	Parameter COUNT_TIME bound to: 2'b01 
	Parameter CALC bound to: 2'b10 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_EN bound to: 2'b01 
	Parameter WAIT_DIS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'count_car' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/count_car.v:1]
	Parameter HOLD bound to: 2'b00 
	Parameter INC bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/count_car.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/count_car.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/count_car.v:87]
INFO: [Synth 8-6155] done synthesizing module 'count_car' (6#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/count_car.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/controller.v:82]
INFO: [Synth 8-6155] done synthesizing module 'cotroller' (7#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/datapath.v:1]
	Parameter WIDTH_TIK bound to: 16 - type: integer 
	Parameter WIDTH_MS bound to: 14 - type: integer 
	Parameter WIDTH_SPEED bound to: 14 - type: integer 
	Parameter SYS_FREQ bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/div.v:1]
	Parameter N bound to: 14 - type: integer 
	Parameter DEC bound to: 4 - type: integer 
	Parameter COUNT_WIDTH bound to: 4 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter ENA bound to: 3'b001 
	Parameter SHIFT bound to: 3'b010 
	Parameter CALC bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/div.v:83]
INFO: [Synth 8-6155] done synthesizing module 'div' (8#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (9#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/datapath.v:1]
INFO: [Synth 8-6155] done synthesizing module 'non_stop_ETC' (10#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/non_stop_ETC.v:1]
INFO: [Synth 8-6157] synthesizing module 'push_data' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/push_data.v:1]
	Parameter WIDTH_SPEED bound to: 14 - type: integer 
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter STATE0 bound to: 2'b00 
	Parameter STATE1 bound to: 2'b01 
	Parameter STATE2 bound to: 2'b10 
	Parameter STATE3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'push_data' (11#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/push_data.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_generator_clock' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_generator_clock.sv:1]
	Parameter SYS_FREQ bound to: 10000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter SAMPLE bound to: 16 - type: integer 
	Parameter CLOCK bound to: 520 - type: integer 
	Parameter BAUD_DVSR bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_generator_clock' (12#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_generator_clock.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:1]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter SIZE_FIFO bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:95]
INFO: [Synth 8-155] case statement is not full and has no default [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:141]
WARNING: [Synth 8-87] always_comb on 'write_fifo_receiver_reg' did not result in combinational logic [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:37]
WARNING: [Synth 8-87] always_comb on 'rx_next_state_reg' did not result in combinational logic [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:70]
WARNING: [Synth 8-87] always_comb on 'read_fifo_transmitter_reg' did not result in combinational logic [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:38]
WARNING: [Synth 8-87] always_comb on 'tx_next_state_reg' did not result in combinational logic [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo' (13#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_fifo.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_transmitter.sv:2]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter BIT_COUNT_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (14#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/uart_transmitter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/hdl/top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_0_0' (16#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (17#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (18#1) [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design cotroller has unconnected port done
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6676.074 ; gain = 52.672 ; free physical = 163 ; free virtual = 7305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6676.074 ; gain = 52.672 ; free physical = 163 ; free virtual = 7306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6676.074 ; gain = 52.672 ; free physical = 163 ; free virtual = 7306
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7036.629 ; gain = 0.000 ; free physical = 117 ; free virtual = 7046
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/constrs_1/new/IO.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal enable cannot be placed on R16 (IOB_X1Y51) because the pad is already occupied by terminal led6 possibly due to user constraint [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/constrs_1/new/IO.xdc:17]
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/constrs_1/new/IO.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7036.629 ; gain = 0.000 ; free physical = 116 ; free virtual = 7048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 7104.664 ; gain = 481.262 ; free physical = 117 ; free virtual = 6944
55 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 7104.664 ; gain = 481.262 ; free physical = 117 ; free virtual = 6944
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 7503.031 ; gain = 391.191 ; free physical = 126 ; free virtual = 6566
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/constrs_1/new/IO.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7504.031 ; gain = 0.000 ; free physical = 129 ; free virtual = 6567
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 7562.062 ; gain = 450.223 ; free physical = 243 ; free virtual = 6488
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 7582.992 ; gain = 0.000 ; free physical = 320 ; free virtual = 6416
Restored from archive | CPU: 0.100000 secs | Memory: 0.445030 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 7582.992 ; gain = 0.000 ; free physical = 320 ; free virtual = 6416
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7582.992 ; gain = 0.000 ; free physical = 321 ; free virtual = 6417
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_bd_design {/home/quangnd12/EmbeddedSystem/Embedded_Project/fpga/non_stop_ETC/non_stop_ETC.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 30 11:19:09 2022...
