<?xml version='1.0' encoding='utf-8'?>
<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" num_pb="1" name="DSP_MODES">
  <clock name="clk" num_pins="1"/>
  <input name="a" num_pins="2"/>
  <input name="b" num_pins="2"/>
  <input name="m" num_pins="1"/>
  <output name="out" num_pins="4"/>
  <mode name="REGISTERED_NONE">
    <pb_type num_pb="1" name="REGISTERED_NONE">
      <clock name="clk" num_pins="1"/>
      <input name="a" num_pins="2"/>
      <input name="b" num_pins="2"/>
      <input name="m" num_pins="1"/>
      <output name="out" num_pins="4"/>
      <pb_type num_pb="1" name="dsp_int_comb">
        <!--old_name DSP_COMBINATIONAL-->
        <xi:include href="../dsp_combinational/dsp_combinational.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
      </pb_type>
      <interconnect>
        <direct>
          <port name="a[0]" type="input"/>
          <port name="a[0]" type="output" from="dsp_int_comb"/>
        </direct>
        <direct>
          <port name="a[1]" type="input"/>
          <port name="a[1]" type="output" from="dsp_int_comb"/>
        </direct>
        <direct>
          <port name="b[0]" type="input"/>
          <port name="b[0]" type="output" from="dsp_int_comb"/>
        </direct>
        <direct>
          <port name="b[1]" type="input"/>
          <port name="b[1]" type="output" from="dsp_int_comb"/>
        </direct>
        <direct>
          <port name="m" type="input"/>
          <port name="m" type="output" from="dsp_int_comb"/>
        </direct>
        <direct>
          <port name="out[0]" type="input" from="dsp_int_comb"/>
          <port name="out[0]" type="output"/>
        </direct>
        <direct>
          <port name="out[1]" type="input" from="dsp_int_comb"/>
          <port name="out[1]" type="output"/>
        </direct>
        <direct>
          <port name="out[2]" type="input" from="dsp_int_comb"/>
          <port name="out[2]" type="output"/>
        </direct>
        <direct>
          <port name="out[3]" type="input" from="dsp_int_comb"/>
          <port name="out[3]" type="output"/>
        </direct>
      </interconnect>
    </pb_type>
    <interconnect>
      <direct>
        <port name="a" type="input"/>
        <port name="a" type="output" from="REGISTERED_NONE"/>
      </direct>
      <direct>
        <port name="b" type="input"/>
        <port name="b" type="output" from="REGISTERED_NONE"/>
      </direct>
      <direct>
        <port name="clk" type="input"/>
        <port name="clk" type="output" from="REGISTERED_NONE"/>
      </direct>
      <direct>
        <port name="m" type="input"/>
        <port name="m" type="output" from="REGISTERED_NONE"/>
      </direct>
      <direct>
        <port name="out" type="input" from="REGISTERED_NONE"/>
        <port name="out" type="output"/>
      </direct>
    </interconnect>
  </mode>
  <mode name="REGISTERED_IN">
    <pb_type num_pb="1" name="REGISTERED_IN">
      <clock name="clk" num_pins="1"/>
      <input name="a" num_pins="2"/>
      <input name="b" num_pins="2"/>
      <input name="m" num_pins="1"/>
      <output name="out" num_pins="4"/>
      <pb_type num_pb="1" name="dsp_int_regi">
        <!--old_name DSP_IN_REGISTERED-->
        <xi:include href="../dsp_in_registered/dsp_in_registered.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
      </pb_type>
      <interconnect>
        <direct>
          <port name="a[0]" type="input"/>
          <port name="a[0]" type="output" from="dsp_int_regi"/>
        </direct>
        <direct>
          <port name="a[1]" type="input"/>
          <port name="a[1]" type="output" from="dsp_int_regi"/>
        </direct>
        <direct>
          <port name="b[0]" type="input"/>
          <port name="b[0]" type="output" from="dsp_int_regi"/>
        </direct>
        <direct>
          <port name="b[1]" type="input"/>
          <port name="b[1]" type="output" from="dsp_int_regi"/>
        </direct>
        <direct>
          <port name="clk" type="input"/>
          <port name="clk" type="output" from="dsp_int_regi"/>
        </direct>
        <direct>
          <port name="m" type="input"/>
          <port name="m" type="output" from="dsp_int_regi"/>
        </direct>
        <direct>
          <port name="out[0]" type="input" from="dsp_int_regi"/>
          <port name="out[0]" type="output"/>
        </direct>
        <direct>
          <port name="out[1]" type="input" from="dsp_int_regi"/>
          <port name="out[1]" type="output"/>
        </direct>
        <direct>
          <port name="out[2]" type="input" from="dsp_int_regi"/>
          <port name="out[2]" type="output"/>
        </direct>
        <direct>
          <port name="out[3]" type="input" from="dsp_int_regi"/>
          <port name="out[3]" type="output"/>
        </direct>
      </interconnect>
    </pb_type>
    <interconnect>
      <direct>
        <port name="a" type="input"/>
        <port name="a" type="output" from="REGISTERED_IN"/>
      </direct>
      <direct>
        <port name="b" type="input"/>
        <port name="b" type="output" from="REGISTERED_IN"/>
      </direct>
      <direct>
        <port name="clk" type="input"/>
        <port name="clk" type="output" from="REGISTERED_IN"/>
      </direct>
      <direct>
        <port name="m" type="input"/>
        <port name="m" type="output" from="REGISTERED_IN"/>
      </direct>
      <direct>
        <port name="out" type="input" from="REGISTERED_IN"/>
        <port name="out" type="output"/>
      </direct>
    </interconnect>
  </mode>
  <mode name="REGISTERED_OUT">
    <pb_type num_pb="1" name="REGISTERED_OUT">
      <clock name="clk" num_pins="1"/>
      <input name="a" num_pins="2"/>
      <input name="b" num_pins="2"/>
      <input name="m" num_pins="1"/>
      <output name="out" num_pins="4"/>
      <pb_type num_pb="1" name="dsp_int_rego">
        <!--old_name DSP_OUT_REGISTERED-->
        <xi:include href="../dsp_out_registered/dsp_out_registered.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
      </pb_type>
      <interconnect>
        <direct>
          <port name="a[0]" type="input"/>
          <port name="a[0]" type="output" from="dsp_int_rego"/>
        </direct>
        <direct>
          <port name="a[1]" type="input"/>
          <port name="a[1]" type="output" from="dsp_int_rego"/>
        </direct>
        <direct>
          <port name="b[0]" type="input"/>
          <port name="b[0]" type="output" from="dsp_int_rego"/>
        </direct>
        <direct>
          <port name="b[1]" type="input"/>
          <port name="b[1]" type="output" from="dsp_int_rego"/>
        </direct>
        <direct>
          <port name="clk" type="input"/>
          <port name="clk" type="output" from="dsp_int_rego"/>
        </direct>
        <direct>
          <port name="m" type="input"/>
          <port name="m" type="output" from="dsp_int_rego"/>
        </direct>
        <direct>
          <port name="out[0]" type="input" from="dsp_int_rego"/>
          <port name="out[0]" type="output"/>
        </direct>
        <direct>
          <port name="out[1]" type="input" from="dsp_int_rego"/>
          <port name="out[1]" type="output"/>
        </direct>
        <direct>
          <port name="out[2]" type="input" from="dsp_int_rego"/>
          <port name="out[2]" type="output"/>
        </direct>
        <direct>
          <port name="out[3]" type="input" from="dsp_int_rego"/>
          <port name="out[3]" type="output"/>
        </direct>
      </interconnect>
    </pb_type>
    <interconnect>
      <direct>
        <port name="a" type="input"/>
        <port name="a" type="output" from="REGISTERED_OUT"/>
      </direct>
      <direct>
        <port name="b" type="input"/>
        <port name="b" type="output" from="REGISTERED_OUT"/>
      </direct>
      <direct>
        <port name="clk" type="input"/>
        <port name="clk" type="output" from="REGISTERED_OUT"/>
      </direct>
      <direct>
        <port name="m" type="input"/>
        <port name="m" type="output" from="REGISTERED_OUT"/>
      </direct>
      <direct>
        <port name="out" type="input" from="REGISTERED_OUT"/>
        <port name="out" type="output"/>
      </direct>
    </interconnect>
  </mode>
  <mode name="REGISTERED_INOUT">
    <pb_type num_pb="1" name="REGISTERED_INOUT">
      <clock name="clk" num_pins="1"/>
      <input name="a" num_pins="2"/>
      <input name="b" num_pins="2"/>
      <input name="m" num_pins="1"/>
      <output name="out" num_pins="4"/>
      <pb_type num_pb="1" name="dsp_int_regio">
        <!--old_name DSP_INOUT_REGISTERED-->
        <xi:include href="../dsp_inout_registered/dsp_inout_registered.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
      </pb_type>
      <interconnect>
        <direct>
          <port name="a[0]" type="input"/>
          <port name="a[0]" type="output" from="dsp_int_regio"/>
        </direct>
        <direct>
          <port name="a[1]" type="input"/>
          <port name="a[1]" type="output" from="dsp_int_regio"/>
        </direct>
        <direct>
          <port name="b[0]" type="input"/>
          <port name="b[0]" type="output" from="dsp_int_regio"/>
        </direct>
        <direct>
          <port name="b[1]" type="input"/>
          <port name="b[1]" type="output" from="dsp_int_regio"/>
        </direct>
        <direct>
          <port name="clk" type="input"/>
          <port name="clk" type="output" from="dsp_int_regio"/>
        </direct>
        <direct>
          <port name="m" type="input"/>
          <port name="m" type="output" from="dsp_int_regio"/>
        </direct>
        <direct>
          <port name="out[0]" type="input" from="dsp_int_regio"/>
          <port name="out[0]" type="output"/>
        </direct>
        <direct>
          <port name="out[1]" type="input" from="dsp_int_regio"/>
          <port name="out[1]" type="output"/>
        </direct>
        <direct>
          <port name="out[2]" type="input" from="dsp_int_regio"/>
          <port name="out[2]" type="output"/>
        </direct>
        <direct>
          <port name="out[3]" type="input" from="dsp_int_regio"/>
          <port name="out[3]" type="output"/>
        </direct>
      </interconnect>
    </pb_type>
    <interconnect>
      <direct>
        <port name="a" type="input"/>
        <port name="a" type="output" from="REGISTERED_INOUT"/>
      </direct>
      <direct>
        <port name="b" type="input"/>
        <port name="b" type="output" from="REGISTERED_INOUT"/>
      </direct>
      <direct>
        <port name="clk" type="input"/>
        <port name="clk" type="output" from="REGISTERED_INOUT"/>
      </direct>
      <direct>
        <port name="m" type="input"/>
        <port name="m" type="output" from="REGISTERED_INOUT"/>
      </direct>
      <direct>
        <port name="out" type="input" from="REGISTERED_INOUT"/>
        <port name="out" type="output"/>
      </direct>
    </interconnect>
  </mode>
  <mode name="REGISTERED_PARTIAL">
    <pb_type num_pb="1" name="REGISTERED_PARTIAL">
      <clock name="clk" num_pins="1"/>
      <input name="a" num_pins="2"/>
      <input name="b" num_pins="2"/>
      <input name="m" num_pins="1"/>
      <output name="out" num_pins="4"/>
      <pb_type num_pb="1" name="dsp_int_part">
        <!--old_name DSP_PARTIAL_REGISTERED-->
        <xi:include href="../dsp_partial_registered/dsp_partial_registered.pb_type.xml" xpointer="xpointer(pb_type/child::node())"/>
      </pb_type>
      <interconnect>
        <direct>
          <port name="a[0]" type="input"/>
          <port name="a[0]" type="output" from="dsp_int_part"/>
        </direct>
        <direct>
          <port name="a[1]" type="input"/>
          <port name="a[1]" type="output" from="dsp_int_part"/>
        </direct>
        <direct>
          <port name="b[0]" type="input"/>
          <port name="b[0]" type="output" from="dsp_int_part"/>
        </direct>
        <direct>
          <port name="b[1]" type="input"/>
          <port name="b[1]" type="output" from="dsp_int_part"/>
        </direct>
        <direct>
          <port name="clk" type="input"/>
          <port name="clk" type="output" from="dsp_int_part"/>
        </direct>
        <direct>
          <port name="m" type="input"/>
          <port name="m" type="output" from="dsp_int_part"/>
        </direct>
        <direct>
          <port name="out[0]" type="input" from="dsp_int_part"/>
          <port name="out[0]" type="output"/>
        </direct>
        <direct>
          <port name="out[1]" type="input" from="dsp_int_part"/>
          <port name="out[1]" type="output"/>
        </direct>
        <direct>
          <port name="out[2]" type="input" from="dsp_int_part"/>
          <port name="out[2]" type="output"/>
        </direct>
        <direct>
          <port name="out[3]" type="input" from="dsp_int_part"/>
          <port name="out[3]" type="output"/>
        </direct>
      </interconnect>
    </pb_type>
    <interconnect>
      <direct>
        <port name="a" type="input"/>
        <port name="a" type="output" from="REGISTERED_PARTIAL"/>
      </direct>
      <direct>
        <port name="b" type="input"/>
        <port name="b" type="output" from="REGISTERED_PARTIAL"/>
      </direct>
      <direct>
        <port name="clk" type="input"/>
        <port name="clk" type="output" from="REGISTERED_PARTIAL"/>
      </direct>
      <direct>
        <port name="m" type="input"/>
        <port name="m" type="output" from="REGISTERED_PARTIAL"/>
      </direct>
      <direct>
        <port name="out" type="input" from="REGISTERED_PARTIAL"/>
        <port name="out" type="output"/>
      </direct>
    </interconnect>
  </mode>
</pb_type>
