Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 19 14:00:09 2025
| Host         : ensc-pit-w18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.304     -713.396                    230                 8096        0.019        0.000                      0                 7998        2.000        0.000                       0                  3356  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
clk_fpga_1                          {0.000 50.000}       100.000         10.000          
clk_fpga_2                          {0.000 4.000}        8.000           125.000         
ip_design_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_ip_design_clk_wiz_0_0    {0.000 4.630}        9.259           108.000         
  clkfbout_ip_design_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                1.596        0.000                      0                 6007        0.057        0.000                      0                 6007        4.020        0.000                       0                  2475  
clk_fpga_1                                                                                                                                                                           97.845        0.000                       0                     1  
clk_fpga_2                                0.379        0.000                      0                 1203        0.019        0.000                      0                 1203        3.020        0.000                       0                   613  
ip_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ip_design_clk_wiz_0_0         -4.241      -50.858                     12                  503        0.040        0.000                      0                  503        3.650        0.000                       0                   263  
  clkfbout_ip_design_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_2                      clk_fpga_0                           28.616        0.000                      0                   36                                                                        
clk_fpga_0                      clk_fpga_2                           22.184        0.000                      0                   38                                                                        
clk_out1_ip_design_clk_wiz_0_0  clk_fpga_2                           -3.068     -613.773                    218                  230        0.094        0.000                      0                  218  
clk_fpga_0                      clk_out1_ip_design_clk_wiz_0_0       -8.304      -99.622                     12                   12        0.821        0.000                      0                   12  
clk_fpga_2                      clk_out1_ip_design_clk_wiz_0_0        6.689        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_fpga_2                      clk_fpga_2                            5.998        0.000                      0                   71        0.431        0.000                      0                   71  
**async_default**               clk_out1_ip_design_clk_wiz_0_0  clk_out1_ip_design_clk_wiz_0_0        7.045        0.000                      0                   52        0.463        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 1.603ns (20.400%)  route 6.255ns (79.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=33, routed)          5.722    10.203    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X38Y68         LUT4 (Prop_lut4_I3_O)        0.153    10.356 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE[0]_i_2/O
                         net (fo=2, routed)           0.533    10.889    ip_design_i/axi_gpio_1/U0/gpio_core_1/D[7]
    SLICE_X38Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.469    12.648    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X38Y68         FDSE (Setup_fdse_C_D)       -0.238    12.485    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 1.574ns (19.837%)  route 6.361ns (80.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=33, routed)          5.722    10.203    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X38Y68         LUT4 (Prop_lut4_I0_O)        0.124    10.327 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE[3]_i_1/O
                         net (fo=2, routed)           0.639    10.966    ip_design_i/axi_gpio_1/U0/gpio_core_1/D[4]
    SLICE_X38Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.469    12.648    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X38Y68         FDSE (Setup_fdse_C_D)       -0.045    12.678    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 1.603ns (21.002%)  route 6.030ns (78.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=33, routed)          5.722    10.203    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[4]
    SLICE_X38Y68         LUT4 (Prop_lut4_I3_O)        0.153    10.356 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE[0]_i_2/O
                         net (fo=2, routed)           0.307    10.663    ip_design_i/axi_gpio_1/U0/gpio_core_1/D[7]
    SLICE_X39Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.469    12.648    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X39Y68         FDSE (Setup_fdse_C_D)       -0.302    12.421    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.421    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 1.596ns (20.849%)  route 6.059ns (79.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=37, routed)          5.425     9.905    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X38Y68         LUT4 (Prop_lut4_I3_O)        0.146    10.051 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE[4]_i_1/O
                         net (fo=2, routed)           0.634    10.686    ip_design_i/axi_gpio_1/U0/gpio_core_1/D[3]
    SLICE_X39Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.469    12.648    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X39Y68         FDSE (Setup_fdse_C_D)       -0.262    12.461    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[4]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 1.596ns (20.849%)  route 6.059ns (79.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=37, routed)          5.425     9.905    ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X38Y68         LUT4 (Prop_lut4_I3_O)        0.146    10.051 r  ip_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE[4]_i_1/O
                         net (fo=2, routed)           0.634    10.686    ip_design_i/axi_gpio_1/U0/gpio_core_1/D[3]
    SLICE_X38Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.469    12.648    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y68         FDSE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X38Y68         FDSE (Setup_fdse_C_D)       -0.217    12.506    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.732ns (23.561%)  route 5.619ns (76.439%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.820     6.185    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.309 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.825     7.134    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.258 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg6[31]_i_2/O
                         net (fo=32, routed)          2.342     9.600    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg6[31]_i_2_n_0
    SLICE_X58Y102        LUT5 (Prop_lut5_I2_O)        0.150     9.750 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15[23]_i_1/O
                         net (fo=8, routed)           0.632    10.382    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.538    12.717    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[17]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y98         FDRE (Setup_fdre_C_CE)      -0.373    12.319    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[17]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.732ns (23.561%)  route 5.619ns (76.439%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.820     6.185    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.309 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.825     7.134    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.258 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg6[31]_i_2/O
                         net (fo=32, routed)          2.342     9.600    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg6[31]_i_2_n_0
    SLICE_X58Y102        LUT5 (Prop_lut5_I2_O)        0.150     9.750 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15[23]_i_1/O
                         net (fo=8, routed)           0.632    10.382    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.538    12.717    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[22]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y98         FDRE (Setup_fdre_C_CE)      -0.373    12.319    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[22]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 1.732ns (23.561%)  route 5.619ns (76.439%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.820     6.185    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.309 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.825     7.134    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.258 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg6[31]_i_2/O
                         net (fo=32, routed)          2.342     9.600    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg6[31]_i_2_n_0
    SLICE_X58Y102        LUT5 (Prop_lut5_I2_O)        0.150     9.750 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15[23]_i_1/O
                         net (fo=8, routed)           0.632    10.382    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0
    SLICE_X58Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.538    12.717    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[23]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X58Y98         FDRE (Setup_fdre_C_CE)      -0.373    12.319    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg15_reg[23]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.731ns (24.024%)  route 5.474ns (75.976%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.820     6.185    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.309 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.825     7.134    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.258 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg6[31]_i_2/O
                         net (fo=32, routed)          1.937     9.196    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg6[31]_i_2_n_0
    SLICE_X49Y100        LUT5 (Prop_lut5_I2_O)        0.149     9.345 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[31]_i_1/O
                         net (fo=8, routed)           0.891    10.236    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.478    12.657    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y99         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[30]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y99         FDRE (Setup_fdre_C_CE)      -0.413    12.319    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[30]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  2.083    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg8_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 1.734ns (24.582%)  route 5.320ns (75.418%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          1.820     6.185    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X32Y77         LUT5 (Prop_lut5_I1_O)        0.124     6.309 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           0.538     6.847    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.971 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=32, routed)          2.219     9.190    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X56Y99         LUT5 (Prop_lut5_I2_O)        0.152     9.342 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg8[23]_i_1/O
                         net (fo=8, routed)           0.742    10.085    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg8_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.467    12.646    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg8_reg[17]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X51Y98         FDRE (Setup_fdre_C_CE)      -0.407    12.214    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg8_reg[17]
  -------------------------------------------------------------------
                         required time                         12.214    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  2.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.556     0.892    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.116     1.149    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y90         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.824     1.190    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.643%)  route 0.283ns (60.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.547     0.883    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y79         FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.141     1.024 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=96, routed)          0.283     1.307    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.352 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.352    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X50Y80         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.810     1.176    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y80         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.120     1.261    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.704%)  route 0.271ns (59.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.542     0.878    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X51Y71         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]/Q
                         net (fo=52, routed)          0.271     1.290    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/FSM_onehot_iis_state_reg[2]_0[1]
    SLICE_X47Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.335 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.335    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg[2]_i_1_n_0
    SLICE_X47Y71         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.812     1.178    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/S_AXI_ACLK
    SLICE_X47Y71         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[2]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.092     1.235    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/ldata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.556     0.892    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.119     1.139    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y88         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.823     1.189    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.034    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.544     0.880    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y73         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=1, routed)           0.054     1.075    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/LEDs_out[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.120 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.120    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X38Y73         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.809     1.175    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y73         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.282     0.893    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.121     1.014    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.659     0.995    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.054     1.190    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X30Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.235 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.235    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[31]
    SLICE_X30Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.931     1.297    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.129    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.544     0.880    ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X43Y76         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  ip_design_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataRx_L_reg[13]/Q
                         net (fo=1, routed)           0.054     1.075    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[23]_0[13]
    SLICE_X42Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.120 r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[13]_i_1/O
                         net (fo=1, routed)           0.000     1.120    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[13]
    SLICE_X42Y76         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.809     1.175    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X42Y76         FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.282     0.893    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.121     1.014    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.544     0.880    ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y76         FDRE                                         r  ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q
                         net (fo=1, routed)           0.056     1.077    ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/slv_reg3[2]
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.122 r  ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.122    ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X36Y76         FDRE                                         r  ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.809     1.175    ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y76         FDRE                                         r  ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.282     0.893    
    SLICE_X36Y76         FDRE (Hold_fdre_C_D)         0.120     1.013    ip_design_i/lfsr_0/U0/lfsr_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.157%)  route 0.277ns (59.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.547     0.883    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y79         FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.141     1.024 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=96, routed)          0.277     1.301    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.346 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.346    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X51Y80         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.810     1.176    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y80         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.092     1.233    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.071%)  route 0.278ns (59.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.547     0.883    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y79         FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.141     1.024 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=96, routed)          0.278     1.302    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/sel0[2]
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.347    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X51Y80         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.810     1.176    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y80         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.091     1.232    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y92    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0_reg[1]_replica_1/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y94    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg0_reg[1]_replica/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y80    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y80    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y81    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y79    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y79    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg19_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y95    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y97    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y84    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 3.194ns (44.036%)  route 4.059ns (55.964%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.710     3.004    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X57Y90         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.217     4.640    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.327     4.967 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.652     5.619    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.355     5.974 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.607     6.581    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X56Y83         LUT3 (Prop_lut3_I1_O)        0.327     6.908 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.908    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.440 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.554    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.668    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.782    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.896    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.010    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.124 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.124    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.346 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[0]
                         net (fo=1, routed)           0.759     9.105    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_7
    SLICE_X54Y87         LUT3 (Prop_lut3_I0_O)        0.328     9.433 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1/O
                         net (fo=1, routed)           0.824    10.257    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[29]
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.537    10.716    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.265    10.981    
                         clock uncertainty           -0.125    10.856    
    SLICE_X58Y94         FDRE (Setup_fdre_C_D)       -0.220    10.636    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         10.636    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 3.178ns (45.218%)  route 3.850ns (54.782%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 10.716 - 8.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.710     3.004    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X57Y90         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.217     4.640    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.327     4.967 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.652     5.619    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.355     5.974 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.607     6.581    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X56Y83         LUT3 (Prop_lut3_I1_O)        0.327     6.908 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.908    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.440 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.554    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.668    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.782    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.896    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.010 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.010    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.323 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/O[3]
                         net (fo=1, routed)           0.736     9.059    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_4
    SLICE_X62Y89         LUT3 (Prop_lut3_I0_O)        0.335     9.394 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[28]_i_1/O
                         net (fo=1, routed)           0.638    10.032    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[28]
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.537    10.716    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                         clock pessimism              0.265    10.981    
                         clock uncertainty           -0.125    10.856    
    SLICE_X58Y94         FDRE (Setup_fdre_C_D)       -0.252    10.604    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.874ns  (logic 2.849ns (41.444%)  route 4.025ns (58.556%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 10.719 - 8.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.710     3.004    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X57Y90         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/Q
                         net (fo=10, routed)          1.217     4.640    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[27]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.327     4.967 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.652     5.619    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I4_O)        0.355     5.974 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.607     6.581    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6_n_0
    SLICE_X56Y83         LUT3 (Prop_lut3_I1_O)        0.327     6.908 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.908    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X56Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.440 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.440    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X56Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.554    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.668    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.782    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.004 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/O[0]
                         net (fo=1, routed)           0.959     8.964    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_7
    SLICE_X58Y94         LUT3 (Prop_lut3_I0_O)        0.325     9.289 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[17]_i_1/O
                         net (fo=1, routed)           0.590     9.878    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[17]
    SLICE_X61Y93         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.540    10.719    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X61Y93         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/C
                         clock pessimism              0.229    10.948    
                         clock uncertainty           -0.125    10.823    
    SLICE_X61Y93         FDRE (Setup_fdre_C_D)       -0.316    10.507    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]
  -------------------------------------------------------------------
                         required time                         10.507    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.251ns (18.730%)  route 5.428ns (81.270%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.713     3.007    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.478     3.485 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=7, routed)           1.897     5.382    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.323     5.705 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           0.710     6.415    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.326     6.741 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          1.040     7.781    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.905 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           1.781     9.686    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539    10.718    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.289    11.007    
                         clock uncertainty           -0.125    10.882    
    SLICE_X62Y92         FDRE (Setup_fdre_C_R)       -0.524    10.358    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.358    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.251ns (18.730%)  route 5.428ns (81.270%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.713     3.007    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.478     3.485 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=7, routed)           1.897     5.382    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.323     5.705 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           0.710     6.415    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.326     6.741 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          1.040     7.781    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.905 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           1.781     9.686    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539    10.718    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism              0.289    11.007    
                         clock uncertainty           -0.125    10.882    
    SLICE_X62Y92         FDRE (Setup_fdre_C_R)       -0.524    10.358    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.358    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.251ns (18.730%)  route 5.428ns (81.270%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.713     3.007    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.478     3.485 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=7, routed)           1.897     5.382    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.323     5.705 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           0.710     6.415    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.326     6.741 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          1.040     7.781    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.905 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           1.781     9.686    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539    10.718    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/C
                         clock pessimism              0.289    11.007    
                         clock uncertainty           -0.125    10.882    
    SLICE_X62Y92         FDRE (Setup_fdre_C_R)       -0.524    10.358    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.358    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.480ns (36.159%)  route 4.379ns (63.841%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.711     3.005    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X57Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/Q
                         net (fo=5, routed)           1.115     4.539    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[31]
    SLICE_X60Y88         LUT4 (Prop_lut4_I1_O)        0.299     4.838 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_4__0/O
                         net (fo=2, routed)           0.564     5.402    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_4__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     5.526 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.762     6.288    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6__0_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.412    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.925 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.042    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.159    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.591 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/O[3]
                         net (fo=1, routed)           1.096     8.687    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_4
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.335     9.022 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[20]_i_1__0/O
                         net (fo=1, routed)           0.841     9.864    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[20]_i_1__0_n_0
    SLICE_X65Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539    10.718    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X65Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/C
                         clock pessimism              0.229    10.947    
                         clock uncertainty           -0.125    10.822    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.286    10.536    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]
  -------------------------------------------------------------------
                         required time                         10.536    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 2.746ns (40.389%)  route 4.053ns (59.611%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.711     3.005    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X57Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/Q
                         net (fo=5, routed)           1.115     4.539    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[31]
    SLICE_X60Y88         LUT4 (Prop_lut4_I1_O)        0.299     4.838 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_4__0/O
                         net (fo=2, routed)           0.564     5.402    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_4__0_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I3_O)        0.124     5.526 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.762     6.288    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_6__0_n_0
    SLICE_X58Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.412 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.412    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X58Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.925 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.042    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.159    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.276    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.393    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.510    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.627    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6/O[2]
                         net (fo=1, routed)           0.949     8.815    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6_n_5
    SLICE_X54Y91         LUT3 (Prop_lut3_I0_O)        0.326     9.141 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2__0/O
                         net (fo=1, routed)           0.663     9.804    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2__0_n_0
    SLICE_X65Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539    10.718    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X65Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                         clock pessimism              0.229    10.947    
                         clock uncertainty           -0.125    10.822    
    SLICE_X65Y89         FDRE (Setup_fdre_C_D)       -0.278    10.544    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.251ns (18.985%)  route 5.339ns (81.015%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.713     3.007    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.478     3.485 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=7, routed)           1.897     5.382    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.323     5.705 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           0.710     6.415    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.326     6.741 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          1.040     7.781    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.905 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           1.691     9.597    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X61Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539    10.718    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X61Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.264    10.982    
                         clock uncertainty           -0.125    10.857    
    SLICE_X61Y92         FDRE (Setup_fdre_C_R)       -0.429    10.428    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.590ns  (logic 1.251ns (18.985%)  route 5.339ns (81.015%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 10.718 - 8.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.713     3.007    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X62Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.478     3.485 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/Q
                         net (fo=7, routed)           1.897     5.382    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg
    SLICE_X53Y86         LUT3 (Prop_lut3_I0_O)        0.323     5.705 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=5, routed)           0.710     6.415    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.326     6.741 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          1.040     7.781    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg
    SLICE_X61Y91         LUT3 (Prop_lut3_I0_O)        0.124     7.905 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           1.691     9.597    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X61Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539    10.718    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X61Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.264    10.982    
                         clock uncertainty           -0.125    10.857    
    SLICE_X61Y92         FDRE (Setup_fdre_C_R)       -0.429    10.428    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  0.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.030%)  route 0.220ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.551     0.887    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y90         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/Q
                         net (fo=1, routed)           0.220     1.248    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[29]
    SLICE_X49Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.822     1.188    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X49Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.076     1.229    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.491%)  route 0.231ns (58.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X20Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.231     1.327    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X1Y9          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.906     1.272    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y9          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.009    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.305    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.808%)  route 0.232ns (62.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.550     0.886    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/Q
                         net (fo=1, routed)           0.232     1.259    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[25]
    SLICE_X48Y87         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.820     1.186    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X48Y87         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.070     1.221    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.243%)  route 0.228ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.550     0.886    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=1, routed)           0.228     1.254    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[31]
    SLICE_X46Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.822     1.188    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X46Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.059     1.212    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.861%)  route 0.231ns (62.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.551     0.887    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y91         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/Q
                         net (fo=1, routed)           0.231     1.259    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[16]
    SLICE_X49Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.822     1.188    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X49Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.047     1.200    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.781%)  route 0.259ns (61.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X22Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[51]/Q
                         net (fo=2, routed)           0.259     1.354    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[13]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.285    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.742%)  route 0.259ns (61.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X22Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[50]/Q
                         net (fo=2, routed)           0.259     1.355    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[12]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.989    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.285    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.379%)  route 0.300ns (64.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X16Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[46]/Q
                         net (fo=2, routed)           0.300     1.395    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[17]
    RAMB36_X0Y9          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.908     1.274    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y9          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.011    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     1.307    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.431%)  route 0.299ns (64.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X16Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[11]/Q
                         net (fo=2, routed)           0.299     1.394    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.907     1.273    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.010    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.306    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.309%)  route 0.300ns (64.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X20Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[53]/Q
                         net (fo=2, routed)           0.300     1.396    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/din[15]
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.008    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.304    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y44    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X28Y44    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y45    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X30Y42    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y76    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y76    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X62Y75    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X62Y75    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X62Y75    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X62Y75    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X63Y75    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X63Y75    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X63Y75    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X63Y75    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/lpf_exr_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y76    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X62Y76    ip_design_i/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y44    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y44    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y44    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y44    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y45    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y45    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X28Y45    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y43    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  ip_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  ip_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ip_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ip_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -4.241ns,  Total Violation      -50.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.241ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.978ns  (logic 4.423ns (34.082%)  route 8.555ns (65.918%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401    14.635    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 -4.241    

Slack (VIOLATED) :        -4.241ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.978ns  (logic 4.423ns (34.082%)  route 8.555ns (65.918%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401    14.635    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 -4.241    

Slack (VIOLATED) :        -4.241ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.978ns  (logic 4.423ns (34.082%)  route 8.555ns (65.918%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401    14.635    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 -4.241    

Slack (VIOLATED) :        -4.241ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.978ns  (logic 4.423ns (34.082%)  route 8.555ns (65.918%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401    14.635    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 -4.241    

Slack (VIOLATED) :        -4.241ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.978ns  (logic 4.423ns (34.082%)  route 8.555ns (65.918%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401    14.635    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.635    
  -------------------------------------------------------------------
                         slack                                 -4.241    

Slack (VIOLATED) :        -4.236ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.973ns  (logic 4.423ns (34.093%)  route 8.550ns (65.907%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397    14.630    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X41Y102        FDSE (Setup_fdse_C_S)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 -4.236    

Slack (VIOLATED) :        -4.236ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.973ns  (logic 4.423ns (34.093%)  route 8.550ns (65.907%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397    14.630    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X41Y102        FDSE (Setup_fdse_C_S)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 -4.236    

Slack (VIOLATED) :        -4.236ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.973ns  (logic 4.423ns (34.093%)  route 8.550ns (65.907%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397    14.630    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X41Y102        FDSE (Setup_fdse_C_S)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 -4.236    

Slack (VIOLATED) :        -4.236ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.973ns  (logic 4.423ns (34.093%)  route 8.550ns (65.907%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397    14.630    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X41Y102        FDSE (Setup_fdse_C_S)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 -4.236    

Slack (VIOLATED) :        -4.236ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.973ns  (logic 4.423ns (34.093%)  route 8.550ns (65.907%))
  Logic Levels:           19  (CARRY4=10 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 10.919 - 9.259 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.654     1.657    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X39Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/Q
                         net (fo=9, routed)           0.799     2.912    ip_design_i/vga_controller_0/U0/v_count[0]
    SLICE_X37Y57         LUT4 (Prop_lut4_I1_O)        0.124     3.036 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1/O
                         net (fo=1, routed)           0.428     3.464    ip_design_i/vga_controller_0/U0/VGA_VS_INST_0_i_1_n_0
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  ip_design_i/vga_controller_0/U0/VGA_VS_INST_0/O
                         net (fo=103, routed)         2.080     5.668    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_VS
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124     5.792 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9/O
                         net (fo=1, routed)           0.304     6.096    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_9_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I5_O)        0.124     6.220 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4/O
                         net (fo=1, routed)           0.794     7.014    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_4_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124     7.138 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2/O
                         net (fo=1, routed)           0.000     7.138    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount[3]_i_2_n_0
    SLICE_X36Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.651 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[3]_i_1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.768 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.768    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[7]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.885 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.885    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[11]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.002 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.002    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.119 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.120    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.237 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.237    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.469 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.647     9.115    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X37Y101        LUT2 (Prop_lut2_I1_O)        0.295     9.410 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196/O
                         net (fo=1, routed)           0.000     9.410    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_196_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.942 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64/CO[3]
                         net (fo=1, routed)           0.000     9.942    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_64_n_0
    SLICE_X37Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.181 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62/O[2]
                         net (fo=12, routed)          1.358    11.539    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_62_n_5
    SLICE_X44Y97         LUT4 (Prop_lut4_I0_O)        0.302    11.841 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137/O
                         net (fo=1, routed)           0.000    11.841    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_137_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.242 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           1.160    13.403    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT33_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I0_O)        0.124    13.527 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583    14.110    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.234 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397    14.630    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657    10.919    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
                         clock pessimism              0.014    10.933    
                         clock uncertainty           -0.110    10.823    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.429    10.394    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 -4.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.464ns (89.094%)  route 0.057ns (10.906%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.579     0.581    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/Q
                         net (fo=1, routed)           0.056     0.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg_n_0_[17]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     0.968 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.968    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.008 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.048 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.048    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[28]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.101 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]_i_2/O[0]
                         net (fo=3, routed)           0.000     1.101    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]_i_2_n_7
    SLICE_X54Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X54Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[29]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.130     1.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.559     0.561    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/Q
                         net (fo=1, routed)           0.114     0.839    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[14]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.995 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.035 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.089 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.089    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_7
    SLICE_X36Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[20]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.130     1.040    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.477ns (89.360%)  route 0.057ns (10.640%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.579     0.581    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/Q
                         net (fo=1, routed)           0.056     0.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg_n_0_[17]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     0.968 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.968    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.008 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.048 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.048    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[28]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.114 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.000     1.114    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]_i_2_n_5
    SLICE_X54Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X54Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.130     1.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.559     0.561    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/Q
                         net (fo=1, routed)           0.114     0.839    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[14]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.995 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.035 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.102 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.102    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_5
    SLICE_X36Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[22]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.130     1.040    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.500ns (89.799%)  route 0.057ns (10.201%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.579     0.581    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X55Y97         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[17]/Q
                         net (fo=1, routed)           0.056     0.778    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg_n_0_[17]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.190     0.968 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.968    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.008 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.008    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.048 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.048    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[28]_i_1_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.137 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.000     1.137    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[31]_i_2_n_6
    SLICE_X54Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.934     0.936    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X54Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[30]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.130     1.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.xCount_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.559     0.561    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/Q
                         net (fo=1, routed)           0.114     0.839    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[14]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.995 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.035 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.125 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.125    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_6
    SLICE_X36Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[21]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.130     1.040    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.559     0.561    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/Q
                         net (fo=1, routed)           0.114     0.839    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[14]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.995 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.035 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.127 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.127    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_4
    SLICE_X36Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.130     1.040    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.453ns (79.743%)  route 0.115ns (20.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.559     0.561    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/Q
                         net (fo=1, routed)           0.114     0.839    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[14]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.995 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.035 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.076 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.129 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.129    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_7
    SLICE_X36Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[24]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.130     1.040    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.466ns (80.197%)  route 0.115ns (19.803%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.559     0.561    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y98         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[14]/Q
                         net (fo=1, routed)           0.114     0.839    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/yCount[14]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.995 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[15]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.035 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.036    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[19]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.076 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.076    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[23]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.142 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.142    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[27]_i_1_n_5
    SLICE_X36Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X36Y101        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[26]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.130     1.040    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/write_screen.yCount_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.577     0.579    ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y59         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y59         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.776    ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X29Y59         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.845     0.847    ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X29Y59         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.579    
    SLICE_X29Y59         FDRE (Hold_fdre_C_D)         0.075     0.654    ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ip_design_clk_wiz_0_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y8      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X2Y8      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y9      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y8      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y9      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    ip_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y102    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y102    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y102    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y58     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y58     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y45     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y43     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y43     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X24Y46     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X25Y46     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X25Y46     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X24Y46     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X25Y46     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y58     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X30Y58     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y102    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y102    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y102    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y102    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X24Y48     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X24Y48     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.630       4.130      SLICE_X25Y48     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X25Y48     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ip_design_clk_wiz_0_0
  To Clock:  clkfbout_ip_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ip_design_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    ip_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.616ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.616ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.929%)  route 0.690ns (59.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.690     1.168    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X32Y85         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X32Y85         FDRE (Setup_fdre_C_D)       -0.216    29.784    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.784    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                 28.616    

Slack (MET) :             28.679ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.612%)  route 0.666ns (61.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.666     1.085    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X44Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)       -0.236    29.764    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.764    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 28.679    

Slack (MET) :             28.693ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.051ns  (logic 0.419ns (39.877%)  route 0.632ns (60.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           0.632     1.051    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[23]
    SLICE_X44Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)       -0.256    29.744    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         29.744    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                 28.693    

Slack (MET) :             28.706ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.588%)  route 0.757ns (62.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.757     1.213    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[33]
    SLICE_X40Y87         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X40Y87         FDRE (Setup_fdre_C_D)       -0.081    29.919    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 28.706    

Slack (MET) :             28.731ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.082ns  (logic 0.478ns (44.159%)  route 0.604ns (55.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.604     1.082    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[7]
    SLICE_X50Y82         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)       -0.187    29.813    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         29.813    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                 28.731    

Slack (MET) :             28.767ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.172ns  (logic 0.518ns (44.192%)  route 0.654ns (55.808%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.654     1.172    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[31]
    SLICE_X45Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X45Y88         FDRE (Setup_fdre_C_D)       -0.061    29.939    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         29.939    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 28.767    

Slack (MET) :             28.786ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.156ns  (logic 0.456ns (39.435%)  route 0.700ns (60.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.700     1.156    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[27]
    SLICE_X47Y87         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)       -0.058    29.942    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                 28.786    

Slack (MET) :             28.789ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.285%)  route 0.626ns (54.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.626     1.144    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[17]
    SLICE_X44Y85         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X44Y85         FDRE (Setup_fdre_C_D)       -0.067    29.933    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -1.144    
  -------------------------------------------------------------------
                         slack                                 28.789    

Slack (MET) :             28.804ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.432%)  route 0.524ns (55.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.524     0.943    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[28]
    SLICE_X48Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X48Y88         FDRE (Setup_fdre_C_D)       -0.253    29.747    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         29.747    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 28.804    

Slack (MET) :             28.814ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.141ns  (logic 0.518ns (45.408%)  route 0.623ns (54.592%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.623     1.141    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[4]
    SLICE_X50Y82         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)       -0.045    29.955    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         29.955    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 28.814    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       22.184ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.184ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.576ns  (logic 0.478ns (30.324%)  route 1.098ns (69.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           1.098     1.576    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[25]
    SLICE_X58Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)       -0.240    23.760    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                 22.184    

Slack (MET) :             22.307ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.464ns  (logic 0.478ns (32.656%)  route 0.986ns (67.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.986     1.464    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[24]
    SLICE_X58Y87         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X58Y87         FDRE (Setup_fdre_C_D)       -0.229    23.771    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         23.771    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                 22.307    

Slack (MET) :             22.380ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.515ns  (logic 0.518ns (34.189%)  route 0.997ns (65.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.997     1.515    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X56Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.105    23.895    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         23.895    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 22.380    

Slack (MET) :             22.428ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.469ns  (logic 0.456ns (31.049%)  route 1.013ns (68.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           1.013     1.469    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[2]
    SLICE_X56Y87         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X56Y87         FDRE (Setup_fdre_C_D)       -0.103    23.897    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         23.897    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                 22.428    

Slack (MET) :             22.489ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.485ns  (logic 0.518ns (34.890%)  route 0.967ns (65.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.967     1.485    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[1]
    SLICE_X58Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)       -0.026    23.974    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 22.489    

Slack (MET) :             22.624ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.318ns  (logic 0.518ns (39.288%)  route 0.800ns (60.712%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.800     1.318    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[17]
    SLICE_X63Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)       -0.058    23.942    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         23.942    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                 22.624    

Slack (MET) :             22.640ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.335%)  route 0.799ns (63.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y89                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X56Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           0.799     1.255    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[19]
    SLICE_X56Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X56Y88         FDRE (Setup_fdre_C_D)       -0.105    23.895    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                         23.895    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 22.640    

Slack (MET) :             22.647ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.281%)  route 0.768ns (59.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.768     1.286    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[7]
    SLICE_X63Y85         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)       -0.067    23.933    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         23.933    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 22.647    

Slack (MET) :             22.654ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.198%)  route 0.629ns (56.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.629     1.107    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[30]
    SLICE_X63Y89         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)       -0.239    23.761    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         23.761    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                 22.654    

Slack (MET) :             22.661ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (MaxDelay Path 24.000ns)
  Data Path Delay:        1.101ns  (logic 0.478ns (43.411%)  route 0.623ns (56.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 24.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88                                      0.000     0.000 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.623     1.101    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[31]
    SLICE_X58Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   24.000    24.000    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)       -0.238    23.762    ip_design_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         23.762    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                 22.661    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_fpga_2

Setup :          218  Failing Endpoints,  Worst Slack       -3.068ns,  Total Violation     -613.774ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.068ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.212ns  (logic 0.580ns (18.057%)  route 2.632ns (81.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 178.710 - 176.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 177.645 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.716   177.645    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456   178.101 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.332   179.433    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.124   179.557 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.300   180.857    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/SR[0]
    SLICE_X54Y86         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.531   178.710    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X54Y86         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/C
                         clock pessimism              0.000   178.710    
                         clock uncertainty           -0.397   178.313    
    SLICE_X54Y86         FDRE (Setup_fdre_C_R)       -0.524   177.789    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg
  -------------------------------------------------------------------
                         required time                        177.789    
                         arrival time                        -180.857    
  -------------------------------------------------------------------
                         slack                                 -3.068    

Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.162ns  (logic 0.580ns (18.340%)  route 2.582ns (81.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 178.703 - 176.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 177.631 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.702   177.631    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y56         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456   178.087 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.159   179.246    ip_design_i/vga_controller_0/U0/rstn
    SLICE_X28Y56         LUT2 (Prop_lut2_I0_O)        0.124   179.370 r  ip_design_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=36, routed)          1.423   180.793    ip_design_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.524   178.703    ip_design_i/vga_controller_0/U0/clk
    SLICE_X30Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/rd_addr_reg_reg[30]/C
                         clock pessimism              0.000   178.703    
                         clock uncertainty           -0.397   178.306    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524   177.782    ip_design_i/vga_controller_0/U0/rd_addr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                        177.782    
                         arrival time                        -180.793    
  -------------------------------------------------------------------
                         slack                                 -3.012    

Slack (VIOLATED) :        -3.012ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.162ns  (logic 0.580ns (18.340%)  route 2.582ns (81.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 178.703 - 176.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 177.631 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.702   177.631    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X29Y56         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456   178.087 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.159   179.246    ip_design_i/vga_controller_0/U0/rstn
    SLICE_X28Y56         LUT2 (Prop_lut2_I0_O)        0.124   179.370 r  ip_design_i/vga_controller_0/U0/rd_addr_reg[31]_i_1/O
                         net (fo=36, routed)          1.423   180.793    ip_design_i/vga_controller_0/U0/rd_addr_reg[31]_i_1_n_0
    SLICE_X30Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.524   178.703    ip_design_i/vga_controller_0/U0/clk
    SLICE_X30Y57         FDRE                                         r  ip_design_i/vga_controller_0/U0/rd_addr_reg_reg[31]/C
                         clock pessimism              0.000   178.703    
                         clock uncertainty           -0.397   178.306    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524   177.782    ip_design_i/vga_controller_0/U0/rd_addr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        177.782    
                         arrival time                        -180.793    
  -------------------------------------------------------------------
                         slack                                 -3.012    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.149ns  (logic 0.580ns (18.420%)  route 2.569ns (81.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 178.714 - 176.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 177.645 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.716   177.645    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456   178.101 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.332   179.433    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.124   179.557 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.237   180.794    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/INFERRED_GEN.icount_out_reg[31]_0
    SLICE_X58Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.535   178.714    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I/C
                         clock pessimism              0.000   178.714    
                         clock uncertainty           -0.397   178.317    
    SLICE_X58Y89         FDRE (Setup_fdre_C_R)       -0.524   177.793    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.793    
                         arrival time                        -180.794    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.149ns  (logic 0.580ns (18.420%)  route 2.569ns (81.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 178.714 - 176.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 177.645 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.716   177.645    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456   178.101 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.332   179.433    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.124   179.557 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.237   180.794    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/INFERRED_GEN.icount_out_reg[31]_0
    SLICE_X58Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.535   178.714    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/C
                         clock pessimism              0.000   178.714    
                         clock uncertainty           -0.397   178.317    
    SLICE_X58Y89         FDRE (Setup_fdre_C_R)       -0.524   177.793    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.793    
                         arrival time                        -180.794    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.149ns  (logic 0.580ns (18.420%)  route 2.569ns (81.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 178.714 - 176.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 177.645 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.716   177.645    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456   178.101 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.332   179.433    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.124   179.557 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.237   180.794    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/INFERRED_GEN.icount_out_reg[31]_0
    SLICE_X58Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.535   178.714    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/C
                         clock pessimism              0.000   178.714    
                         clock uncertainty           -0.397   178.317    
    SLICE_X58Y89         FDRE (Setup_fdre_C_R)       -0.524   177.793    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.793    
                         arrival time                        -180.794    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.149ns  (logic 0.580ns (18.420%)  route 2.569ns (81.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 178.714 - 176.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 177.645 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.716   177.645    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456   178.101 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.332   179.433    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.124   179.557 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.237   180.794    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/INFERRED_GEN.icount_out_reg[31]_0
    SLICE_X58Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.535   178.714    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X58Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I/C
                         clock pessimism              0.000   178.714    
                         clock uncertainty           -0.397   178.317    
    SLICE_X58Y89         FDRE (Setup_fdre_C_R)       -0.524   177.793    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.793    
                         arrival time                        -180.794    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -2.989ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.235ns  (logic 0.580ns (17.926%)  route 2.655ns (82.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 178.718 - 176.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 177.645 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.716   177.645    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456   178.101 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.332   179.433    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.124   179.557 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.324   180.880    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aresetn_0
    SLICE_X60Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539   178.718    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X60Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I/C
                         clock pessimism              0.000   178.718    
                         clock uncertainty           -0.397   178.321    
    SLICE_X60Y92         FDRE (Setup_fdre_C_R)       -0.429   177.892    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.892    
                         arrival time                        -180.880    
  -------------------------------------------------------------------
                         slack                                 -2.989    

Slack (VIOLATED) :        -2.989ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.235ns  (logic 0.580ns (17.926%)  route 2.655ns (82.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 178.718 - 176.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 177.645 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.716   177.645    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456   178.101 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.332   179.433    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.124   179.557 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.324   180.880    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aresetn_0
    SLICE_X60Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539   178.718    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X60Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/C
                         clock pessimism              0.000   178.718    
                         clock uncertainty           -0.397   178.321    
    SLICE_X60Y92         FDRE (Setup_fdre_C_R)       -0.429   177.892    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.892    
                         arrival time                        -180.880    
  -------------------------------------------------------------------
                         slack                                 -2.989    

Slack (VIOLATED) :        -2.989ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.235ns  (logic 0.580ns (17.926%)  route 2.655ns (82.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 178.718 - 176.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 177.645 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.716   177.645    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456   178.101 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.332   179.433    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.124   179.557 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         1.324   180.880    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aresetn_0
    SLICE_X60Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.539   178.718    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X60Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I/C
                         clock pessimism              0.000   178.718    
                         clock uncertainty           -0.397   178.321    
    SLICE_X60Y92         FDRE (Setup_fdre_C_R)       -0.429   177.892    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                        177.892    
                         arrival time                        -180.880    
  -------------------------------------------------------------------
                         slack                                 -2.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.186ns (15.327%)  route 1.028ns (84.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.028     1.750    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.795 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0_n_0
    SLICE_X60Y91         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X60Y91         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.091     1.701    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.109%)  route 0.969ns (83.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.433     1.736    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aresetn_0
    SLICE_X63Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X63Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X63Y92         FDRE (Hold_fdre_C_R)        -0.018     1.592    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.109%)  route 0.969ns (83.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.433     1.736    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aresetn_0
    SLICE_X63Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X63Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X63Y92         FDRE (Hold_fdre_C_R)        -0.018     1.592    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.109%)  route 0.969ns (83.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.433     1.736    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aresetn_0
    SLICE_X63Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X63Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X63Y92         FDRE (Hold_fdre_C_R)        -0.018     1.592    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.186ns (16.109%)  route 0.969ns (83.891%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.433     1.736    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aresetn_0
    SLICE_X63Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X63Y92         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X63Y92         FDRE (Hold_fdre_C_R)        -0.018     1.592    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.695%)  route 0.999ns (84.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.463     1.767    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_1
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X58Y94         FDRE (Hold_fdre_C_R)         0.009     1.619    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.695%)  route 0.999ns (84.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.463     1.767    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_1
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X58Y94         FDRE (Hold_fdre_C_R)         0.009     1.619    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.695%)  route 0.999ns (84.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.463     1.767    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_1
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X58Y94         FDRE (Hold_fdre_C_R)         0.009     1.619    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.695%)  route 0.999ns (84.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.463     1.767    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_1
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.847     1.213    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X58Y94         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/C
                         clock pessimism              0.000     1.213    
                         clock uncertainty            0.397     1.610    
    SLICE_X58Y94         FDRE (Hold_fdre_C_R)         0.009     1.619    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.060%)  route 0.972ns (83.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.580     0.582    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X61Y91         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     0.723 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           0.536     1.258    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn
    SLICE_X61Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.303 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=162, routed)         0.437     1.740    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X64Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.846     1.212    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X64Y89         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.397     1.609    
    SLICE_X64Y89         FDRE (Hold_fdre_C_R)        -0.018     1.591    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -8.304ns,  Total Violation      -99.622ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.304ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.542ns  (logic 2.917ns (44.592%)  route 3.625ns (55.408%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401   129.486    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.486    
  -------------------------------------------------------------------
                         slack                                 -8.304    

Slack (VIOLATED) :        -8.304ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.542ns  (logic 2.917ns (44.592%)  route 3.625ns (55.408%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401   129.486    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.486    
  -------------------------------------------------------------------
                         slack                                 -8.304    

Slack (VIOLATED) :        -8.304ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.542ns  (logic 2.917ns (44.592%)  route 3.625ns (55.408%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401   129.486    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.486    
  -------------------------------------------------------------------
                         slack                                 -8.304    

Slack (VIOLATED) :        -8.304ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.542ns  (logic 2.917ns (44.592%)  route 3.625ns (55.408%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401   129.486    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.486    
  -------------------------------------------------------------------
                         slack                                 -8.304    

Slack (VIOLATED) :        -8.304ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.542ns  (logic 2.917ns (44.592%)  route 3.625ns (55.408%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.401   129.486    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X40Y102        FDRE (Setup_fdre_C_R)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.486    
  -------------------------------------------------------------------
                         slack                                 -8.304    

Slack (VIOLATED) :        -8.300ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.537ns  (logic 2.917ns (44.622%)  route 3.620ns (55.378%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397   129.481    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X41Y102        FDSE (Setup_fdse_C_S)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.481    
  -------------------------------------------------------------------
                         slack                                 -8.300    

Slack (VIOLATED) :        -8.300ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.537ns  (logic 2.917ns (44.622%)  route 3.620ns (55.378%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397   129.481    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X41Y102        FDSE (Setup_fdse_C_S)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.481    
  -------------------------------------------------------------------
                         slack                                 -8.300    

Slack (VIOLATED) :        -8.300ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.537ns  (logic 2.917ns (44.622%)  route 3.620ns (55.378%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397   129.481    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X41Y102        FDSE (Setup_fdse_C_S)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.481    
  -------------------------------------------------------------------
                         slack                                 -8.300    

Slack (VIOLATED) :        -8.300ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.537ns  (logic 2.917ns (44.622%)  route 3.620ns (55.378%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397   129.481    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X41Y102        FDSE (Setup_fdse_C_S)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.481    
  -------------------------------------------------------------------
                         slack                                 -8.300    

Slack (VIOLATED) :        -8.300ns  (required time - arrival time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_ip_design_clk_wiz_0_0 rise@120.370ns - clk_fpga_0 rise@120.000ns)
  Data Path Delay:        6.537ns  (logic 2.917ns (44.622%)  route 3.620ns (55.378%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 122.030 - 120.370 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 122.944 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    120.000   120.000 r  
    PS7_X0Y0             PS7                          0.000   120.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   121.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   121.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        1.650   122.944    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y92         FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518   123.462 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=3, routed)           0.618   124.080    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg5[3]
    SLICE_X43Y92         LUT2 (Prop_lut2_I1_O)        0.124   124.204 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752/O
                         net (fo=1, routed)           0.000   124.204    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_752_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   124.605 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715/CO[3]
                         net (fo=1, routed)           0.000   124.605    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_715_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.719 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714/CO[3]
                         net (fo=1, routed)           0.000   124.719    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_714_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.833 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643/CO[3]
                         net (fo=1, routed)           0.000   124.833    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_643_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   124.947 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642/CO[3]
                         net (fo=1, routed)           0.000   124.947    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_642_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.061 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499/CO[3]
                         net (fo=1, routed)           0.000   125.061    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_499_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.175 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498/CO[3]
                         net (fo=1, routed)           0.000   125.175    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_498_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   125.289 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323/CO[3]
                         net (fo=1, routed)           0.000   125.289    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_323_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   125.528 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322/O[2]
                         net (fo=2, routed)           0.983   126.511    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_322_n_5
    SLICE_X44Y102        LUT4 (Prop_lut4_I0_O)        0.302   126.813 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164/O
                         net (fo=1, routed)           0.000   126.813    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_164_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   127.214 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           1.040   128.254    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT24_in
    SLICE_X40Y103        LUT4 (Prop_lut4_I3_O)        0.124   128.378 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_7/O
                         net (fo=1, routed)           0.583   128.961    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT16_out
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.124   129.085 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.397   129.481    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    120.370   120.370 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   120.370 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612   121.983    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425   118.557 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   120.282    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   120.373 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.657   122.030    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
                         clock pessimism              0.000   122.030    
                         clock uncertainty           -0.420   121.610    
    SLICE_X41Y102        FDRE (Setup_fdre_C_R)       -0.429   121.181    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                        121.181    
                         arrival time                        -129.481    
  -------------------------------------------------------------------
                         slack                                 -8.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.319%)  route 0.753ns (64.681%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.129     2.139    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X41Y102        FDSE (Hold_fdse_C_S)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.319%)  route 0.753ns (64.681%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.129     2.139    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X41Y102        FDSE (Hold_fdse_C_S)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.319%)  route 0.753ns (64.681%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.129     2.139    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X41Y102        FDSE (Hold_fdse_C_S)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.319%)  route 0.753ns (64.681%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.129     2.139    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDSE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X41Y102        FDSE (Hold_fdse_C_S)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_B_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.319%)  route 0.753ns (64.681%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.129     2.139    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X41Y102        FDRE (Hold_fdre_C_R)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.319%)  route 0.753ns (64.681%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.129     2.139    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X41Y102        FDRE (Hold_fdre_C_R)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.411ns (35.319%)  route 0.753ns (64.681%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.129     2.139    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X41Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[0]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X41Y102        FDRE (Hold_fdre_C_R)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.411ns (35.187%)  route 0.757ns (64.813%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.133     2.143    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X40Y102        FDRE (Hold_fdre_C_R)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.411ns (35.187%)  route 0.757ns (64.813%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.133     2.143    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X40Y102        FDRE (Hold_fdre_C_R)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_G_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.411ns (35.187%)  route 0.757ns (64.813%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.420ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2475, routed)        0.639     0.975    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y100        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1_reg[22]/Q
                         net (fo=5, routed)           0.151     1.267    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X38Y100        LUT4 (Prop_lut4_I1_O)        0.049     1.316 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_66_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.407 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.407    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.447 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.315     1.762    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT38_in
    SLICE_X40Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_6_comp/O
                         net (fo=1, routed)           0.158     1.965    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT0_repN
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_comp/O
                         net (fo=12, routed)          0.133     2.143    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT[3]_i_1_n_0
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.913     0.915    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/PIXEL_CLOCK
    SLICE_X40Y102        FDRE                                         r  ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.420     1.335    
    SLICE_X40Y102        FDRE (Hold_fdre_C_R)        -0.018     1.317    ip_design_i/display_game_objects_0/U0/display_game_objects_v1_0_S00_AXI_inst/VGA_R_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.826    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.689ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.097ns  (logic 0.478ns (43.558%)  route 0.619ns (56.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.619     1.097    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)       -0.214     7.786    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  6.689    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.086%)  route 0.626ns (59.914%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.626     1.045    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X20Y44         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y44         FDRE (Setup_fdre_C_D)       -0.222     7.778    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.778    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.034ns  (logic 0.419ns (40.517%)  route 0.615ns (59.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.615     1.034    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X22Y45         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)       -0.217     7.783    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.774ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.589     1.008    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X22Y45         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)       -0.218     7.782    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  6.774    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.952ns  (logic 0.478ns (50.221%)  route 0.474ns (49.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.474     0.952    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X21Y40         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.266     7.734    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.080ns  (logic 0.518ns (47.966%)  route 0.562ns (52.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.562     1.080    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X21Y42         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)       -0.095     7.905    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.604     1.122    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X20Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)       -0.047     7.953    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.953ns  (logic 0.478ns (50.145%)  route 0.475ns (49.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.475     0.953    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X20Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)       -0.216     7.784    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.839%)  route 0.588ns (53.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X22Y42         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)       -0.047     7.953    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.162%)  route 0.600ns (56.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.600     1.056    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X22Y45         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)       -0.047     7.953    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.897    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.518ns (32.887%)  route 1.057ns (67.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 10.751 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.670     2.964    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.518     3.482 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.057     4.539    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y46         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.572    10.752    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X26Y46         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
                         clock pessimism              0.230    10.981    
                         clock uncertainty           -0.125    10.856    
    SLICE_X26Y46         FDCE (Recov_fdce_C_CLR)     -0.319    10.537    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]
  -------------------------------------------------------------------
                         required time                         10.537    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.419ns (36.147%)  route 0.740ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.748     3.042    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.461 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.740     4.201    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y47         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.496    10.675    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y47         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.230    10.905    
                         clock uncertainty           -0.125    10.780    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.580    10.200    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.419ns (36.147%)  route 0.740ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.748     3.042    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.461 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.740     4.201    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y47         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.496    10.675    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y47         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.230    10.905    
                         clock uncertainty           -0.125    10.780    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.580    10.200    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.419ns (36.147%)  route 0.740ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.748     3.042    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.461 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.740     4.201    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y47         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.496    10.675    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y47         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.230    10.905    
                         clock uncertainty           -0.125    10.780    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.580    10.200    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.419ns (36.147%)  route 0.740ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.748     3.042    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.419     3.461 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.740     4.201    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y47         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.496    10.675    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y47         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.230    10.905    
                         clock uncertainty           -0.125    10.780    
    SLICE_X33Y47         FDCE (Recov_fdce_C_CLR)     -0.580    10.200    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.200    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.693%)  route 0.933ns (64.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.670     2.964    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.518     3.482 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.933     4.415    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.571    10.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism              0.230    10.980    
                         clock uncertainty           -0.125    10.855    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.405    10.450    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.693%)  route 0.933ns (64.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.670     2.964    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.518     3.482 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.933     4.415    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.571    10.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[4]/C
                         clock pessimism              0.230    10.980    
                         clock uncertainty           -0.125    10.855    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.405    10.450    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.693%)  route 0.933ns (64.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.670     2.964    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.518     3.482 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.933     4.415    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.571    10.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/C
                         clock pessimism              0.230    10.980    
                         clock uncertainty           -0.125    10.855    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.405    10.450    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.693%)  route 0.933ns (64.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.670     2.964    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.518     3.482 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.933     4.415    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.571    10.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]/C
                         clock pessimism              0.230    10.980    
                         clock uncertainty           -0.125    10.855    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.405    10.450    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  6.035    

Slack (MET) :             6.035ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.693%)  route 0.933ns (64.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.670     2.964    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.518     3.482 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.933     4.415    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.571    10.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism              0.230    10.980    
                         clock uncertainty           -0.125    10.855    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.405    10.450    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         10.450    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                  6.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.232     1.296    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.830     1.196    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[10]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.232     1.296    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.830     1.196    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[11]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.232     1.296    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.830     1.196    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.232     1.296    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X34Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.830     1.196    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[9]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.232     1.296    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.830     1.196    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.232     1.296    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.830     1.196    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.232     1.296    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.830     1.196    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.420%)  route 0.232ns (58.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.232     1.296    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X35Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.830     1.196    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/C
                         clock pessimism             -0.263     0.933    
    SLICE_X35Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.185%)  route 0.199ns (60.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.591     0.927    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y47         FDPE (Prop_fdpe_C_Q)         0.128     1.055 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.199     1.253    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y47         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.859     1.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.285     0.940    
    SLICE_X29Y47         FDPE (Remov_fdpe_C_PRE)     -0.149     0.791    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.088%)  route 0.303ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.565     0.901    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.065 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.303     1.368    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X30Y47         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.859     1.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X30Y47         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism             -0.263     0.962    
    SLICE_X30Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.895    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.456ns (27.282%)  route 1.215ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.215     3.421    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X24Y41         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y41         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X24Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.467    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.456ns (27.282%)  route 1.215ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.215     3.421    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X24Y41         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y41         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X24Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.467    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.456ns (27.282%)  route 1.215ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.215     3.421    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X24Y41         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y41         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X24Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.467    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.456ns (27.282%)  route 1.215ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.215     3.421    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X24Y41         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y41         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X24Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.467    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.050ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.456ns (27.353%)  route 1.211ns (72.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.211     3.417    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X25Y41         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y41         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X25Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.467    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  7.050    

Slack (MET) :             7.050ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.456ns (27.353%)  route 1.211ns (72.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.211     3.417    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X25Y41         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y41         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X25Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.467    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  7.050    

Slack (MET) :             7.050ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.456ns (27.353%)  route 1.211ns (72.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.211     3.417    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X25Y41         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y41         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X25Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.467    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  7.050    

Slack (MET) :             7.096ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.456ns (27.353%)  route 1.211ns (72.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.211     3.417    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X25Y41         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y41         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X25Y41         FDPE (Recov_fdpe_C_PRE)     -0.359    10.513    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  7.096    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.456ns (27.777%)  route 1.186ns (72.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.186     3.392    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X26Y42         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X26Y42         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X26Y42         FDCE (Recov_fdce_C_CLR)     -0.319    10.553    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.553    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.456ns (27.777%)  route 1.186ns (72.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 10.831 - 9.259 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.747     1.750    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.456     2.206 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.186     3.392    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X26Y42         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         1.568    10.831    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X26Y42         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                         clock pessimism              0.152    10.982    
                         clock uncertainty           -0.110    10.872    
    SLICE_X26Y42         FDCE (Recov_fdce_C_CLR)     -0.319    10.553    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.553    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                  7.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.295%)  route 0.225ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X28Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDPE (Prop_fdpe_C_Q)         0.128     0.719 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.225     0.943    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X25Y48         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.858     0.860    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.233     0.627    
    SLICE_X25Y48         FDCE (Remov_fdce_C_CLR)     -0.146     0.481    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.295%)  route 0.225ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X28Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDPE (Prop_fdpe_C_Q)         0.128     0.719 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.225     0.943    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X25Y48         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.858     0.860    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.233     0.627    
    SLICE_X25Y48         FDCE (Remov_fdce_C_CLR)     -0.146     0.481    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.295%)  route 0.225ns (63.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.589     0.591    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X28Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDPE (Prop_fdpe_C_Q)         0.128     0.719 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.225     0.943    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X25Y48         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.858     0.860    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.233     0.627    
    SLICE_X25Y48         FDPE (Remov_fdpe_C_PRE)     -0.149     0.478    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.565%)  route 0.306ns (68.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.590     0.592    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.733 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.306     1.038    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y47         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.858     0.860    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X24Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.252     0.608    
    SLICE_X24Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     0.513    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.565%)  route 0.306ns (68.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.590     0.592    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.733 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.306     1.038    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y47         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.858     0.860    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X24Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.252     0.608    
    SLICE_X24Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     0.513    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.565%)  route 0.306ns (68.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.590     0.592    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.733 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.306     1.038    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y47         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.858     0.860    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X24Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.252     0.608    
    SLICE_X24Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     0.513    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.565%)  route 0.306ns (68.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.590     0.592    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.733 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.306     1.038    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y47         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.858     0.860    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X24Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.252     0.608    
    SLICE_X24Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     0.513    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.449%)  route 0.338ns (70.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.590     0.592    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.733 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.338     1.070    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X25Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X25Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[12]/C
                         clock pessimism             -0.252     0.607    
    SLICE_X25Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.515    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.183%)  route 0.342ns (70.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.590     0.592    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.733 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.342     1.075    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X24Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X24Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]/C
                         clock pessimism             -0.252     0.607    
    SLICE_X24Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.515    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.392%)  route 0.356ns (71.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.590     0.592    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y48         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.733 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.356     1.088    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y46         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=614, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=261, routed)         0.857     0.859    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y46         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.252     0.607    
    SLICE_X25Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.515    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.574    





