

================================================================
== Vivado HLS Report for 'cin_load_fifo_write'
================================================================
* Date:           Tue Nov 10 23:48:59 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.129|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        21|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	24  / (done)
	4  / (!done)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	3  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%FILTER_S_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %FILTER_S)" [kernel.cpp:7768]   --->   Operation 25 'read' 'FILTER_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.51ns)   --->   "%tmp16 = add i32 %FILTER_S_read, -1" [kernel.cpp:7782]   --->   Operation 26 'add' 'tmp16' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([5488 x i512]* %cin_burst_buf_V, [1 x i8]* @p_str115, [11 x i8]* @p_str317, [1 x i8]* @p_str115, i32 -1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, [5 x i8]* @p_str418, [5 x i8]* @p_str519, [1 x i8]* @p_str115)"   --->   Operation 28 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_T)" [kernel.cpp:7768]   --->   Operation 29 'read' 'LAYER_IN_W_T_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_T)" [kernel.cpp:7768]   --->   Operation 30 'read' 'LAYER_IN_H_T_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_NUM_T)" [kernel.cpp:7768]   --->   Operation 31 'read' 'LAYER_IN_NUM_T_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.51ns)   --->   "%tmp_s = add i32 %tmp16, %LAYER_IN_W_T_read" [kernel.cpp:7782]   --->   Operation 32 'add' 'tmp_s' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.51ns)   --->   "%tmp_389 = add i32 %tmp16, %LAYER_IN_H_T_read" [kernel.cpp:7917]   --->   Operation 33 'add' 'tmp_389' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_390 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %LAYER_IN_NUM_T_read, i32 3, i32 31)" [kernel.cpp:7920]   --->   Operation 34 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = zext i29 %tmp_390 to i32" [kernel.cpp:7920]   --->   Operation 35 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "br label %1" [kernel.cpp:7779]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.85>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%ii = phi i32 [ 0, %0 ], [ %ii_3, %._crit_edge_ifconv ]" [kernel.cpp:7914]   --->   Operation 37 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%hh = phi i32 [ 0, %0 ], [ %hh_2, %._crit_edge_ifconv ]" [kernel.cpp:7916]   --->   Operation 38 'phi' 'hh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%ww = phi i32 [ 0, %0 ], [ %ww_1, %._crit_edge_ifconv ]" [kernel.cpp:7914]   --->   Operation 39 'phi' 'ww' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%done = phi i1 [ false, %0 ], [ %done_3, %._crit_edge_ifconv ]" [kernel.cpp:7917]   --->   Operation 40 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %done, label %5, label %2" [kernel.cpp:7779]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.51ns)   --->   "%ww_2 = add nsw i32 %ww, 1" [kernel.cpp:7913]   --->   Operation 42 'add' 'ww_2' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.26ns)   --->   "%tmp_396 = icmp eq i32 %ww_2, %tmp_s" [kernel.cpp:7914]   --->   Operation 43 'icmp' 'tmp_396' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.51ns)   --->   "%hh_5 = add nsw i32 %hh, 1" [kernel.cpp:7916]   --->   Operation 44 'add' 'hh_5' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.87ns)   --->   "%ww_1 = select i1 %tmp_396, i32 0, i32 %ww_2" [kernel.cpp:7914]   --->   Operation 45 'select' 'ww_1' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 46 [7/7] (1.49ns)   --->   "%tmp_391 = mul i32 %tmp_s, %hh" [kernel.cpp:7782]   --->   Operation 46 'mul' 'tmp_391' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.26ns)   --->   "%tmp_397 = icmp eq i32 %hh_5, %tmp_389" [kernel.cpp:7917]   --->   Operation 47 'icmp' 'tmp_397' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.51ns)   --->   "%ii_4 = add nsw i32 %ii, 1" [kernel.cpp:7919]   --->   Operation 48 'add' 'ii_4' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (1.26ns)   --->   "%tmp_398 = icmp eq i32 %ii_4, %tmp" [kernel.cpp:7920]   --->   Operation 49 'icmp' 'tmp_398' <Predicate = (!done)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ii_3)   --->   "%p_s = select i1 %tmp_398, i32 0, i32 %ii_4" [kernel.cpp:7920]   --->   Operation 50 'select' 'p_s' <Predicate = (!done & tmp_396)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.48ns)   --->   "%sel_tmp = and i1 %tmp_396, %tmp_397" [kernel.cpp:7917]   --->   Operation 51 'and' 'sel_tmp' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ii_3)   --->   "%sel_tmp1 = select i1 %sel_tmp, i32 %p_s, i32 %ii" [kernel.cpp:7917]   --->   Operation 52 'select' 'sel_tmp1' <Predicate = (!done & tmp_396)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.87ns) (out node of the LUT)   --->   "%ii_3 = select i1 %tmp_396, i32 %sel_tmp1, i32 %ii" [kernel.cpp:7914]   --->   Operation 53 'select' 'ii_3' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node hh_2)   --->   "%sel_tmp5 = select i1 %sel_tmp, i32 0, i32 %hh_5" [kernel.cpp:7916]   --->   Operation 54 'select' 'sel_tmp5' <Predicate = (!done & tmp_396)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.87ns) (out node of the LUT)   --->   "%hh_2 = select i1 %tmp_396, i32 %sel_tmp5, i32 %hh" [kernel.cpp:7916]   --->   Operation 55 'select' 'hh_2' <Predicate = (!done)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.48ns)   --->   "%done_3 = and i1 %sel_tmp, %tmp_398" [kernel.cpp:7917]   --->   Operation 56 'and' 'done_3' <Predicate = (!done)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 57 [6/7] (1.49ns)   --->   "%tmp_391 = mul i32 %tmp_s, %hh" [kernel.cpp:7782]   --->   Operation 57 'mul' 'tmp_391' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 58 [5/7] (1.49ns)   --->   "%tmp_391 = mul i32 %tmp_s, %hh" [kernel.cpp:7782]   --->   Operation 58 'mul' 'tmp_391' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 59 [4/7] (1.49ns)   --->   "%tmp_391 = mul i32 %tmp_s, %hh" [kernel.cpp:7782]   --->   Operation 59 'mul' 'tmp_391' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.49>
ST_8 : Operation 60 [3/7] (1.49ns)   --->   "%tmp_391 = mul i32 %tmp_s, %hh" [kernel.cpp:7782]   --->   Operation 60 'mul' 'tmp_391' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.49>
ST_9 : Operation 61 [2/7] (1.49ns)   --->   "%tmp_391 = mul i32 %tmp_s, %hh" [kernel.cpp:7782]   --->   Operation 61 'mul' 'tmp_391' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.49>
ST_10 : Operation 62 [1/7] (1.49ns)   --->   "%tmp_391 = mul i32 %tmp_s, %hh" [kernel.cpp:7782]   --->   Operation 62 'mul' 'tmp_391' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.51>
ST_11 : Operation 63 [1/1] (1.51ns)   --->   "%tmp_392 = add i32 %ww, %tmp_391" [kernel.cpp:7782]   --->   Operation 63 'add' 'tmp_392' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 64 [7/7] (1.49ns)   --->   "%tmp_393 = mul i32 %LAYER_IN_NUM_T_read, %tmp_392" [kernel.cpp:7782]   --->   Operation 64 'mul' 'tmp_393' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 65 [6/7] (1.49ns)   --->   "%tmp_393 = mul i32 %LAYER_IN_NUM_T_read, %tmp_392" [kernel.cpp:7782]   --->   Operation 65 'mul' 'tmp_393' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 66 [5/7] (1.49ns)   --->   "%tmp_393 = mul i32 %LAYER_IN_NUM_T_read, %tmp_392" [kernel.cpp:7782]   --->   Operation 66 'mul' 'tmp_393' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 67 [4/7] (1.49ns)   --->   "%tmp_393 = mul i32 %LAYER_IN_NUM_T_read, %tmp_392" [kernel.cpp:7782]   --->   Operation 67 'mul' 'tmp_393' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 68 [3/7] (1.49ns)   --->   "%tmp_393 = mul i32 %LAYER_IN_NUM_T_read, %tmp_392" [kernel.cpp:7782]   --->   Operation 68 'mul' 'tmp_393' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 69 [2/7] (1.49ns)   --->   "%tmp_393 = mul i32 %LAYER_IN_NUM_T_read, %tmp_392" [kernel.cpp:7782]   --->   Operation 69 'mul' 'tmp_393' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.49>
ST_18 : Operation 70 [1/7] (1.49ns)   --->   "%tmp_393 = mul i32 %LAYER_IN_NUM_T_read, %tmp_392" [kernel.cpp:7782]   --->   Operation 70 'mul' 'tmp_393' <Predicate = (!done)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.51>
ST_19 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node local_cin_idx)   --->   "%tmp_590 = shl i32 %ii, 3" [kernel.cpp:7782]   --->   Operation 71 'shl' 'tmp_590' <Predicate = (!done)> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (1.51ns) (out node of the LUT)   --->   "%local_cin_idx = add i32 %tmp_590, %tmp_393" [kernel.cpp:7782]   --->   Operation 72 'add' 'local_cin_idx' <Predicate = (!done)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%bus_cin_idx = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %local_cin_idx, i32 4, i32 31)" [kernel.cpp:7783]   --->   Operation 73 'partselect' 'bus_cin_idx' <Predicate = (!done)> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %local_cin_idx, i32 3)" [kernel.cpp:7794]   --->   Operation 74 'bitselect' 'tmp_591' <Predicate = (!done)> <Delay = 0.00>
ST_19 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_591, label %4, label %3" [kernel.cpp:7794]   --->   Operation 75 'br' <Predicate = (!done)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.26>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_395 = zext i28 %bus_cin_idx to i64" [kernel.cpp:7785]   --->   Operation 76 'zext' 'tmp_395' <Predicate = (!done)> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%cin_burst_buf_V_addr = getelementptr [5488 x i512]* %cin_burst_buf_V, i64 0, i64 %tmp_395" [kernel.cpp:7785]   --->   Operation 77 'getelementptr' 'cin_burst_buf_V_addr' <Predicate = (!done)> <Delay = 0.00>
ST_20 : Operation 78 [3/3] (2.26ns)   --->   "%bus_cin_data_V = load i512* %cin_burst_buf_V_addr, align 8" [kernel.cpp:7785]   --->   Operation 78 'load' 'bus_cin_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 5488> <RAM>

State 21 <SV = 20> <Delay = 2.26>
ST_21 : Operation 79 [2/3] (2.26ns)   --->   "%bus_cin_data_V = load i512* %cin_burst_buf_V_addr, align 8" [kernel.cpp:7785]   --->   Operation 79 'load' 'bus_cin_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 5488> <RAM>

State 22 <SV = 21> <Delay = 2.26>
ST_22 : Operation 80 [1/3] (2.26ns)   --->   "%bus_cin_data_V = load i512* %cin_burst_buf_V_addr, align 8" [kernel.cpp:7785]   --->   Operation 80 'load' 'bus_cin_data_V' <Predicate = (!done)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 5488> <RAM>

State 23 <SV = 22> <Delay = 2.16>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_186 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)" [kernel.cpp:7779]   --->   Operation 81 'specregionbegin' 'tmp_186' <Predicate = (!done)> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str115) nounwind" [kernel.cpp:7780]   --->   Operation 82 'specpipeline' <Predicate = (!done)> <Delay = 0.00>
ST_23 : Operation 83 [1/1] (0.00ns)   --->   "%fifo_cin_data_V_1 = trunc i512 %bus_cin_data_V to i256" [kernel.cpp:7796]   --->   Operation 83 'trunc' 'fifo_cin_data_V_1' <Predicate = (!done & !tmp_591)> <Delay = 0.00>
ST_23 : Operation 84 [1/1] (0.85ns)   --->   "br label %._crit_edge_ifconv" [kernel.cpp:7797]   --->   Operation 84 'br' <Predicate = (!done & !tmp_591)> <Delay = 0.85>
ST_23 : Operation 85 [1/1] (0.00ns)   --->   "%fifo_cin_data_V = call i256 @_ssdm_op_PartSelect.i256.i512.i32.i32(i512 %bus_cin_data_V, i32 256, i32 511)" [kernel.cpp:7799]   --->   Operation 85 'partselect' 'fifo_cin_data_V' <Predicate = (!done & tmp_591)> <Delay = 0.00>
ST_23 : Operation 86 [1/1] (0.85ns)   --->   "br label %._crit_edge_ifconv" [kernel.cpp:7800]   --->   Operation 86 'br' <Predicate = (!done & tmp_591)> <Delay = 0.85>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_V = phi i256 [ %fifo_cin_data_V, %4 ], [ %fifo_cin_data_V_1, %3 ]"   --->   Operation 87 'phi' 'tmp_V' <Predicate = (!done)> <Delay = 0.00>
ST_23 : Operation 88 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_cin_V_V, i256 %tmp_V)" [kernel.cpp:7896]   --->   Operation 88 'write' <Predicate = (!done)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_186)" [kernel.cpp:7926]   --->   Operation 89 'specregionend' 'empty' <Predicate = (!done)> <Delay = 0.00>
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:7926]   --->   Operation 90 'br' <Predicate = (!done)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:7928]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1.51ns
The critical path consists of the following:
	wire read on port 'FILTER_S' (kernel.cpp:7768) [9]  (0 ns)
	'add' operation ('tmp16', kernel.cpp:7782) [13]  (1.51 ns)

 <State 2>: 1.51ns
The critical path consists of the following:
	wire read on port 'LAYER_IN_W_T' (kernel.cpp:7768) [10]  (0 ns)
	'add' operation ('tmp_s', kernel.cpp:7782) [14]  (1.51 ns)

 <State 3>: 3.64ns
The critical path consists of the following:
	'phi' operation ('ww', kernel.cpp:7914) with incoming values : ('ww_1', kernel.cpp:7914) [22]  (0 ns)
	'add' operation ('ww', kernel.cpp:7913) [48]  (1.51 ns)
	'icmp' operation ('tmp_396', kernel.cpp:7914) [49]  (1.26 ns)
	'select' operation ('ww_1', kernel.cpp:7914) [60]  (0.87 ns)

 <State 4>: 4.13ns
The critical path consists of the following:
	'icmp' operation ('tmp_397', kernel.cpp:7917) [51]  (1.26 ns)
	'and' operation ('sel_tmp', kernel.cpp:7917) [55]  (0.485 ns)
	'select' operation ('sel_tmp5', kernel.cpp:7916) [58]  (0 ns)
	'select' operation ('hh_2', kernel.cpp:7916) [59]  (0.87 ns)
	'phi' operation ('hh', kernel.cpp:7916) with incoming values : ('hh_2', kernel.cpp:7916) [21]  (0 ns)
	'add' operation ('hh', kernel.cpp:7916) [50]  (1.51 ns)

 <State 5>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_391', kernel.cpp:7782) [28]  (1.49 ns)

 <State 6>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_391', kernel.cpp:7782) [28]  (1.49 ns)

 <State 7>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_391', kernel.cpp:7782) [28]  (1.49 ns)

 <State 8>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_391', kernel.cpp:7782) [28]  (1.49 ns)

 <State 9>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_391', kernel.cpp:7782) [28]  (1.49 ns)

 <State 10>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_391', kernel.cpp:7782) [28]  (1.49 ns)

 <State 11>: 1.51ns
The critical path consists of the following:
	'add' operation ('tmp_392', kernel.cpp:7782) [29]  (1.51 ns)

 <State 12>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_393', kernel.cpp:7782) [30]  (1.49 ns)

 <State 13>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_393', kernel.cpp:7782) [30]  (1.49 ns)

 <State 14>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_393', kernel.cpp:7782) [30]  (1.49 ns)

 <State 15>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_393', kernel.cpp:7782) [30]  (1.49 ns)

 <State 16>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_393', kernel.cpp:7782) [30]  (1.49 ns)

 <State 17>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_393', kernel.cpp:7782) [30]  (1.49 ns)

 <State 18>: 1.49ns
The critical path consists of the following:
	'mul' operation ('tmp_393', kernel.cpp:7782) [30]  (1.49 ns)

 <State 19>: 1.51ns
The critical path consists of the following:
	'shl' operation ('tmp_590', kernel.cpp:7782) [31]  (0 ns)
	'add' operation ('local_cin_idx', kernel.cpp:7782) [32]  (1.51 ns)

 <State 20>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('cin_burst_buf_V_addr', kernel.cpp:7785) [35]  (0 ns)
	'load' operation ('bus_cin_data.V', kernel.cpp:7785) on array 'cin_burst_buf_V' [36]  (2.27 ns)

 <State 21>: 2.27ns
The critical path consists of the following:
	'load' operation ('bus_cin_data.V', kernel.cpp:7785) on array 'cin_burst_buf_V' [36]  (2.27 ns)

 <State 22>: 2.27ns
The critical path consists of the following:
	'load' operation ('bus_cin_data.V', kernel.cpp:7785) on array 'cin_burst_buf_V' [36]  (2.27 ns)

 <State 23>: 2.16ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('fifo_cin_data.V') with incoming values : ('fifo_cin_data.V', kernel.cpp:7796) ('fifo_cin_data.V', kernel.cpp:7799) [46]  (0.85 ns)
	'phi' operation ('fifo_cin_data.V') with incoming values : ('fifo_cin_data.V', kernel.cpp:7796) ('fifo_cin_data.V', kernel.cpp:7799) [46]  (0 ns)
	fifo write on port 'fifo_cin_V_V' (kernel.cpp:7896) [47]  (1.31 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
