/-
  EvmAsm.Evm64.MLoad.LimbSpec

  Per-byte spec for the MLOAD per-limb byte-pack loop.

  This sub-slice (#99 slice 3c, beads `evm-asm-8dk7`) lands the level-1
  building block of the MLOAD three-tier proof architecture
  (`docs/99-mload-design.md` §5): a `cpsTripleWithin` spec for the
  3-instruction `LBU + SLLI + OR` triple that folds one byte from EVM
  memory into the running 64-bit accumulator.

  The next sub-slice (#99 slice 3d) composes 8 of these per limb (plus a
  final `SD`) to obtain `mload_one_limb_spec_within`; that step also
  consumes `bytePack8_eq` from `Evm64/MLoad/ByteAlg.lean` to bridge the
  runtime shift-OR chain to a single big-endian-concatenated 64-bit
  value.

  Authored by @pirapira; implemented by Hermes-bot (evm-hermes).
-/

import EvmAsm.Evm64.MLoad.Program
import EvmAsm.Rv64.SyscallSpecs
import EvmAsm.Rv64.Tactics.RunBlock
import EvmAsm.Rv64.Tactics.XSimp

open EvmAsm.Rv64.Tactics

namespace EvmAsm.Evm64

open EvmAsm.Rv64

/-- Per-byte byte-pack step spec (3 instructions): `LBU byteReg addrReg
    offset`, `SLLI accReg accReg 8`, `OR accReg accReg byteReg`.

    Loads one byte from `addrReg + offset` (zero-extended to 64 bits),
    left-shifts the running accumulator by 8, and ORs the new byte into
    the low 8 bits. The byte and accumulator registers are completely
    rewritten; the address register and the source memory dword are
    unchanged.

    All three roles (`addrReg`, `byteReg`, `accReg`) must be distinct
    and non-`x0`. The byte address must be byte-access valid and align to
    `dwordAddr`, where `wordVal` is the source dword's contents.

    This is the analogue of `EvmAsm.Evm64.push_one_byte_spec_within` for
    MLOAD and is the level-1 building block of the three-tier MLOAD
    proof architecture (`docs/99-mload-design.md` §5). -/
theorem mload_byte_pack_step_spec_within
    (addrReg byteReg accReg : Reg)
    (addrPtr accOld byteOld wordVal : Word)
    (dwordAddr : Word)
    (offset : BitVec 12) (base : Word)
    (h_byte_ne_x0 : byteReg ≠ .x0)
    (h_acc_ne_x0  : accReg  ≠ .x0)
    (h_align : alignToDword (addrPtr + signExtend12 offset) = dwordAddr)
    (h_valid : isValidByteAccess (addrPtr + signExtend12 offset) = true) :
    let byteZext :=
      (extractByte wordVal (byteOffset (addrPtr + signExtend12 offset))).zeroExtend 64
    let accNew := (accOld <<< (8 : Nat)) ||| byteZext
    let cr :=
      (CodeReq.singleton base (.LBU byteReg addrReg offset)).union
        ((CodeReq.singleton (base + 4) (.SLLI accReg accReg (BitVec.ofNat 6 8))).union
         (CodeReq.singleton (base + 8) (.OR accReg accReg byteReg)))
    cpsTripleWithin 3 base (base + 12) cr
      ((addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ byteOld) ** (accReg ↦ᵣ accOld) **
       (dwordAddr ↦ₘ wordVal))
      ((addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ byteZext) ** (accReg ↦ᵣ accNew) **
       (dwordAddr ↦ₘ wordVal)) := by
  intro byteZext accNew cr
  have L := lbu_spec_gen_within byteReg addrReg addrPtr byteOld offset base
              dwordAddr wordVal h_byte_ne_x0 h_align h_valid
  have I := slli_spec_gen_same_within accReg accOld (BitVec.ofNat 6 8) (base + 4) h_acc_ne_x0
  have O := or_spec_gen_rd_eq_rs1_within accReg byteReg (accOld <<< (8 : Nat)) byteZext
              (base + 8) h_acc_ne_x0
  -- `(BitVec.ofNat 6 8).toNat = 8` definitionally; rewrite the SLLI post
  -- so it matches the OR pre.
  have h8 : ((BitVec.ofNat 6 8 : BitVec 6).toNat) = 8 := by decide
  rw [h8] at I
  runBlock L I O

/-- Bundled CodeReq for `mload_byte_pack_two_spec_within`: a 4-instruction
    union covering the seed `LBU` at `base`, the inner-byte `LBU` at
    `base + 4`, and the `SLLI`/`OR` byte-pack pair at `base + 8` /
    `base + 12`.

    Pulled out of the spec body (per @pirapira review on PR #1659) so the
    code requirement is a named handle that callers and downstream
    composition lemmas can refer to without re-spelling the union. -/
def mloadBytePackTwoCode
    (addrReg byteReg accReg : Reg) (off0 off1 : BitVec 12) (base : Word) :
    CodeReq :=
  (CodeReq.singleton base (.LBU accReg addrReg off0)).union
    ((CodeReq.singleton (base + 4) (.LBU byteReg addrReg off1)).union
     ((CodeReq.singleton (base + 8) (.SLLI accReg accReg (BitVec.ofNat 6 8))).union
      (CodeReq.singleton (base + 12) (.OR accReg accReg byteReg))))

/-- Two-byte big-endian byte-pack spec (4 instructions): seed `LBU`
    loading `b0` into `accReg`, followed by one
    `mload_byte_pack_step_spec_within` triple loading `b1` and folding it
    in via `(b0 <<< 8) ||| b1`.

    This is the smallest non-trivial composition exercising the seed-LBU
    + per-byte-pack-step shape. It scales by induction to the full
    8-byte limb spec (`mload_one_limb_spec_within`, beads
    `evm-asm-h9e8`) and ultimately to `evm_mload_stack_spec_within`
    (slice 3e). Establishing the pattern here keeps each composition
    step well-typed and lets later slices reuse the same skeleton.

    Both source bytes live in the same source dwordAddr; the caller
    supplies one `(alignToDword, isValidByteAccess)` pair per byte. -/
theorem mload_byte_pack_two_spec_within
    (addrReg byteReg accReg : Reg)
    (addrPtr accOld byteOld wordVal : Word)
    (dwordAddr : Word)
    (off0 off1 : BitVec 12) (base : Word)
    (h_byte_ne_x0 : byteReg ≠ .x0)
    (h_acc_ne_x0  : accReg  ≠ .x0)
    (h_align0 : alignToDword (addrPtr + signExtend12 off0) = dwordAddr)
    (h_valid0 : isValidByteAccess (addrPtr + signExtend12 off0) = true)
    (h_align1 : alignToDword (addrPtr + signExtend12 off1) = dwordAddr)
    (h_valid1 : isValidByteAccess (addrPtr + signExtend12 off1) = true) :
    let b0 :=
      (extractByte wordVal (byteOffset (addrPtr + signExtend12 off0))).zeroExtend 64
    let b1 :=
      (extractByte wordVal (byteOffset (addrPtr + signExtend12 off1))).zeroExtend 64
    let accFinal := (b0 <<< (8 : Nat)) ||| b1
    let cr := mloadBytePackTwoCode addrReg byteReg accReg off0 off1 base
    cpsTripleWithin 4 base (base + 16) cr
      ((addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ byteOld) ** (accReg ↦ᵣ accOld) **
       (dwordAddr ↦ₘ wordVal))
      ((addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ b1) ** (accReg ↦ᵣ accFinal) **
       (dwordAddr ↦ₘ wordVal)) := by
  intro b0 b1 accFinal cr
  -- Step 1: seed LBU (loads `b0` into `accReg`). Frame in `byteReg ↦ᵣ
  -- byteOld` so the post matches the pre of the byte-pack-step triple.
  have lbu0Raw := lbu_spec_gen_within accReg addrReg addrPtr accOld
    off0 base dwordAddr wordVal h_acc_ne_x0 h_align0 h_valid0
  have lbu0Framed := cpsTripleWithin_frameR (byteReg ↦ᵣ byteOld)
    (by pcFree) lbu0Raw
  -- Permute pre/post to canonical 4-atom shape
  -- `addrReg ** byteReg ** accReg ** mem`.
  have s1 : cpsTripleWithin 1 base (base + 4)
      (CodeReq.singleton base (.LBU accReg addrReg off0))
      ((addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ byteOld) ** (accReg ↦ᵣ accOld) **
       (dwordAddr ↦ₘ wordVal))
      ((addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ byteOld) ** (accReg ↦ᵣ b0) **
       (dwordAddr ↦ₘ wordVal)) :=
    cpsTripleWithin_weaken
      (fun _ hp => by xperm_hyp hp)
      (fun _ hp => by xperm_hyp hp) lbu0Framed
  -- Step 2: 3-instruction byte-pack triple at `base + 4`. Specialising
  -- `accOld := b0` makes its post equal `(b0 <<< 8) ||| b1 = accFinal`.
  have step := mload_byte_pack_step_spec_within addrReg byteReg accReg
    addrPtr b0 byteOld wordVal dwordAddr off1 (base + 4)
    h_byte_ne_x0 h_acc_ne_x0 h_align1 h_valid1
  -- The `step`'s exit address is `(base + 4) + 12 = base + 16`.
  rw [show (base + 4 : Word) + 12 = base + 16 from by bv_omega] at step
  -- Also normalize the `step`'s code-req sub-addresses so they match
  -- the `cr` shape (`base + 4`, `base + 8`, `base + 12`).
  rw [show (base + 4 : Word) + 4 = base + 8 from by bv_omega,
      show (base + 4 : Word) + 8 = base + 12 from by bv_omega] at step
  -- Disjointness of the seed LBU code-req with the triple's union-of-3.
  -- Distinct addresses base, base+4, base+8, base+12.
  have h01 : base ≠ base + 4 := by bv_omega
  have h02 : base ≠ base + 8 := by bv_omega
  have h03 : base ≠ base + 12 := by bv_omega
  have hd_step : CodeReq.Disjoint
      (CodeReq.singleton base (.LBU accReg addrReg off0))
      ((CodeReq.singleton (base + 4) (.LBU byteReg addrReg off1)).union
       ((CodeReq.singleton (base + 8) (.SLLI accReg accReg (BitVec.ofNat 6 8))).union
        (CodeReq.singleton (base + 12) (.OR accReg accReg byteReg)))) :=
    CodeReq.Disjoint.union_right
      (CodeReq.Disjoint.singleton h01)
      (CodeReq.Disjoint.union_right
        (CodeReq.Disjoint.singleton h02)
        (CodeReq.Disjoint.singleton h03))
  exact cpsTripleWithin_seq hd_step s1 step

/-- Bundled CodeReq for `mload_byte_pack_three_spec_within`: a 7-instruction
    union extending `mloadBytePackTwoCode` with one additional
    `LBU/SLLI/OR` triple at `base + 16 / base + 20 / base + 24` for the
    third byte.

    Pulled out of the spec body (mirroring the slice-3d-prep convention
    @pirapira asked for on PR #1659) so the code requirement is a named
    handle that callers and downstream composition lemmas can refer to
    without re-spelling the union. -/
def mloadBytePackThreeCode
    (addrReg byteReg accReg : Reg) (off0 off1 off2 : BitVec 12) (base : Word) :
    CodeReq :=
  (mloadBytePackTwoCode addrReg byteReg accReg off0 off1 base).union
    ((CodeReq.singleton (base + 16) (.LBU byteReg addrReg off2)).union
     ((CodeReq.singleton (base + 20) (.SLLI accReg accReg (BitVec.ofNat 6 8))).union
      (CodeReq.singleton (base + 24) (.OR accReg accReg byteReg))))

/-- Bundled precondition for `mload_byte_pack_three_spec_within`: the
    three roles `addrReg ↦ᵣ addrPtr`, `byteReg ↦ᵣ byteOld`,
    `accReg ↦ᵣ accOld`, plus the source dword `dwordAddr ↦ₘ wordVal`.

    Pulled into an `@[irreducible]` definition (per @pirapira review on
    PR #1674) so the spec statement is not cluttered by a long chain of
    `let`-bindings; downstream callers see a single named handle and
    use `mloadBytePackThreePre_unfold` to expand on demand. -/
@[irreducible]
def mloadBytePackThreePre
    (addrReg byteReg accReg : Reg)
    (addrPtr accOld byteOld wordVal dwordAddr : Word) : Assertion :=
  (addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ byteOld) ** (accReg ↦ᵣ accOld) **
  (dwordAddr ↦ₘ wordVal)

theorem mloadBytePackThreePre_unfold
    {addrReg byteReg accReg : Reg}
    {addrPtr accOld byteOld wordVal dwordAddr : Word} :
    mloadBytePackThreePre addrReg byteReg accReg
        addrPtr accOld byteOld wordVal dwordAddr =
    ((addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ byteOld) ** (accReg ↦ᵣ accOld) **
     (dwordAddr ↦ₘ wordVal)) := by
  delta mloadBytePackThreePre; rfl

/-- Bundled postcondition for `mload_byte_pack_three_spec_within`: after
    the 7-instruction sequence, `byteReg` holds the last byte loaded
    (`b2`) and `accReg` holds the big-endian fold
    `((b0 <<< 8) ||| b1) <<< 8 ||| b2`.

    Pulled into an `@[irreducible]` definition (per @pirapira review on
    PR #1674) so the byte-extraction `let`-chain is hidden inside this
    handle rather than spelled out in the spec statement. Use
    `mloadBytePackThreePost_unfold` to expose the underlying atomic
    `**`-shape when composing further. -/
@[irreducible]
def mloadBytePackThreePost
    (addrReg byteReg accReg : Reg)
    (addrPtr wordVal dwordAddr : Word)
    (off0 off1 off2 : BitVec 12) : Assertion :=
  let b0 :=
    (extractByte wordVal (byteOffset (addrPtr + signExtend12 off0))).zeroExtend 64
  let b1 :=
    (extractByte wordVal (byteOffset (addrPtr + signExtend12 off1))).zeroExtend 64
  let b2 :=
    (extractByte wordVal (byteOffset (addrPtr + signExtend12 off2))).zeroExtend 64
  let accFinal := (((b0 <<< (8 : Nat)) ||| b1) <<< (8 : Nat)) ||| b2
  (addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ b2) ** (accReg ↦ᵣ accFinal) **
  (dwordAddr ↦ₘ wordVal)

theorem mloadBytePackThreePost_unfold
    {addrReg byteReg accReg : Reg}
    {addrPtr wordVal dwordAddr : Word}
    {off0 off1 off2 : BitVec 12} :
    mloadBytePackThreePost addrReg byteReg accReg
        addrPtr wordVal dwordAddr off0 off1 off2 =
    (let b0 :=
       (extractByte wordVal (byteOffset (addrPtr + signExtend12 off0))).zeroExtend 64
     let b1 :=
       (extractByte wordVal (byteOffset (addrPtr + signExtend12 off1))).zeroExtend 64
     let b2 :=
       (extractByte wordVal (byteOffset (addrPtr + signExtend12 off2))).zeroExtend 64
     let accFinal := (((b0 <<< (8 : Nat)) ||| b1) <<< (8 : Nat)) ||| b2
     (addrReg ↦ᵣ addrPtr) ** (byteReg ↦ᵣ b2) ** (accReg ↦ᵣ accFinal) **
     (dwordAddr ↦ₘ wordVal)) := by
  delta mloadBytePackThreePost; rfl

/-- Three-byte big-endian byte-pack spec (7 instructions): seed `LBU`
    loading `b0`, then two `LBU + SLLI + OR` triples folding `b1` and
    `b2` in big-endian order, yielding
    `((b0 <<< 8) ||| b1) <<< 8 ||| b2` in `accReg`.

    This is the `n = 3` step in the inductive ladder
    `mload_byte_pack_init` (n=1) → `mload_byte_pack_two` (n=2) →
    `mload_byte_pack_three` (n=3) → … → `mload_one_limb` (n=8). It is
    proved by composing the existing 2-byte spec with one
    `mload_byte_pack_step_spec_within` application; no new tactic
    machinery is needed.

    All three bytes live in the same source `dwordAddr`; the caller
    supplies one `(alignToDword, isValidByteAccess)` pair per byte.

    Pre/post are bundled as `@[irreducible]` definitions
    (`mloadBytePackThreePre`, `mloadBytePackThreePost`) so the spec
    statement does not carry a `let`-chain over `b0/b1/b2/accFinal`;
    callers compose against the named handles and unfold via the
    `_unfold` lemmas only when they need atomic access.

    NOTE: the beads task `evm-asm-svpr` titled this slice "5-instr
    3-byte pattern", but the natural composition (reusing the
    seed-LBU + per-byte-pack-step shape established in slice 3d-prep)
    is 7 instructions: 1 seed LBU + 2 × (LBU + SLLI + OR). -/
theorem mload_byte_pack_three_spec_within
    (addrReg byteReg accReg : Reg)
    (addrPtr accOld byteOld wordVal : Word)
    (dwordAddr : Word)
    (off0 off1 off2 : BitVec 12) (base : Word)
    (h_byte_ne_x0 : byteReg ≠ .x0)
    (h_acc_ne_x0  : accReg  ≠ .x0)
    (h_align0 : alignToDword (addrPtr + signExtend12 off0) = dwordAddr)
    (h_valid0 : isValidByteAccess (addrPtr + signExtend12 off0) = true)
    (h_align1 : alignToDword (addrPtr + signExtend12 off1) = dwordAddr)
    (h_valid1 : isValidByteAccess (addrPtr + signExtend12 off1) = true)
    (h_align2 : alignToDword (addrPtr + signExtend12 off2) = dwordAddr)
    (h_valid2 : isValidByteAccess (addrPtr + signExtend12 off2) = true) :
    cpsTripleWithin 7 base (base + 28)
      (mloadBytePackThreeCode addrReg byteReg accReg off0 off1 off2 base)
      (mloadBytePackThreePre addrReg byteReg accReg
        addrPtr accOld byteOld wordVal dwordAddr)
      (mloadBytePackThreePost addrReg byteReg accReg
        addrPtr wordVal dwordAddr off0 off1 off2) := by
  rw [mloadBytePackThreePre_unfold, mloadBytePackThreePost_unfold]
  set b0 :=
    (extractByte wordVal (byteOffset (addrPtr + signExtend12 off0))).zeroExtend 64
  set b1 :=
    (extractByte wordVal (byteOffset (addrPtr + signExtend12 off1))).zeroExtend 64
  set b2 :=
    (extractByte wordVal (byteOffset (addrPtr + signExtend12 off2))).zeroExtend 64
  set accAfter2 := (b0 <<< (8 : Nat)) ||| b1 with h_accAfter2
  set accFinal := (accAfter2 <<< (8 : Nat)) ||| b2
  set cr := mloadBytePackThreeCode addrReg byteReg accReg off0 off1 off2 base
  -- Step 1: 4-instruction 2-byte spec at `base`.
  have two := mload_byte_pack_two_spec_within addrReg byteReg accReg
    addrPtr accOld byteOld wordVal dwordAddr off0 off1 base
    h_byte_ne_x0 h_acc_ne_x0 h_align0 h_valid0 h_align1 h_valid1
  -- Step 2: 3-instruction byte-pack triple at `base + 16` folding `b2`.
  -- Specialising `accOld := accAfter2` makes its post equal
  -- `(accAfter2 <<< 8) ||| b2 = accFinal`. The `byteOld` slot of `step`
  -- is filled with `b1` (the trailing byte left in `byteReg` by `two`).
  have step := mload_byte_pack_step_spec_within addrReg byteReg accReg
    addrPtr accAfter2 b1 wordVal dwordAddr off2 (base + 16)
    h_byte_ne_x0 h_acc_ne_x0 h_align2 h_valid2
  -- Normalise the `step`'s exit and code-req sub-addresses so they
  -- match the `cr` shape.
  rw [show (base + 16 : Word) + 12 = base + 28 from by bv_omega] at step
  rw [show (base + 16 : Word) + 4 = base + 20 from by bv_omega,
      show (base + 16 : Word) + 8 = base + 24 from by bv_omega] at step
  -- Disjointness between the two-byte block (addresses base, base+4,
  -- base+8, base+12) and the trailing triple (base+16, base+20,
  -- base+24).
  have h_b_b16  : base ≠ base + 16 := by bv_omega
  have h_b_b20  : base ≠ base + 20 := by bv_omega
  have h_b_b24  : base ≠ base + 24 := by bv_omega
  have h_b4_b16 : base + 4 ≠ base + 16 := by bv_omega
  have h_b4_b20 : base + 4 ≠ base + 20 := by bv_omega
  have h_b4_b24 : base + 4 ≠ base + 24 := by bv_omega
  have h_b8_b16 : base + 8 ≠ base + 16 := by bv_omega
  have h_b8_b20 : base + 8 ≠ base + 20 := by bv_omega
  have h_b8_b24 : base + 8 ≠ base + 24 := by bv_omega
  have h_b12_b16 : base + 12 ≠ base + 16 := by bv_omega
  have h_b12_b20 : base + 12 ≠ base + 20 := by bv_omega
  have h_b12_b24 : base + 12 ≠ base + 24 := by bv_omega
  -- Build the trailing triple's union and prove `mloadBytePackTwoCode`
  -- is disjoint from it.
  have hd_step : CodeReq.Disjoint
      (mloadBytePackTwoCode addrReg byteReg accReg off0 off1 base)
      ((CodeReq.singleton (base + 16) (.LBU byteReg addrReg off2)).union
       ((CodeReq.singleton (base + 20) (.SLLI accReg accReg (BitVec.ofNat 6 8))).union
        (CodeReq.singleton (base + 24) (.OR accReg accReg byteReg)))) := by
    unfold mloadBytePackTwoCode
    refine CodeReq.Disjoint.union_left ?_ (CodeReq.Disjoint.union_left ?_
      (CodeReq.Disjoint.union_left ?_ ?_))
    · refine CodeReq.Disjoint.union_right (CodeReq.Disjoint.singleton h_b_b16) ?_
      exact CodeReq.Disjoint.union_right (CodeReq.Disjoint.singleton h_b_b20)
        (CodeReq.Disjoint.singleton h_b_b24)
    · refine CodeReq.Disjoint.union_right (CodeReq.Disjoint.singleton h_b4_b16) ?_
      exact CodeReq.Disjoint.union_right (CodeReq.Disjoint.singleton h_b4_b20)
        (CodeReq.Disjoint.singleton h_b4_b24)
    · refine CodeReq.Disjoint.union_right (CodeReq.Disjoint.singleton h_b8_b16) ?_
      exact CodeReq.Disjoint.union_right (CodeReq.Disjoint.singleton h_b8_b20)
        (CodeReq.Disjoint.singleton h_b8_b24)
    · refine CodeReq.Disjoint.union_right (CodeReq.Disjoint.singleton h_b12_b16) ?_
      exact CodeReq.Disjoint.union_right (CodeReq.Disjoint.singleton h_b12_b20)
        (CodeReq.Disjoint.singleton h_b12_b24)
  exact cpsTripleWithin_seq hd_step two step

/-- Init step of the `mload_byte_pack` recursion: a single `LBU accReg
    addrReg offset` that loads the leading (most-significant) byte of a
    limb directly into `accReg`, with no shift/OR (since the accumulator
    is freshly overwritten).

    This is the level-1 base-case spec for sub-slice 3d
    (`mload_one_limb_spec_within`, `docs/99-mload-design.md` §6). The
    inductive step is `mload_byte_pack_step_spec_within` above. Together
    they let the limb-spec slice fold 1 init + 7 triples = 22 instructions
    into a single per-limb postcondition; the SD that closes the limb is
    then a one-instruction `sd_spec_gen_within` application.

    The address register and the source memory dword are unchanged; the
    accumulator and the byte register the spec mentions are limited to
    the accumulator only — the byte register is not used in this step,
    so it does not appear in the spec's footprint. -/
theorem mload_byte_pack_init_spec_within
    (addrReg accReg : Reg)
    (addrPtr accOld wordVal : Word)
    (dwordAddr : Word)
    (offset : BitVec 12) (base : Word)
    (h_acc_ne_x0 : accReg ≠ .x0)
    (h_align : alignToDword (addrPtr + signExtend12 offset) = dwordAddr)
    (h_valid : isValidByteAccess (addrPtr + signExtend12 offset) = true) :
    let byteZext :=
      (extractByte wordVal (byteOffset (addrPtr + signExtend12 offset))).zeroExtend 64
    cpsTripleWithin 1 base (base + 4)
      (CodeReq.singleton base (.LBU accReg addrReg offset))
      ((addrReg ↦ᵣ addrPtr) ** (accReg ↦ᵣ accOld) ** (dwordAddr ↦ₘ wordVal))
      ((addrReg ↦ᵣ addrPtr) ** (accReg ↦ᵣ byteZext) ** (dwordAddr ↦ₘ wordVal)) := by
  intro byteZext
  exact lbu_spec_gen_within accReg addrReg addrPtr accOld offset base
    dwordAddr wordVal h_acc_ne_x0 h_align h_valid

end EvmAsm.Evm64
