// Seed: 776224188
module module_0;
  wire id_1, id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  wire id_3;
endmodule
macromodule module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri  id_2,
    input  tri  id_3,
    input  wand id_4
);
  supply1 id_6 = 1'b0;
  nand primCall (id_2, id_3, id_4, id_6);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial @(1) id_3 = -1;
  assign module_3.type_9 = 0;
endmodule
module module_3 (
    input tri id_0,
    input wor id_1,
    input wand id_2,
    output wand id_3,
    id_26,
    input supply0 id_4,
    output tri1 id_5,
    input wire id_6,
    input wor id_7,
    output supply0 id_8,
    input wor id_9,
    output wand id_10,
    input tri id_11,
    input wor id_12,
    input tri0 id_13,
    id_27,
    input supply0 id_14,
    input tri1 id_15,
    output wire id_16,
    input tri1 id_17,
    input wand id_18,
    output tri1 id_19,
    input tri id_20,
    output tri id_21,
    input wor id_22,
    input tri id_23,
    input supply1 id_24
);
  module_2 modCall_1 (
      id_26,
      id_27,
      id_26
  );
endmodule
