
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003732                       # Number of seconds simulated
sim_ticks                                  3732296367                       # Number of ticks simulated
final_tick                               533296676304                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 310009                       # Simulator instruction rate (inst/s)
host_op_rate                                   392142                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 285335                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925516                       # Number of bytes of host memory used
host_seconds                                 13080.39                       # Real time elapsed on the host
sim_insts                                  4055041406                       # Number of instructions simulated
sim_ops                                    5129365382                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       301568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       321792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        81792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       158720                       # Number of bytes read from this memory
system.physmem.bytes_read::total               870656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       287488                       # Number of bytes written to this memory
system.physmem.bytes_written::total            287488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2356                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2514                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1240                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6802                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2246                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2246                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       377248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80799586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       445838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     86218234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       548724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21914658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       445838                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     42526098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               233276223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       377248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       445838                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       548724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       445838                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1817648                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77027109                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77027109                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77027109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       377248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80799586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       445838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     86218234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       548724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21914658                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       445838                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     42526098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              310303332                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8950352                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3110127                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553365                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202619                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258857                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1201500                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314304                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8866                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17065828                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3110127                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1515804                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3661019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084379                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        882688                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564015                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79462                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8622511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.432504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4961492     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366101      4.25%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318188      3.69%     65.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342370      3.97%     69.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298288      3.46%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154393      1.79%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101746      1.18%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270353      3.14%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809580     20.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8622511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.347487                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.906721                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369175                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       839232                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480117                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56144                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877834                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507012                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          944                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20234442                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877834                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537629                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         462330                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98025                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363710                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       282975                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19543073                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          579                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177928                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27141775                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91100812                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91100812                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10334780                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3339                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1738                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           749232                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937554                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26123                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       314335                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18420922                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3332                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14770652                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29446                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6143198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18790531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8622511                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.713034                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904439                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3200706     37.12%     37.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1788742     20.75%     57.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195502     13.86%     71.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764101      8.86%     80.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752612      8.73%     89.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442441      5.13%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338288      3.92%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74730      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65389      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8622511                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108180     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21632     13.83%     83.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26572     16.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139982     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200817      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578161     10.68%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850095      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14770652                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.650287                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156389                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010588                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38349648                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24567580                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14356779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14927041                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26412                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708351                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228677                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877834                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         384282                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16800                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18424254                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        27920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937554                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008577                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1734                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          741                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115271                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237290                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14512961                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484973                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       257689                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310729                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057297                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825756                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.621496                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14371210                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14356779                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9361514                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26134891                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.604046                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358200                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6185328                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204767                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7744677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.580353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159671                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3218689     41.56%     41.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041915     26.37%     67.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837283     10.81%     78.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428256      5.53%     84.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367496      4.75%     89.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179082      2.31%     91.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200979      2.60%     93.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101006      1.30%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369971      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7744677                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369971                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25799361                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37728084                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 327841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.895035                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.895035                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.117274                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.117274                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65535759                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19683491                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18990811                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8950352                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3048245                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2477485                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209555                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1267247                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1184786                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320422                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9022                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3055362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16893922                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3048245                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1505208                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3713148                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122059                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        813913                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1496068                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8490330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.458569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4777182     56.27%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          326689      3.85%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          263914      3.11%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          637391      7.51%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172689      2.03%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          223536      2.63%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161335      1.90%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           89827      1.06%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1837767     21.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8490330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.340573                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.887515                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3197025                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       796369                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3568570                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        25040                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        903317                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       520289                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4616                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20190885                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11003                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        903317                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3432786                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         164468                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       284657                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3352168                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       352926                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19473334                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3432                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        145906                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109600                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          524                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27257772                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90898390                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90898390                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16655083                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10602632                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4074                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2333                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           971202                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1818001                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       925162                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14780                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       224067                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18406577                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3931                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14597108                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30342                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6395116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19542269                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          703                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8490330                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.719263                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886606                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3083475     36.32%     36.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1806325     21.28%     57.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1131437     13.33%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       865675     10.20%     81.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       754318      8.88%     90.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       383865      4.52%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332861      3.92%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61871      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70503      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8490330                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85486     71.07%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17209     14.31%     85.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17590     14.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12157111     83.28%     83.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207018      1.42%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1613      0.01%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1449426      9.93%     94.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       781940      5.36%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14597108                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.630898                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120286                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37835169                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24805695                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14222213                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14717394                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54405                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721892                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239610                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        903317                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          77646                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8379                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18410510                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1818001                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       925162                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2317                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242430                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14362371                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1359659                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       234732                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2119121                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2025546                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            759462                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.604671                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14231717                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14222213                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9260120                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26145189                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.589012                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354181                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9756941                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11982583                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6428045                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209562                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7587012                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.579355                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.127933                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3072783     40.50%     40.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2050129     27.02%     67.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       834066     10.99%     78.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       468816      6.18%     84.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       379392      5.00%     89.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       152978      2.02%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181631      2.39%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92106      1.21%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       355111      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7587012                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9756941                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11982583                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1781658                       # Number of memory references committed
system.switch_cpus1.commit.loads              1096106                       # Number of loads committed
system.switch_cpus1.commit.membars               1614                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1721563                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10796856                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243961                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       355111                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25642529                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37725228                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4727                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 460022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9756941                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11982583                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9756941                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.917332                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.917332                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.090118                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.090118                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64609786                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19652233                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18636078                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3228                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8950352                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3314323                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2704819                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       222451                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1406445                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1303957                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          342425                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9867                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3435632                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18008245                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3314323                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1646382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3904260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1158358                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        646898                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1672749                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86088                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8920881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.497093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.327337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5016621     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          320943      3.60%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          477257      5.35%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          332532      3.73%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          233035      2.61%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          227175      2.55%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          138799      1.56%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          293746      3.29%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1880773     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8920881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370301                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012015                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3532762                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       672242                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3727298                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        54662                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        933911                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       557288                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21572603                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        933911                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3731854                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51801                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       335515                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3578883                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       288912                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20924473                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        119669                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        98686                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29347771                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97409556                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97409556                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18032380                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11315357                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3759                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1797                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           862998                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1921770                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       980169                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11681                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       317447                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19494005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3589                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15562156                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30894                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6519807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19955897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8920881                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.744464                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.912986                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3285546     36.83%     36.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1744964     19.56%     56.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1281931     14.37%     70.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       844850      9.47%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       843646      9.46%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       408402      4.58%     94.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       361285      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67580      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        82677      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8920881                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          84773     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16763     14.09%     85.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17473     14.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13016133     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       196244      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1791      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1532057      9.84%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       815931      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15562156                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738720                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119009                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40195091                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26017443                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15128360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15681165                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48837                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       749907                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          699                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       234955                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        933911                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26948                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5116                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19497596                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        67655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1921770                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       980169                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1797                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       135201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       256011                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15274096                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1430056                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       288055                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2226237                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2169437                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            796181                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706536                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15135135                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15128360                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9800698                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27853039                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690253                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351872                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10484555                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12923896                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6573716                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3584                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       224076                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7986970                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.618123                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.165278                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3149854     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2242945     28.08%     67.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       847840     10.62%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       473746      5.93%     84.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       403079      5.05%     89.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       180544      2.26%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       172417      2.16%     93.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       117865      1.48%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       398680      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7986970                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10484555                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12923896                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1917072                       # Number of memory references committed
system.switch_cpus2.commit.loads              1171859                       # Number of loads committed
system.switch_cpus2.commit.membars               1792                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1875136                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11634826                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       267304                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       398680                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27085902                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39929754                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10484555                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12923896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10484555                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.853670                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.853670                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.171413                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.171413                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68600734                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21045352                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19820997                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3584                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8950352                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3167242                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2579591                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       212905                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1348958                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1245113                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325422                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9529                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3499102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17303523                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3167242                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1570535                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3634005                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1090311                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        621817                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1710410                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8628789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.470114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4994784     57.89%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195900      2.27%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255431      2.96%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384168      4.45%     67.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          372480      4.32%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          284259      3.29%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          168683      1.95%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          253156      2.93%     80.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1719928     19.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8628789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.353868                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.933278                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3614871                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       610500                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3502211                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27548                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        873658                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       534229                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20697619                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        873658                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3807942                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114360                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       217222                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3332147                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       283454                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20089540                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          120                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        121750                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28000544                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93553082                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93553082                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17362239                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10638286                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4165                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2316                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           806270                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1861963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       983665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19127                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       297723                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18663009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3955                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15018260                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28827                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6091137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18521999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          567                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8628789                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740483                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897251                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3056834     35.43%     35.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1876343     21.75%     57.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1204878     13.96%     71.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       829960      9.62%     80.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       776360      9.00%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       412976      4.79%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       304171      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91201      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76066      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8628789                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73493     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15020     14.13%     83.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17748     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12496065     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212085      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1695      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1482897      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       825518      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15018260                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.677952                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106262                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007076                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38800398                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24758186                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14594196                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15124522                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50804                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       716028                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249217                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        873658                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          70193                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10139                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18666969                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       129585                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1861963                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       983665                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2261                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7693                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120408                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250409                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14729137                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1396094                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       289123                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2202803                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2061882                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            806709                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.645649                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14598199                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14594196                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9373856                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26324862                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.630572                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356084                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10168051                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12497870                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6169124                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216154                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7755131                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611561                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149130                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3043473     39.24%     39.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2202782     28.40%     67.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       812329     10.47%     78.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       465581      6.00%     84.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386372      4.98%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       187734      2.42%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       191888      2.47%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81575      1.05%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       383397      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7755131                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10168051                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12497870                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1880383                       # Number of memory references committed
system.switch_cpus3.commit.loads              1145935                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1792741                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11265013                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255063                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       383397                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26038728                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38208129                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 321563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10168051                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12497870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10168051                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880243                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880243                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136050                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136050                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66283861                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20158502                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19116316                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3388                       # number of misc regfile writes
system.l20.replacements                          2367                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          471746                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6463                       # Sample count of references to valid blocks.
system.l20.avg_refs                         72.991799                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.715794                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.885318                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1187.226010                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2892.172878                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001395                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002658                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.289850                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.706097                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         7539                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7539                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1578                       # number of Writeback hits
system.l20.Writeback_hits::total                 1578                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         7539                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7539                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         7539                       # number of overall hits
system.l20.overall_hits::total                   7539                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2356                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2367                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2356                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2367                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2356                       # number of overall misses
system.l20.overall_misses::total                 2367                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1523207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    388082570                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      389605777                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1523207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    388082570                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       389605777                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1523207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    388082570                       # number of overall miss cycles
system.l20.overall_miss_latency::total      389605777                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9895                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9906                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1578                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1578                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9895                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9906                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9895                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9906                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.238100                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.238946                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.238100                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.238946                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.238100                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.238946                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164720.955008                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 164598.976341                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164720.955008                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 164598.976341                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164720.955008                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 164598.976341                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 553                       # number of writebacks
system.l20.writebacks::total                      553                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2356                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2367                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2356                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2367                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2356                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2367                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    361291282                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    362689859                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    361291282                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    362689859                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    361291282                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    362689859                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.238100                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.238946                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.238100                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.238946                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.238100                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.238946                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 153349.440577                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153227.654837                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 153349.440577                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153227.654837                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 153349.440577                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153227.654837                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2527                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          312194                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6623                       # Sample count of references to valid blocks.
system.l21.avg_refs                         47.137853                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.415100                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.335409                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   964.334388                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3082.915103                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009135                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002767                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.235433                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.752665                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4685                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4685                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1510                       # number of Writeback hits
system.l21.Writeback_hits::total                 1510                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4685                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4685                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4685                       # number of overall hits
system.l21.overall_hits::total                   4685                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2514                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2527                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2514                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2527                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2514                       # number of overall misses
system.l21.overall_misses::total                 2527                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1705497                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    412327760                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      414033257                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1705497                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    412327760                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       414033257                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1705497                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    412327760                       # number of overall miss cycles
system.l21.overall_miss_latency::total      414033257                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7199                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7212                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1510                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1510                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7199                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7212                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7199                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7212                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.349215                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.350388                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.349215                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.350388                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.349215                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.350388                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131192.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 164012.633254                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 163843.789869                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131192.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 164012.633254                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 163843.789869                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131192.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 164012.633254                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 163843.789869                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 492                       # number of writebacks
system.l21.writebacks::total                      492                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2514                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2527                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2514                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2527                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2514                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2527                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1551457                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    382678973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    384230430                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1551457                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    382678973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    384230430                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1551457                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    382678973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    384230430                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.349215                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.350388                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.349215                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.350388                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.349215                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.350388                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119342.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 152219.161893                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 152050.031658                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119342.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 152219.161893                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 152050.031658                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119342.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 152219.161893                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 152050.031658                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           655                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          238601                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4751                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.221217                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.962520                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   326.152838                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3641.884643                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003897                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.079627                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.889132                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2895                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2895                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             969                       # number of Writeback hits
system.l22.Writeback_hits::total                  969                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2895                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2895                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2895                       # number of overall hits
system.l22.overall_hits::total                   2895                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          639                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  655                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          639                       # number of demand (read+write) misses
system.l22.demand_misses::total                   655                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          639                       # number of overall misses
system.l22.overall_misses::total                  655                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4269176                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    100949111                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      105218287                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4269176                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    100949111                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       105218287                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4269176                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    100949111                       # number of overall miss cycles
system.l22.overall_miss_latency::total      105218287                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3534                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3550                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          969                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              969                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3534                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3550                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3534                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3550                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.180815                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.184507                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.180815                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.184507                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.180815                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.184507                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 266823.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157979.829421                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160638.606107                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 266823.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157979.829421                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160638.606107                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 266823.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157979.829421                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160638.606107                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 388                       # number of writebacks
system.l22.writebacks::total                      388                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          639                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             655                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          639                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              655                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          639                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             655                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4086663                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     93658092                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     97744755                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4086663                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     93658092                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     97744755                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4086663                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     93658092                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     97744755                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.180815                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.184507                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.180815                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.184507                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.180815                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.184507                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 255416.437500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146569.784038                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149228.633588                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 255416.437500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146569.784038                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149228.633588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 255416.437500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146569.784038                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149228.633588                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1254                       # number of replacements
system.l23.tagsinuse                      4095.962375                       # Cycle average of tags in use
system.l23.total_refs                          335024                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5350                       # Sample count of references to valid blocks.
system.l23.avg_refs                         62.621308                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          155.766000                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.968872                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   653.518282                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3273.709221                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.038029                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003166                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.159550                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.799245                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3947                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3947                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2334                       # number of Writeback hits
system.l23.Writeback_hits::total                 2334                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3947                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3947                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3947                       # number of overall hits
system.l23.overall_hits::total                   3947                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1240                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1253                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1240                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1253                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1240                       # number of overall misses
system.l23.overall_misses::total                 1253                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    183410155                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      186653404                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    183410155                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       186653404                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    183410155                       # number of overall miss cycles
system.l23.overall_miss_latency::total      186653404                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5187                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5200                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2334                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2334                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5187                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5200                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5187                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5200                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.239059                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.240962                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.239059                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.240962                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.239059                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.240962                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147911.415323                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 148965.206704                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147911.415323                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 148965.206704                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147911.415323                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 148965.206704                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 813                       # number of writebacks
system.l23.writebacks::total                      813                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1240                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1253                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1240                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1253                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1240                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1253                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    169261403                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    172356119                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    169261403                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    172356119                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    169261403                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    172356119                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.239059                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.240962                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.239059                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.240962                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.239059                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.240962                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136501.131452                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 137554.763767                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136501.131452                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 137554.763767                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136501.131452                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 137554.763767                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964468                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571665                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817734.419238                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882956                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564004                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564004                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564004                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564004                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564004                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1574577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1574577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564015                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564015                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564015                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564015                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564015                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564015                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9895                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468120                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10151                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17187.284011                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.837885                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.162115                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897804                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102196                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1166360                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1166360                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1663                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1663                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943037                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943037                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943037                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943037                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38526                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38526                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38541                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38541                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2091226787                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2091226787                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2423303                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2423303                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2093650090                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2093650090                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2093650090                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2093650090                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204886                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981578                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981578                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981578                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981578                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031975                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031975                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54280.921637                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54280.921637                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 161553.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 161553.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54322.671700                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54322.671700                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54322.671700                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54322.671700                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1578                       # number of writebacks
system.cpu0.dcache.writebacks::total             1578                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28631                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28646                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28646                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28646                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9895                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9895                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9895                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9895                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9895                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9895                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    449551419                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    449551419                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    449551419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    449551419                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    449551419                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    449551419                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008212                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008212                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004993                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004993                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004993                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004993                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45432.179788                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45432.179788                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45432.179788                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45432.179788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45432.179788                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45432.179788                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966151                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006576806                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029388.721774                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966151                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020779                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1496051                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1496051                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1496051                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1496051                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1496051                       # number of overall hits
system.cpu1.icache.overall_hits::total        1496051                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2364988                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2364988                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2364988                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2364988                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2364988                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2364988                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1496068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1496068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1496068                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1496068                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1496068                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1496068                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 139116.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139116.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 139116.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139116.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 139116.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139116.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1718497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1718497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1718497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1718497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1718497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1718497                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132192.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132192.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132192.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132192.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132192.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132192.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7199                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165452484                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7455                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22193.492153                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.934504                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.065496                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878650                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121350                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1032769                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1032769                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       682325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        682325                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2216                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2216                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1614                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1614                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1715094                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1715094                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1715094                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1715094                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15922                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15922                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15922                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15922                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15922                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15922                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1241695854                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1241695854                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1241695854                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1241695854                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1241695854                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1241695854                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1048691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1048691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       682325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       682325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1614                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1614                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1731016                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1731016                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1731016                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1731016                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015183                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009198                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 77986.173471                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77986.173471                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 77986.173471                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77986.173471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 77986.173471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77986.173471                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1510                       # number of writebacks
system.cpu1.dcache.writebacks::total             1510                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8723                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8723                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8723                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8723                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8723                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7199                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7199                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7199                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    449671130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    449671130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    449671130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    449671130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    449671130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    449671130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006865                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006865                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004159                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004159                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004159                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004159                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 62462.999028                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62462.999028                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 62462.999028                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62462.999028                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 62462.999028                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62462.999028                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962471                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008023296                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181868.606061                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962471                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1672731                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1672731                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1672731                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1672731                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1672731                       # number of overall hits
system.cpu2.icache.overall_hits::total        1672731                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4632340                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4632340                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4632340                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4632340                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4632340                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4632340                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1672749                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1672749                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1672749                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1672749                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1672749                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1672749                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 257352.222222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 257352.222222                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 257352.222222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 257352.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 257352.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 257352.222222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4285497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4285497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4285497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4285497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4285497                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4285497                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 267843.562500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 267843.562500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 267843.562500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 267843.562500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 267843.562500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 267843.562500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3534                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148974698                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3790                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39307.308179                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.914302                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.085698                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.839509                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.160491                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1088780                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1088780                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       741630                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        741630                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1794                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1794                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1792                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1792                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1830410                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1830410                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1830410                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1830410                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7152                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7152                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7152                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7152                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7152                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7152                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    329325456                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    329325456                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    329325456                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    329325456                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    329325456                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    329325456                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1095932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1095932                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       741630                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       741630                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1837562                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1837562                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1837562                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1837562                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006526                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006526                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003892                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003892                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003892                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003892                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46046.624161                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46046.624161                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46046.624161                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46046.624161                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46046.624161                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46046.624161                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          969                       # number of writebacks
system.cpu2.dcache.writebacks::total              969                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3618                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3618                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3618                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3618                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3618                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3618                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3534                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3534                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3534                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3534                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3534                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3534                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    123661914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    123661914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    123661914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    123661914                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    123661914                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    123661914                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001923                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001923                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 34992.052632                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 34992.052632                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 34992.052632                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 34992.052632                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 34992.052632                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34992.052632                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968830                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004933814                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026076.237903                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968830                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1710393                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1710393                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1710393                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1710393                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1710393                       # number of overall hits
system.cpu3.icache.overall_hits::total        1710393                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1710410                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1710410                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1710410                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1710410                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1710410                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1710410                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5187                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158266097                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5443                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29076.997428                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.332186                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.667814                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884110                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115890                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1062852                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1062852                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       730618                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        730618                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1772                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1772                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1694                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1694                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1793470                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1793470                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1793470                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1793470                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13074                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13074                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          337                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          337                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13411                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13411                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13411                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13411                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    865820866                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    865820866                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     46663448                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     46663448                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    912484314                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    912484314                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    912484314                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    912484314                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1075926                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1075926                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       730955                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       730955                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1694                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1806881                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1806881                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1806881                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1806881                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012151                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012151                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000461                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000461                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007422                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007422                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007422                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007422                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66224.634083                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66224.634083                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 138467.204748                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 138467.204748                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68039.990605                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68039.990605                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68039.990605                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68039.990605                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       402261                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       134087                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2334                       # number of writebacks
system.cpu3.dcache.writebacks::total             2334                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7887                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7887                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          337                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          337                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8224                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8224                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8224                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5187                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5187                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5187                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5187                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5187                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5187                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    216459629                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    216459629                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    216459629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    216459629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    216459629                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    216459629                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002871                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002871                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002871                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002871                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 41731.179680                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41731.179680                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 41731.179680                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 41731.179680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 41731.179680                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 41731.179680                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
