Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 29 21:54:21 2021
| Host         : Senans-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_top_module_timing_summary_routed.rpt -pb calculator_top_module_timing_summary_routed.pb -rpx calculator_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.825        0.000                      0                  441        0.143        0.000                      0                  441        4.500        0.000                       0                   222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.825        0.000                      0                  357        0.143        0.000                      0                  357        4.500        0.000                       0                   222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.411        0.000                      0                   84        0.466        0.000                      0                   84  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 5.678ns (69.439%)  route 2.499ns (30.561%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.876 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.876    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.990 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.990    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.324 r  subtractor_db/result_ff_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.324    operations/result_ff_reg[15]_1[13]
    SLICE_X58Y20         FDCE                                         r  operations/result_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    operations/clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  operations/result_ff_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_D)        0.062    15.149    operations/result_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 5.657ns (69.361%)  route 2.499ns (30.639%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.876 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.876    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.990 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.990    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.303 r  subtractor_db/result_ff_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    13.303    operations/result_ff_reg[15]_1[15]
    SLICE_X58Y20         FDCE                                         r  operations/result_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    operations/clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  operations/result_ff_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_D)        0.062    15.149    operations/result_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 5.583ns (69.080%)  route 2.499ns (30.920%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.876 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.876    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.990 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.990    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.229 r  subtractor_db/result_ff_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.229    operations/result_ff_reg[15]_1[14]
    SLICE_X58Y20         FDCE                                         r  operations/result_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    operations/clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  operations/result_ff_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_D)        0.062    15.149    operations/result_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.936ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 5.567ns (69.019%)  route 2.499ns (30.981%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.876 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.876    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.990 r  subtractor_db/result_ff_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.990    subtractor_db/result_ff_reg[11]_i_1_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.213 r  subtractor_db/result_ff_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.213    operations/result_ff_reg[15]_1[12]
    SLICE_X58Y20         FDCE                                         r  operations/result_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    operations/clk_IBUF_BUFG
    SLICE_X58Y20         FDCE                                         r  operations/result_ff_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y20         FDCE (Setup_fdce_C_D)        0.062    15.149    operations/result_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  1.936    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 5.564ns (69.007%)  route 2.499ns (30.993%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.876 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.876    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.210 r  subtractor_db/result_ff_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.210    operations/result_ff_reg[15]_1[9]
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    operations/clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    operations/result_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.042ns  (logic 5.543ns (68.926%)  route 2.499ns (31.074%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.876 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.876    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.189 r  subtractor_db/result_ff_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.189    operations/result_ff_reg[15]_1[11]
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    operations/clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    operations/result_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 5.469ns (68.638%)  route 2.499ns (31.362%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.876 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.876    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.115 r  subtractor_db/result_ff_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.115    operations/result_ff_reg[15]_1[10]
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    operations/clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    operations/result_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.050ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 5.453ns (68.575%)  route 2.499ns (31.425%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.876 r  subtractor_db/result_ff_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.876    subtractor_db/result_ff_reg[7]_i_1_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.099 r  subtractor_db/result_ff_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.099    operations/result_ff_reg[15]_1[8]
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    operations/clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.062    15.149    operations/result_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  2.050    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 5.415ns (69.104%)  route 2.421ns (30.896%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[3])
                                                      4.013    10.453 r  operations/result_nxt0/P[3]
                         net (fo=1, routed)           0.745    11.199    number_in_module/P[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.323 r  number_in_module/result_ff[3]_i_10/O
                         net (fo=1, routed)           0.802    12.124    number_in_module/result_ff[3]_i_10_n_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124    12.248 r  number_in_module/result_ff[3]_i_6/O
                         net (fo=1, routed)           0.000    12.248    subtractor_db/S[3]
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.649 r  subtractor_db/result_ff_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.649    subtractor_db/result_ff_reg[3]_i_1_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.983 r  subtractor_db/result_ff_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.983    operations/result_ff_reg[15]_1[5]
    SLICE_X58Y18         FDCE                                         r  operations/result_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.508    14.849    operations/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  operations/result_ff_reg[5]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062    15.152    operations/result_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.983    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 number_in_module/first_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/result_ff_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.819ns  (logic 5.320ns (68.040%)  route 2.499ns (31.960%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.626     5.147    number_in_module/clk_IBUF_BUFG
    SLICE_X59Y18         FDCE                                         r  number_in_module/first_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  number_in_module/first_ff_reg[9]/Q
                         net (fo=7, routed)           0.874     6.440    operations/result_nxt0_0[9]
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      4.013    10.453 r  operations/result_nxt0/P[5]
                         net (fo=1, routed)           0.826    11.280    number_in_module/P[5]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.404 r  number_in_module/result_ff[7]_i_12/O
                         net (fo=1, routed)           0.798    12.202    number_in_module/result_ff[7]_i_12_n_0
    SLICE_X58Y18         LUT4 (Prop_lut4_I1_O)        0.124    12.326 r  number_in_module/result_ff[7]_i_8/O
                         net (fo=1, routed)           0.000    12.326    subtractor_db/result_ff_reg[7][1]
    SLICE_X58Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.966 r  subtractor_db/result_ff_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.966    operations/result_ff_reg[15]_1[7]
    SLICE_X58Y18         FDCE                                         r  operations/result_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.508    14.849    operations/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  operations/result_ff_reg[7]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.062    15.152    operations/result_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  2.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reset_db/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X51Y12         FDRE                                         r  reset_db/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  reset_db/count_reg[18]/Q
                         net (fo=5, routed)           0.090     1.677    reset_db/count_reg[18]
    SLICE_X50Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.722 r  reset_db/button_db_i_1__2/O
                         net (fo=1, routed)           0.000     1.722    reset_db/button_db_i_1__2_n_0
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.833     1.960    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.120     1.579    reset_db/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 operations/indicators_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.588     1.471    operations/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  operations/indicators_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  operations/indicators_reg[2]/Q
                         net (fo=17, routed)          0.087     1.699    operations/indicators_reg[4]_0[2]
    SLICE_X63Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.744 r  operations/result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.744    sseg_setter/result_reg[4]_0
    SLICE_X63Y18         FDSE                                         r  sseg_setter/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.857     1.984    sseg_setter/clk_IBUF_BUFG
    SLICE_X63Y18         FDSE                                         r  sseg_setter/result_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDSE (Hold_fdse_C_D)         0.092     1.576    sseg_setter/result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 subtractor_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            operations/indicators_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.164ns (32.755%)  route 0.337ns (67.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.558     1.441    subtractor_db/clk_IBUF_BUFG
    SLICE_X46Y17         FDRE                                         r  subtractor_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y17         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  subtractor_db/button_db_reg/Q
                         net (fo=35, routed)          0.337     1.942    operations/D[2]
    SLICE_X28Y17         FDRE                                         r  operations/indicators_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.825     1.952    operations/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  operations/indicators_reg[2]_lopt_replica/C
                         clock pessimism             -0.249     1.703    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.070     1.773    operations/indicators_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 operations/indicators_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.588     1.471    operations/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  operations/indicators_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 f  operations/indicators_reg[2]/Q
                         net (fo=17, routed)          0.088     1.700    operations/indicators_reg[4]_0[2]
    SLICE_X63Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.745 r  operations/result[13]_i_1/O
                         net (fo=1, routed)           0.000     1.745    sseg_setter/result_reg[13]_0
    SLICE_X63Y18         FDRE                                         r  sseg_setter/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.857     1.984    sseg_setter/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  sseg_setter/result_reg[13]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.091     1.575    sseg_setter/result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 number_in_module/FSM_onehot_state_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/FSM_onehot_state_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.561     1.444    number_in_module/clk_IBUF_BUFG
    SLICE_X54Y16         FDPE                                         r  number_in_module/FSM_onehot_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDPE (Prop_fdpe_C_Q)         0.164     1.608 r  number_in_module/FSM_onehot_state_ff_reg[0]/Q
                         net (fo=18, routed)          0.079     1.687    number_in_module/FSM_onehot_state_ff_reg_n_0_[0]
    SLICE_X54Y16         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.830     1.957    number_in_module/clk_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X54Y16         FDCE (Hold_fdce_C_D)         0.060     1.504    number_in_module/FSM_onehot_state_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 operations/indicators_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.128%)  route 0.109ns (36.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.588     1.471    operations/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  operations/indicators_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  operations/indicators_reg[1]/Q
                         net (fo=17, routed)          0.109     1.721    operations/indicators_reg[4]_0[1]
    SLICE_X63Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.766 r  operations/result[8]_i_1/O
                         net (fo=1, routed)           0.000     1.766    sseg_setter/result_reg[8]_0
    SLICE_X63Y18         FDRE                                         r  sseg_setter/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.857     1.984    sseg_setter/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  sseg_setter/result_reg[8]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.092     1.576    sseg_setter/result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mult_db/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.030%)  route 0.085ns (28.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.564     1.447    mult_db/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  mult_db/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mult_db/count_reg[18]/Q
                         net (fo=5, routed)           0.085     1.696    mult_db/count_reg[18]
    SLICE_X57Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.741 r  mult_db/button_db_i_1__3/O
                         net (fo=1, routed)           0.000     1.741    mult_db/button_db_i_1__3_n_0
    SLICE_X57Y14         FDRE                                         r  mult_db/button_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    mult_db/clk_IBUF_BUFG
    SLICE_X57Y14         FDRE                                         r  mult_db/button_db_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.091     1.551    mult_db/button_db_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 number_in_module/FSM_onehot_state_ff_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/finished_ff_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.561     1.444    number_in_module/clk_IBUF_BUFG
    SLICE_X54Y16         FDCE                                         r  number_in_module/FSM_onehot_state_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  number_in_module/FSM_onehot_state_ff_reg[3]/Q
                         net (fo=1, routed)           0.116     1.724    number_in_module/finished_nxt
    SLICE_X55Y16         FDCE                                         r  number_in_module/finished_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.830     1.957    number_in_module/clk_IBUF_BUFG
    SLICE_X55Y16         FDCE                                         r  number_in_module/finished_ff_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.070     1.527    number_in_module/finished_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 operations/result_ff_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_setter/result_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.586     1.469    operations/clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  operations/result_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  operations/result_ff_reg[9]/Q
                         net (fo=1, routed)           0.137     1.747    number_in_module/result_reg[15][9]
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  number_in_module/result[9]_i_1/O
                         net (fo=1, routed)           0.000     1.792    sseg_setter/result_reg[9]_0
    SLICE_X59Y19         FDSE                                         r  sseg_setter/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.854     1.981    sseg_setter/clk_IBUF_BUFG
    SLICE_X59Y19         FDSE                                         r  sseg_setter/result_reg[9]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y19         FDSE (Hold_fdse_C_D)         0.091     1.573    sseg_setter/result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mult_db/button_ff1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.073%)  route 0.186ns (56.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.562     1.445    mult_db/clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  mult_db/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  mult_db/button_ff1_reg/Q
                         net (fo=1, routed)           0.186     1.772    mult_db/button_ff1_reg_n_0
    SLICE_X57Y13         FDCE                                         r  mult_db/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    mult_db/clk_IBUF_BUFG
    SLICE_X57Y13         FDCE                                         r  mult_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X57Y13         FDCE (Hold_fdce_C_D)         0.066     1.547    mult_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y20   adder_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   adder_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y18   adder_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y12   reset_db/button_db_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   reset_db/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y14   reset_db/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y17   adder_db/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   adder_db/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   adder_db/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   reset_db/button_ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   reset_db/button_ff2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y13   reset_db/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   enter_db/button_db_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   enter_db/button_ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   enter_db/button_ff2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   sseg_display/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   sseg_display/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   sseg_display/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   sseg_display/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   adder_db/button_db_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   adder_db/button_ff1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   adder_db/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   reset_db/button_db_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y17   adder_db/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   adder_db/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   adder_db/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   adder_db/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   adder_db/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   adder_db/count_reg[14]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.518ns (15.922%)  route 2.735ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.735     8.342    sseg_display/reset_btn_db
    SLICE_X60Y21         FDCE                                         f  sseg_display/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.506    14.847    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  sseg_display/refresh_counter_reg[16]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.753    sseg_display/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.518ns (15.922%)  route 2.735ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.735     8.342    sseg_display/reset_btn_db
    SLICE_X60Y21         FDCE                                         f  sseg_display/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.506    14.847    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  sseg_display/refresh_counter_reg[17]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.753    sseg_display/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.518ns (15.922%)  route 2.735ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.735     8.342    sseg_display/reset_btn_db
    SLICE_X60Y21         FDCE                                         f  sseg_display/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.506    14.847    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  sseg_display/refresh_counter_reg[18]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.753    sseg_display/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.518ns (15.922%)  route 2.735ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.735     8.342    sseg_display/reset_btn_db
    SLICE_X60Y21         FDCE                                         f  sseg_display/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.506    14.847    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  sseg_display/refresh_counter_reg[19]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.753    sseg_display/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.518ns (16.629%)  route 2.597ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.597     8.203    sseg_display/reset_btn_db
    SLICE_X60Y20         FDCE                                         f  sseg_display/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  sseg_display/refresh_counter_reg[12]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Recov_fdce_C_CLR)     -0.319    14.754    sseg_display/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.518ns (16.629%)  route 2.597ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.597     8.203    sseg_display/reset_btn_db
    SLICE_X60Y20         FDCE                                         f  sseg_display/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  sseg_display/refresh_counter_reg[13]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Recov_fdce_C_CLR)     -0.319    14.754    sseg_display/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.518ns (16.629%)  route 2.597ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.597     8.203    sseg_display/reset_btn_db
    SLICE_X60Y20         FDCE                                         f  sseg_display/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  sseg_display/refresh_counter_reg[14]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Recov_fdce_C_CLR)     -0.319    14.754    sseg_display/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.518ns (16.629%)  route 2.597ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.597     8.203    sseg_display/reset_btn_db
    SLICE_X60Y20         FDCE                                         f  sseg_display/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.507    14.848    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  sseg_display/refresh_counter_reg[15]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Recov_fdce_C_CLR)     -0.319    14.754    sseg_display/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.518ns (16.721%)  route 2.580ns (83.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.580     8.186    sseg_display/reset_btn_db
    SLICE_X60Y17         FDCE                                         f  sseg_display/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.510    14.851    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  sseg_display/refresh_counter_reg[0]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDCE (Recov_fdce_C_CLR)     -0.319    14.757    sseg_display/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_display/refresh_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.518ns (16.721%)  route 2.580ns (83.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.567     5.088    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          2.580     8.186    sseg_display/reset_btn_db
    SLICE_X60Y17         FDCE                                         f  sseg_display/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.510    14.851    sseg_display/clk_IBUF_BUFG
    SLICE_X60Y17         FDCE                                         r  sseg_display/refresh_counter_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDCE (Recov_fdce_C_CLR)     -0.319    14.757    sseg_display/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.249%)  route 0.224ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.224     1.834    mult_db/reset_btn_db
    SLICE_X53Y13         FDCE                                         f  mult_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    mult_db/clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  mult_db/button_ff1_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X53Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.368    mult_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.326%)  route 0.253ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.253     1.863    enter_db/reset_btn_db
    SLICE_X50Y14         FDCE                                         f  enter_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    enter_db/clk_IBUF_BUFG
    SLICE_X50Y14         FDCE                                         r  enter_db/button_ff1_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X50Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    enter_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enter_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.326%)  route 0.253ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.253     1.863    enter_db/reset_btn_db
    SLICE_X50Y14         FDCE                                         f  enter_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    enter_db/clk_IBUF_BUFG
    SLICE_X50Y14         FDCE                                         r  enter_db/button_ff2_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X50Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    enter_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.326%)  route 0.253ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.253     1.863    reset_db/reset_btn_db
    SLICE_X50Y14         FDCE                                         f  reset_db/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    reset_db/clk_IBUF_BUFG
    SLICE_X50Y14         FDCE                                         r  reset_db/button_ff1_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X50Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    reset_db/button_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.326%)  route 0.253ns (60.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.253     1.863    reset_db/reset_btn_db
    SLICE_X50Y14         FDCE                                         f  reset_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    reset_db/clk_IBUF_BUFG
    SLICE_X50Y14         FDCE                                         r  reset_db/button_ff2_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X50Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    reset_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/second_ff_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.977%)  route 0.365ns (69.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.365     1.976    number_in_module/reset_btn_db
    SLICE_X57Y17         FDCE                                         f  number_in_module/second_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.956    number_in_module/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  number_in_module/second_ff_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    number_in_module/second_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/second_ff_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.977%)  route 0.365ns (69.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.365     1.976    number_in_module/reset_btn_db
    SLICE_X57Y17         FDCE                                         f  number_in_module/second_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.956    number_in_module/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  number_in_module/second_ff_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    number_in_module/second_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/second_ff_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.977%)  route 0.365ns (69.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.365     1.976    number_in_module/reset_btn_db
    SLICE_X57Y17         FDCE                                         f  number_in_module/second_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.956    number_in_module/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  number_in_module/second_ff_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    number_in_module/second_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_in_module/second_ff_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (30.977%)  route 0.365ns (69.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.365     1.976    number_in_module/reset_btn_db
    SLICE_X57Y17         FDCE                                         f  number_in_module/second_ff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.829     1.956    number_in_module/clk_IBUF_BUFG
    SLICE_X57Y17         FDCE                                         r  number_in_module/second_ff_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X57Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.386    number_in_module/second_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_db/button_db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_db/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.164ns (29.506%)  route 0.392ns (70.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.563     1.446    reset_db/clk_IBUF_BUFG
    SLICE_X50Y12         FDRE                                         r  reset_db/button_db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  reset_db/button_db_reg/Q
                         net (fo=85, routed)          0.392     2.002    mult_db/reset_btn_db
    SLICE_X57Y13         FDCE                                         f  mult_db/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.832     1.959    mult_db/clk_IBUF_BUFG
    SLICE_X57Y13         FDCE                                         r  mult_db/button_ff2_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X57Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.389    mult_db/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.613    





